Analysis & Synthesis report for rc4
Wed Jun 12 15:44:12 2024
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1
 16. Source assignments for core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1
 17. Source assignments for core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1
 18. Source assignments for core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1
 19. Source assignments for core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1
 20. Source assignments for core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1
 21. Source assignments for core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1
 22. Source assignments for core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1
 23. Source assignments for core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1
 24. Source assignments for core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1
 25. Source assignments for core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1
 26. Source assignments for core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1
 27. Source assignments for sld_signaltap:auto_signaltap_0
 28. Parameter Settings for User Entity Instance: core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: core1:core1_inst|key_controller_1:key_controller_1_inst
 30. Parameter Settings for User Entity Instance: core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst
 33. Parameter Settings for User Entity Instance: core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst
 34. Parameter Settings for User Entity Instance: core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: core2:core2_inst|key_controller_2:key_controller_2_inst
 36. Parameter Settings for User Entity Instance: core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst
 39. Parameter Settings for User Entity Instance: core2:core2_inst|decrypt_fsm:decrypt_fsm_2_inst
 40. Parameter Settings for User Entity Instance: core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: core3:core3_inst|key_controller_3:key_controller_3_inst
 42. Parameter Settings for User Entity Instance: core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst
 45. Parameter Settings for User Entity Instance: core3:core3_inst|decrypt_fsm:decrypt_fsm_3_inst
 46. Parameter Settings for User Entity Instance: core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: core4:core4_inst|key_controller_4:key_controller_4_inst
 48. Parameter Settings for User Entity Instance: core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst
 51. Parameter Settings for User Entity Instance: core4:core4_inst|decrypt_fsm:decrypt_fsm_4_inst
 52. Parameter Settings for User Entity Instance: master_state_controller:master_state_controller_inst
 53. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 54. Parameter Settings for Inferred Entity Instance: core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|lpm_divide:Mod0
 55. Parameter Settings for Inferred Entity Instance: core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst|lpm_divide:Mod0
 56. Parameter Settings for Inferred Entity Instance: core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst|lpm_divide:Mod0
 57. Parameter Settings for Inferred Entity Instance: core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst|lpm_divide:Mod0
 58. altsyncram Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "core4:core4_inst|to_RAM_mux:to_RAM_mux_4_inst"
 60. Port Connectivity Checks: "core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst"
 61. Port Connectivity Checks: "core4:core4_inst|key_controller_4:key_controller_4_inst"
 62. Port Connectivity Checks: "core3:core3_inst|to_RAM_mux:to_RAM_mux_3_inst"
 63. Port Connectivity Checks: "core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst"
 64. Port Connectivity Checks: "core3:core3_inst|key_controller_3:key_controller_3_inst"
 65. Port Connectivity Checks: "core2:core2_inst|to_RAM_mux:to_RAM_mux_2_inst"
 66. Port Connectivity Checks: "core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst"
 67. Port Connectivity Checks: "core2:core2_inst|key_controller_2:key_controller_2_inst"
 68. Port Connectivity Checks: "core1:core1_inst|to_RAM_mux:to_RAM_mux_1_inst"
 69. Port Connectivity Checks: "core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|secret_key_mux:secret_key_mux_inst"
 70. Port Connectivity Checks: "core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst"
 71. Port Connectivity Checks: "core1:core1_inst|key_controller_1:key_controller_1_inst"
 72. SignalTap II Logic Analyzer Settings
 73. In-System Memory Content Editor Settings
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Elapsed Time Per Partition
 76. Connections to In-System Debugging Instance "auto_signaltap_0"
 77. Analysis & Synthesis Messages
 78. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 12 15:44:11 2024       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4176                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 52,992                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa_top            ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+------+------------------------------------------+
; Name ; Setting                                  ;
+------+------------------------------------------+
;      ; RESTRUCTURE                              ;
+------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; s_memory.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v                                                         ;             ;
; ksa_top.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv                                                         ;             ;
; initialize_fsm.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/initialize_fsm.sv                                                  ;             ;
; shuffle_fsm.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv                                                     ;             ;
; to_RAM_mux.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/to_RAM_mux.sv                                                      ;             ;
; secret_key_mux.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/secret_key_mux.sv                                                  ;             ;
; decrypt_fsm.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv                                                     ;             ;
; Decoded_RAM.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Decoded_RAM.v                                                      ;             ;
; Encode_ROM.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Encode_ROM.v                                                       ;             ;
; core1.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv                                                           ;             ;
; key_controller_1.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_1.sv                                                ;             ;
; core2.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core2.sv                                                           ;             ;
; key_controller_2.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_2.sv                                                ;             ;
; core3.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core3.sv                                                           ;             ;
; key_controller_3.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_3.sv                                                ;             ;
; core4.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core4.sv                                                           ;             ;
; key_controller_4.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_4.sv                                                ;             ;
; master_hex_controller.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv                                           ;             ;
; master_state_controller.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_state_controller.sv                                         ;             ;
; master_LED_controller.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_LED_controller.sv                                           ;             ;
; sevensegmentdisplaydecoder.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/sevensegmentdisplaydecoder.v                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;             ;
; db/altsyncram_ma32.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_ma32.tdf                                             ;             ;
; db/altsyncram_1qp2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_1qp2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                               ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                  ;             ;
; db/altsyncram_eh02.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_eh02.tdf                                             ;             ;
; db/altsyncram_9023.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_9023.tdf                                             ;             ;
; ./secret_messages/msg_4_for_task3/message.mif                      ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/secret_messages/msg_4_for_task3/message.mif                        ;             ;
; db/altsyncram_0k22.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_0k22.tdf                                             ;             ;
; db/altsyncram_22p2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_22p2.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                          ;             ;
; db/altsyncram_hoh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_hoh4.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                    ;             ;
; db/mux_glc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/mux_glc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                         ;             ;
; db/cntr_sai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_sai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_7vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_7vi.tdf                                                    ;             ;
; db/cntr_39i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_39i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                     ; altera_sld  ;
; db/ip/sld73f98f60/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                  ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                                 ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                             ;             ;
; db/lpm_divide_72m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/lpm_divide_72m.tdf                                              ;             ;
; db/sign_div_unsign_akh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/sign_div_unsign_akh.tdf                                         ;             ;
; db/alt_u_div_qse.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/alt_u_div_qse.tdf                                               ;             ;
; db/altsyncram_ck02.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_ck02.tdf                                             ;             ;
; db/altsyncram_7323.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_7323.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 2491              ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 2318              ;
;     -- 7 input functions                    ; 19                ;
;     -- 6 input functions                    ; 499               ;
;     -- 5 input functions                    ; 598               ;
;     -- 4 input functions                    ; 277               ;
;     -- <=3 input functions                  ; 925               ;
;                                             ;                   ;
; Dedicated logic registers                   ; 4176              ;
;                                             ;                   ;
; I/O pins                                    ; 67                ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 52992             ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; QIC_SIGNALTAP_GND ;
; Maximum fan-out                             ; 1988              ;
; Total fan-out                               ; 27911             ;
; Average fan-out                             ; 4.05              ;
+---------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ksa_top                                                                                                                                ; 2318 (4)            ; 4176 (0)                  ; 52992             ; 0          ; 67   ; 0            ; |ksa_top                                                                                                                                                                                                                                                                                                                                            ; ksa_top                           ; work         ;
;    |SevenSegmentDisplayDecoder:display1|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|SevenSegmentDisplayDecoder:display1                                                                                                                                                                                                                                                                                                        ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:display2|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|SevenSegmentDisplayDecoder:display2                                                                                                                                                                                                                                                                                                        ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:display3|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|SevenSegmentDisplayDecoder:display3                                                                                                                                                                                                                                                                                                        ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:display4|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|SevenSegmentDisplayDecoder:display4                                                                                                                                                                                                                                                                                                        ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:display5|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|SevenSegmentDisplayDecoder:display5                                                                                                                                                                                                                                                                                                        ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:display6|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|SevenSegmentDisplayDecoder:display6                                                                                                                                                                                                                                                                                                        ; SevenSegmentDisplayDecoder        ; work         ;
;    |core1:core1_inst|                                                                                                                   ; 387 (0)             ; 297 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst                                                                                                                                                                                                                                                                                                                           ; core1                             ; work         ;
;       |Decoded_RAM:Decoded_RAM_1_inst|                                                                                                  ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst                                                                                                                                                                                                                                                                                            ; Decoded_RAM                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_0k22:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated                                                                                                                                                                                                                             ; altsyncram_0k22                   ; work         ;
;                |altsyncram_22p2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1                                                                                                                                                                                                 ; altsyncram_22p2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                ; sld_rom_sr                        ; work         ;
;       |Encode_ROM:my_ROM_1|                                                                                                             ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|Encode_ROM:my_ROM_1                                                                                                                                                                                                                                                                                                       ; Encode_ROM                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_eh02:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated                                                                                                                                                                                                                                        ; altsyncram_eh02                   ; work         ;
;                |altsyncram_9023:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1                                                                                                                                                                                                            ; altsyncram_9023                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |decrypt_fsm:decrypt_fsm_1_inst|                                                                                                  ; 103 (103)           ; 101 (101)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst                                                                                                                                                                                                                                                                                            ; decrypt_fsm                       ; work         ;
;       |initialize_fsm:initialize_fsm_1_inst|                                                                                            ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|initialize_fsm:initialize_fsm_1_inst                                                                                                                                                                                                                                                                                      ; initialize_fsm                    ; work         ;
;       |key_controller_1:key_controller_1_inst|                                                                                          ; 36 (36)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|key_controller_1:key_controller_1_inst                                                                                                                                                                                                                                                                                    ; key_controller_1                  ; work         ;
;       |s_memory:my_mem_1|                                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|s_memory:my_mem_1                                                                                                                                                                                                                                                                                                         ; s_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;             |altsyncram_ma32:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated                                                                                                                                                                                                                                          ; altsyncram_ma32                   ; work         ;
;                |altsyncram_1qp2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1                                                                                                                                                                                                              ; altsyncram_1qp2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;       |shuffle_fsm:shuffle_fsm_1_inst|                                                                                                  ; 104 (51)            ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst                                                                                                                                                                                                                                                                                            ; shuffle_fsm                       ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;             |lpm_divide_72m:auto_generated|                                                                                             ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|lpm_divide:Mod0|lpm_divide_72m:auto_generated                                                                                                                                                                                                                                              ; lpm_divide_72m                    ; work         ;
;                |sign_div_unsign_akh:divider|                                                                                            ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                  ; sign_div_unsign_akh               ; work         ;
;                   |alt_u_div_qse:divider|                                                                                               ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                                                                            ; alt_u_div_qse                     ; work         ;
;          |secret_key_mux:secret_key_mux_inst|                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|secret_key_mux:secret_key_mux_inst                                                                                                                                                                                                                                                         ; secret_key_mux                    ; work         ;
;       |to_RAM_mux:to_RAM_mux_1_inst|                                                                                                    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core1:core1_inst|to_RAM_mux:to_RAM_mux_1_inst                                                                                                                                                                                                                                                                                              ; to_RAM_mux                        ; work         ;
;    |core2:core2_inst|                                                                                                                   ; 386 (0)             ; 297 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst                                                                                                                                                                                                                                                                                                                           ; core2                             ; work         ;
;       |Decoded_RAM:Decoded_RAM_2_inst|                                                                                                  ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst                                                                                                                                                                                                                                                                                            ; Decoded_RAM                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_0k22:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated                                                                                                                                                                                                                             ; altsyncram_0k22                   ; work         ;
;                |altsyncram_22p2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1                                                                                                                                                                                                 ; altsyncram_22p2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                ; sld_rom_sr                        ; work         ;
;       |Encode_ROM:my_ROM_2|                                                                                                             ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|Encode_ROM:my_ROM_2                                                                                                                                                                                                                                                                                                       ; Encode_ROM                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_eh02:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated                                                                                                                                                                                                                                        ; altsyncram_eh02                   ; work         ;
;                |altsyncram_9023:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1                                                                                                                                                                                                            ; altsyncram_9023                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |decrypt_fsm:decrypt_fsm_2_inst|                                                                                                  ; 102 (102)           ; 101 (101)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|decrypt_fsm:decrypt_fsm_2_inst                                                                                                                                                                                                                                                                                            ; decrypt_fsm                       ; work         ;
;       |initialize_fsm:initialize_fsm_2_inst|                                                                                            ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|initialize_fsm:initialize_fsm_2_inst                                                                                                                                                                                                                                                                                      ; initialize_fsm                    ; work         ;
;       |key_controller_2:key_controller_2_inst|                                                                                          ; 36 (36)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|key_controller_2:key_controller_2_inst                                                                                                                                                                                                                                                                                    ; key_controller_2                  ; work         ;
;       |s_memory:my_mem_2|                                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|s_memory:my_mem_2                                                                                                                                                                                                                                                                                                         ; s_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;             |altsyncram_ma32:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated                                                                                                                                                                                                                                          ; altsyncram_ma32                   ; work         ;
;                |altsyncram_1qp2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1                                                                                                                                                                                                              ; altsyncram_1qp2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;       |shuffle_fsm:shuffle_fsm_2_inst|                                                                                                  ; 104 (51)            ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst                                                                                                                                                                                                                                                                                            ; shuffle_fsm                       ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;             |lpm_divide_72m:auto_generated|                                                                                             ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst|lpm_divide:Mod0|lpm_divide_72m:auto_generated                                                                                                                                                                                                                                              ; lpm_divide_72m                    ; work         ;
;                |sign_div_unsign_akh:divider|                                                                                            ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                  ; sign_div_unsign_akh               ; work         ;
;                   |alt_u_div_qse:divider|                                                                                               ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                                                                            ; alt_u_div_qse                     ; work         ;
;          |secret_key_mux:secret_key_mux_inst|                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst|secret_key_mux:secret_key_mux_inst                                                                                                                                                                                                                                                         ; secret_key_mux                    ; work         ;
;       |to_RAM_mux:to_RAM_mux_2_inst|                                                                                                    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core2:core2_inst|to_RAM_mux:to_RAM_mux_2_inst                                                                                                                                                                                                                                                                                              ; to_RAM_mux                        ; work         ;
;    |core3:core3_inst|                                                                                                                   ; 386 (0)             ; 297 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst                                                                                                                                                                                                                                                                                                                           ; core3                             ; work         ;
;       |Decoded_RAM:Decoded_RAM_3_inst|                                                                                                  ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst                                                                                                                                                                                                                                                                                            ; Decoded_RAM                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_0k22:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated                                                                                                                                                                                                                             ; altsyncram_0k22                   ; work         ;
;                |altsyncram_22p2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1                                                                                                                                                                                                 ; altsyncram_22p2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                ; sld_rom_sr                        ; work         ;
;       |Encode_ROM:my_ROM_3|                                                                                                             ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|Encode_ROM:my_ROM_3                                                                                                                                                                                                                                                                                                       ; Encode_ROM                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_eh02:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated                                                                                                                                                                                                                                        ; altsyncram_eh02                   ; work         ;
;                |altsyncram_9023:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1                                                                                                                                                                                                            ; altsyncram_9023                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |decrypt_fsm:decrypt_fsm_3_inst|                                                                                                  ; 102 (102)           ; 101 (101)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|decrypt_fsm:decrypt_fsm_3_inst                                                                                                                                                                                                                                                                                            ; decrypt_fsm                       ; work         ;
;       |initialize_fsm:initialize_fsm_3_inst|                                                                                            ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|initialize_fsm:initialize_fsm_3_inst                                                                                                                                                                                                                                                                                      ; initialize_fsm                    ; work         ;
;       |key_controller_3:key_controller_3_inst|                                                                                          ; 36 (36)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|key_controller_3:key_controller_3_inst                                                                                                                                                                                                                                                                                    ; key_controller_3                  ; work         ;
;       |s_memory:my_mem_3|                                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|s_memory:my_mem_3                                                                                                                                                                                                                                                                                                         ; s_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;             |altsyncram_ma32:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated                                                                                                                                                                                                                                          ; altsyncram_ma32                   ; work         ;
;                |altsyncram_1qp2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1                                                                                                                                                                                                              ; altsyncram_1qp2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;       |shuffle_fsm:shuffle_fsm_3_inst|                                                                                                  ; 104 (51)            ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst                                                                                                                                                                                                                                                                                            ; shuffle_fsm                       ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;             |lpm_divide_72m:auto_generated|                                                                                             ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst|lpm_divide:Mod0|lpm_divide_72m:auto_generated                                                                                                                                                                                                                                              ; lpm_divide_72m                    ; work         ;
;                |sign_div_unsign_akh:divider|                                                                                            ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                  ; sign_div_unsign_akh               ; work         ;
;                   |alt_u_div_qse:divider|                                                                                               ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                                                                            ; alt_u_div_qse                     ; work         ;
;          |secret_key_mux:secret_key_mux_inst|                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst|secret_key_mux:secret_key_mux_inst                                                                                                                                                                                                                                                         ; secret_key_mux                    ; work         ;
;       |to_RAM_mux:to_RAM_mux_3_inst|                                                                                                    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core3:core3_inst|to_RAM_mux:to_RAM_mux_3_inst                                                                                                                                                                                                                                                                                              ; to_RAM_mux                        ; work         ;
;    |core4:core4_inst|                                                                                                                   ; 386 (0)             ; 297 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst                                                                                                                                                                                                                                                                                                                           ; core4                             ; work         ;
;       |Decoded_RAM:Decoded_RAM_4_inst|                                                                                                  ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst                                                                                                                                                                                                                                                                                            ; Decoded_RAM                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_0k22:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated                                                                                                                                                                                                                             ; altsyncram_0k22                   ; work         ;
;                |altsyncram_22p2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1                                                                                                                                                                                                 ; altsyncram_22p2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                ; sld_rom_sr                        ; work         ;
;       |Encode_ROM:my_ROM_4|                                                                                                             ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|Encode_ROM:my_ROM_4                                                                                                                                                                                                                                                                                                       ; Encode_ROM                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_eh02:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated                                                                                                                                                                                                                                        ; altsyncram_eh02                   ; work         ;
;                |altsyncram_9023:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1                                                                                                                                                                                                            ; altsyncram_9023                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |decrypt_fsm:decrypt_fsm_4_inst|                                                                                                  ; 102 (102)           ; 101 (101)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|decrypt_fsm:decrypt_fsm_4_inst                                                                                                                                                                                                                                                                                            ; decrypt_fsm                       ; work         ;
;       |initialize_fsm:initialize_fsm_4_inst|                                                                                            ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|initialize_fsm:initialize_fsm_4_inst                                                                                                                                                                                                                                                                                      ; initialize_fsm                    ; work         ;
;       |key_controller_4:key_controller_4_inst|                                                                                          ; 36 (36)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|key_controller_4:key_controller_4_inst                                                                                                                                                                                                                                                                                    ; key_controller_4                  ; work         ;
;       |s_memory:my_mem_4|                                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|s_memory:my_mem_4                                                                                                                                                                                                                                                                                                         ; s_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;             |altsyncram_ma32:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated                                                                                                                                                                                                                                          ; altsyncram_ma32                   ; work         ;
;                |altsyncram_1qp2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1                                                                                                                                                                                                              ; altsyncram_1qp2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;       |shuffle_fsm:shuffle_fsm_4_inst|                                                                                                  ; 104 (51)            ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst                                                                                                                                                                                                                                                                                            ; shuffle_fsm                       ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;             |lpm_divide_72m:auto_generated|                                                                                             ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst|lpm_divide:Mod0|lpm_divide_72m:auto_generated                                                                                                                                                                                                                                              ; lpm_divide_72m                    ; work         ;
;                |sign_div_unsign_akh:divider|                                                                                            ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                  ; sign_div_unsign_akh               ; work         ;
;                   |alt_u_div_qse:divider|                                                                                               ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                                                                            ; alt_u_div_qse                     ; work         ;
;          |secret_key_mux:secret_key_mux_inst|                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst|secret_key_mux:secret_key_mux_inst                                                                                                                                                                                                                                                         ; secret_key_mux                    ; work         ;
;       |to_RAM_mux:to_RAM_mux_4_inst|                                                                                                    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|core4:core4_inst|to_RAM_mux:to_RAM_mux_4_inst                                                                                                                                                                                                                                                                                              ; to_RAM_mux                        ; work         ;
;    |master_LED_controller:master_LED_controller_inst|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|master_LED_controller:master_LED_controller_inst                                                                                                                                                                                                                                                                                           ; master_LED_controller             ; work         ;
;    |master_hex_controller:master_hex_controller_inst|                                                                                   ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|master_hex_controller:master_hex_controller_inst                                                                                                                                                                                                                                                                                           ; master_hex_controller             ; work         ;
;    |master_state_controller:master_state_controller_inst|                                                                               ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|master_state_controller:master_state_controller_inst                                                                                                                                                                                                                                                                                       ; master_state_controller           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 274 (1)             ; 313 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 273 (0)             ; 313 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 273 (0)             ; 313 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 273 (1)             ; 313 (17)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 272 (0)             ; 296 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 272 (225)           ; 296 (266)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 422 (2)             ; 2673 (334)                ; 42752             ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 420 (0)             ; 2339 (0)                  ; 42752             ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 420 (68)            ; 2339 (1118)               ; 42752             ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 42752             ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_hoh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 42752             ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hoh4:auto_generated                                                                                                                                                 ; altsyncram_hoh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 63 (63)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 204 (1)             ; 851 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 167 (0)             ; 835 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 501 (501)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 167 (0)             ; 334 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 36 (36)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 42 (12)             ; 223 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_sai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sai:auto_generated                                                             ; cntr_sai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 8 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_7vi:auto_generated|                                                                                             ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated                                                                                      ; cntr_7vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated                                                                            ; cntr_39i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 167 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1|ALTSYNCRAM                                                 ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; None                                          ;
; core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1|ALTSYNCRAM                                                            ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; ./secret_messages/msg_4_for_task3/message.mif ;
; core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1|ALTSYNCRAM                                                              ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                          ;
; core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1|ALTSYNCRAM                                                 ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; None                                          ;
; core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1|ALTSYNCRAM                                                            ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; ./secret_messages/msg_4_for_task3/message.mif ;
; core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1|ALTSYNCRAM                                                              ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                          ;
; core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1|ALTSYNCRAM                                                 ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; None                                          ;
; core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1|ALTSYNCRAM                                                            ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; ./secret_messages/msg_4_for_task3/message.mif ;
; core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1|ALTSYNCRAM                                                              ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                          ;
; core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1|ALTSYNCRAM                                                 ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; None                                          ;
; core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1|ALTSYNCRAM                                                            ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; ./secret_messages/msg_4_for_task3/message.mif ;
; core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1|ALTSYNCRAM                                                              ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hoh4:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 256          ; 167          ; 256          ; 167          ; 42752 ; None                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa_top|core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst                                                                                                                                                                                                                     ; Decoded_RAM.v   ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa_top|core1:core1_inst|Encode_ROM:my_ROM_1                                                                                                                                                                                                                                ; Encode_ROM.v    ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa_top|core1:core1_inst|s_memory:my_mem_1                                                                                                                                                                                                                                  ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa_top|core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst                                                                                                                                                                                                                     ; Decoded_RAM.v   ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa_top|core2:core2_inst|Encode_ROM:my_ROM_2                                                                                                                                                                                                                                ; Encode_ROM.v    ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa_top|core2:core2_inst|s_memory:my_mem_2                                                                                                                                                                                                                                  ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa_top|core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst                                                                                                                                                                                                                     ; Decoded_RAM.v   ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa_top|core3:core3_inst|Encode_ROM:my_ROM_3                                                                                                                                                                                                                                ; Encode_ROM.v    ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa_top|core3:core3_inst|s_memory:my_mem_3                                                                                                                                                                                                                                  ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa_top|core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst                                                                                                                                                                                                                     ; Decoded_RAM.v   ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa_top|core4:core4_inst|Encode_ROM:my_ROM_4                                                                                                                                                                                                                                ; Encode_ROM.v    ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa_top|core4:core4_inst|s_memory:my_mem_4                                                                                                                                                                                                                                  ; s_memory.v      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                                                                                                                           ; Reason for Removal                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; master_state_controller:master_state_controller_inst|state[1..3]                                                                                                        ; Stuck at GND due to stuck port data_in                                       ;
; core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|rden                                                                                                              ; Stuck at GND due to stuck port data_in                                       ;
; core4:core4_inst|key_controller_4:key_controller_4_inst|state[3,4]                                                                                                      ; Stuck at GND due to stuck port data_in                                       ;
; core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|rden                                                                                                              ; Stuck at GND due to stuck port data_in                                       ;
; core3:core3_inst|key_controller_3:key_controller_3_inst|state[3,4]                                                                                                      ; Stuck at GND due to stuck port data_in                                       ;
; core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|rden                                                                                                              ; Stuck at GND due to stuck port data_in                                       ;
; core2:core2_inst|key_controller_2:key_controller_2_inst|state[3,4]                                                                                                      ; Stuck at GND due to stuck port data_in                                       ;
; core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|rden                                                                                                              ; Stuck at GND due to stuck port data_in                                       ;
; core1:core1_inst|key_controller_1:key_controller_1_inst|state[3,4]                                                                                                      ; Stuck at GND due to stuck port data_in                                       ;
; core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|data[0]                                                                                                           ; Merged with core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|address[0] ;
; core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|data[1]                                                                                                           ; Merged with core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|address[1] ;
; core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|data[2]                                                                                                           ; Merged with core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|address[2] ;
; core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|data[3]                                                                                                           ; Merged with core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|address[3] ;
; core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|data[4]                                                                                                           ; Merged with core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|address[4] ;
; core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|data[5]                                                                                                           ; Merged with core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|address[5] ;
; core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|data[6]                                                                                                           ; Merged with core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|address[6] ;
; core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|data[7]                                                                                                           ; Merged with core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|address[7] ;
; core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|data[0]                                                                                                           ; Merged with core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|address[0] ;
; core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|data[1]                                                                                                           ; Merged with core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|address[1] ;
; core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|data[2]                                                                                                           ; Merged with core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|address[2] ;
; core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|data[3]                                                                                                           ; Merged with core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|address[3] ;
; core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|data[4]                                                                                                           ; Merged with core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|address[4] ;
; core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|data[5]                                                                                                           ; Merged with core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|address[5] ;
; core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|data[6]                                                                                                           ; Merged with core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|address[6] ;
; core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|data[7]                                                                                                           ; Merged with core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|address[7] ;
; core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|data[0]                                                                                                           ; Merged with core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|address[0] ;
; core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|data[1]                                                                                                           ; Merged with core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|address[1] ;
; core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|data[2]                                                                                                           ; Merged with core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|address[2] ;
; core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|data[3]                                                                                                           ; Merged with core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|address[3] ;
; core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|data[4]                                                                                                           ; Merged with core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|address[4] ;
; core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|data[5]                                                                                                           ; Merged with core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|address[5] ;
; core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|data[6]                                                                                                           ; Merged with core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|address[6] ;
; core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|data[7]                                                                                                           ; Merged with core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|address[7] ;
; core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|data[0]                                                                                                           ; Merged with core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|address[0] ;
; core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|data[1]                                                                                                           ; Merged with core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|address[1] ;
; core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|data[2]                                                                                                           ; Merged with core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|address[2] ;
; core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|data[3]                                                                                                           ; Merged with core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|address[3] ;
; core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|data[4]                                                                                                           ; Merged with core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|address[4] ;
; core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|data[5]                                                                                                           ; Merged with core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|address[5] ;
; core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|data[6]                                                                                                           ; Merged with core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|address[6] ;
; core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|data[7]                                                                                                           ; Merged with core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|address[7] ;
; core4:core4_inst|decrypt_fsm:decrypt_fsm_4_inst|not_complete                                                                                                            ; Stuck at GND due to stuck port data_in                                       ;
; core3:core3_inst|decrypt_fsm:decrypt_fsm_3_inst|not_complete                                                                                                            ; Stuck at GND due to stuck port data_in                                       ;
; core2:core2_inst|decrypt_fsm:decrypt_fsm_2_inst|not_complete                                                                                                            ; Stuck at GND due to stuck port data_in                                       ;
; core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst|not_complete                                                                                                            ; Stuck at GND due to stuck port data_in                                       ;
; core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]              ; Stuck at GND due to stuck port data_in                                       ;
; core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]            ; Stuck at GND due to stuck port data_in                                       ;
; core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                       ;
; core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]              ; Stuck at GND due to stuck port data_in                                       ;
; core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]            ; Stuck at GND due to stuck port data_in                                       ;
; core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                       ;
; core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]              ; Stuck at GND due to stuck port data_in                                       ;
; core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]            ; Stuck at GND due to stuck port data_in                                       ;
; core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                       ;
; core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]              ; Stuck at GND due to stuck port data_in                                       ;
; core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]            ; Stuck at GND due to stuck port data_in                                       ;
; core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                       ;
; Total Number of Removed Registers = 63                                                                                                                                  ;                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4176  ;
; Number of registers using Synchronous Clear  ; 534   ;
; Number of registers using Synchronous Load   ; 680   ;
; Number of registers using Asynchronous Clear ; 1459  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2003  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; core1:core1_inst|initialize_fsm:initialize_fsm_1_inst|wren                                                                                                                                                                                                                                                                      ; 1       ;
; core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|rden                                                                                                                                                                                                                                                                            ; 2       ;
; core2:core2_inst|initialize_fsm:initialize_fsm_2_inst|wren                                                                                                                                                                                                                                                                      ; 1       ;
; core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst|rden                                                                                                                                                                                                                                                                            ; 2       ;
; core3:core3_inst|initialize_fsm:initialize_fsm_3_inst|wren                                                                                                                                                                                                                                                                      ; 1       ;
; core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst|rden                                                                                                                                                                                                                                                                            ; 2       ;
; core4:core4_inst|initialize_fsm:initialize_fsm_4_inst|wren                                                                                                                                                                                                                                                                      ; 1       ;
; core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst|rden                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 19                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa_top|core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa_top|core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa_top|core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa_top|core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa_top|core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa_top|core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa_top|core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa_top|core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa_top|core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa_top|core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa_top|core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa_top|core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa_top|core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa_top|core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa_top|core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa_top|core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa_top|core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa_top|core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa_top|core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa_top|core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 8:1                ; 24 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |ksa_top|core1:core1_inst|key_controller_1:key_controller_1_inst|secret_key[6]                                                                                                                                       ;
; 8:1                ; 24 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |ksa_top|core2:core2_inst|key_controller_2:key_controller_2_inst|secret_key[9]                                                                                                                                       ;
; 8:1                ; 24 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |ksa_top|core3:core3_inst|key_controller_3:key_controller_3_inst|secret_key[21]                                                                                                                                      ;
; 8:1                ; 24 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |ksa_top|core4:core4_inst|key_controller_4:key_controller_4_inst|secret_key[7]                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa_top|core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa_top|core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa_top|core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa_top|core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa_top|core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa_top|core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa_top|core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa_top|core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa_top|core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa_top|core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa_top|core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa_top|core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst|data[7]                                                                                                                                                     ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst|address[0]                                                                                                                                                  ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst|data[3]                                                                                                                                                     ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst|address[3]                                                                                                                                                  ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst|data[1]                                                                                                                                                     ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst|address[0]                                                                                                                                                  ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|data[3]                                                                                                                                                     ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|address[7]                                                                                                                                                  ;
; 33:1               ; 3 bits    ; 66 LEs        ; 9 LEs                ; 57 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|decrypt_fsm:decrypt_fsm_4_inst|counter_k[7]                                                                                                                                                ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa_top|core4:core4_inst|decrypt_fsm:decrypt_fsm_4_inst|decrypt_message[5]                                                                                                                                          ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa_top|core4:core4_inst|decrypt_fsm:decrypt_fsm_4_inst|data[5]                                                                                                                                                     ;
; 33:1               ; 3 bits    ; 66 LEs        ; 9 LEs                ; 57 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|decrypt_fsm:decrypt_fsm_3_inst|counter_k[7]                                                                                                                                                ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa_top|core3:core3_inst|decrypt_fsm:decrypt_fsm_3_inst|decrypt_message[6]                                                                                                                                          ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa_top|core3:core3_inst|decrypt_fsm:decrypt_fsm_3_inst|data[0]                                                                                                                                                     ;
; 33:1               ; 3 bits    ; 66 LEs        ; 9 LEs                ; 57 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|decrypt_fsm:decrypt_fsm_2_inst|counter_k[5]                                                                                                                                                ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa_top|core2:core2_inst|decrypt_fsm:decrypt_fsm_2_inst|decrypt_message[7]                                                                                                                                          ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa_top|core2:core2_inst|decrypt_fsm:decrypt_fsm_2_inst|data[1]                                                                                                                                                     ;
; 33:1               ; 3 bits    ; 66 LEs        ; 9 LEs                ; 57 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst|counter_k[7]                                                                                                                                                ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst|decrypt_message[0]                                                                                                                                          ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst|data[7]                                                                                                                                                     ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|decrypt_fsm:decrypt_fsm_4_inst|ROM_address[4]                                                                                                                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|decrypt_fsm:decrypt_fsm_4_inst|counter_i[0]                                                                                                                                                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|decrypt_fsm:decrypt_fsm_4_inst|counter_j[1]                                                                                                                                                ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|decrypt_fsm:decrypt_fsm_4_inst|Decode_adddress[0]                                                                                                                                          ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|decrypt_fsm:decrypt_fsm_4_inst|counter_k[2]                                                                                                                                                ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|decrypt_fsm:decrypt_fsm_3_inst|ROM_address[4]                                                                                                                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|decrypt_fsm:decrypt_fsm_3_inst|counter_i[4]                                                                                                                                                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|decrypt_fsm:decrypt_fsm_3_inst|counter_j[1]                                                                                                                                                ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|decrypt_fsm:decrypt_fsm_3_inst|Decode_adddress[2]                                                                                                                                          ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|decrypt_fsm:decrypt_fsm_3_inst|counter_k[1]                                                                                                                                                ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|decrypt_fsm:decrypt_fsm_2_inst|ROM_address[2]                                                                                                                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|decrypt_fsm:decrypt_fsm_2_inst|counter_i[3]                                                                                                                                                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|decrypt_fsm:decrypt_fsm_2_inst|counter_j[2]                                                                                                                                                ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|decrypt_fsm:decrypt_fsm_2_inst|Decode_adddress[1]                                                                                                                                          ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|decrypt_fsm:decrypt_fsm_2_inst|counter_k[1]                                                                                                                                                ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst|ROM_address[2]                                                                                                                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst|counter_i[4]                                                                                                                                                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst|counter_j[2]                                                                                                                                                ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst|Decode_adddress[2]                                                                                                                                          ;
; 16:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst|counter_k[4]                                                                                                                                                ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                 ;
; 26:1               ; 4 bits    ; 68 LEs        ; 32 LEs               ; 36 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                 ;
; 26:1               ; 4 bits    ; 68 LEs        ; 32 LEs               ; 36 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                 ;
; 26:1               ; 4 bits    ; 68 LEs        ; 32 LEs               ; 36 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                 ;
; 26:1               ; 4 bits    ; 68 LEs        ; 32 LEs               ; 36 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 19:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |ksa_top|core4:core4_inst|decrypt_fsm:decrypt_fsm_4_inst|address[4]                                                                                                                                                  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |ksa_top|core3:core3_inst|decrypt_fsm:decrypt_fsm_3_inst|address[5]                                                                                                                                                  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |ksa_top|core2:core2_inst|decrypt_fsm:decrypt_fsm_2_inst|address[4]                                                                                                                                                  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |ksa_top|core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst|address[2]                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa_top|core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|secret_key_mux:secret_key_mux_inst|Mux5                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa_top|core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst|secret_key_mux:secret_key_mux_inst|Mux5                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa_top|core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst|secret_key_mux:secret_key_mux_inst|Mux3                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa_top|core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst|secret_key_mux:secret_key_mux_inst|Mux6                                                                                                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ksa_top|core4:core4_inst|to_RAM_mux:to_RAM_mux_4_inst|Selector8                                                                                                                                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ksa_top|core3:core3_inst|to_RAM_mux:to_RAM_mux_3_inst|Selector12                                                                                                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ksa_top|core2:core2_inst|to_RAM_mux:to_RAM_mux_2_inst|Selector3                                                                                                                                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ksa_top|core1:core1_inst|to_RAM_mux:to_RAM_mux_1_inst|Selector14                                                                                                                                                    ;
; 16:1               ; 24 bits   ; 240 LEs       ; 48 LEs               ; 192 LEs                ; No         ; |ksa_top|master_hex_controller:master_hex_controller_inst|Mux2                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_ma32      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core1:core1_inst|key_controller_1:key_controller_1_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; START          ; 00000 ; Unsigned Binary                                                             ;
; RESET          ; 00001 ; Unsigned Binary                                                             ;
; WAIT           ; 00010 ; Unsigned Binary                                                             ;
; SUCCESS        ; 00011 ; Unsigned Binary                                                             ;
; FAILURE        ; 00100 ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                         ; Type                         ;
+------------------------------------+-----------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                      ;
; WIDTH_A                            ; 8                                             ; Signed Integer               ;
; WIDTHAD_A                          ; 5                                             ; Signed Integer               ;
; NUMWORDS_A                         ; 32                                            ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                      ;
; WIDTH_B                            ; 1                                             ; Untyped                      ;
; WIDTHAD_B                          ; 1                                             ; Untyped                      ;
; NUMWORDS_B                         ; 1                                             ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; M10K                                          ; Untyped                      ;
; BYTE_SIZE                          ; 8                                             ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                      ;
; INIT_FILE                          ; ./secret_messages/msg_4_for_task3/message.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_eh02                               ; Untyped                      ;
+------------------------------------+-----------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_0k22      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INITIALIZE     ; 0000  ; Unsigned Binary                                                     ;
; SHUFFLE        ; 0010  ; Unsigned Binary                                                     ;
; WAIT           ; 0011  ; Unsigned Binary                                                     ;
; RECORD         ; 0100  ; Unsigned Binary                                                     ;
; COMPUTE_J      ; 0101  ; Unsigned Binary                                                     ;
; READ_J         ; 0110  ; Unsigned Binary                                                     ;
; WAIT_J         ; 0111  ; Unsigned Binary                                                     ;
; WAIT_J_2       ; 1011  ; Unsigned Binary                                                     ;
; WRITE_TO_J     ; 1000  ; Unsigned Binary                                                     ;
; WAIT_WRITE_J   ; 1010  ; Unsigned Binary                                                     ;
; WRITE_TO_I     ; 1001  ; Unsigned Binary                                                     ;
; WAIT_WRITE_I   ; 1100  ; Unsigned Binary                                                     ;
; INCREMENT      ; 1110  ; Unsigned Binary                                                     ;
; FINISH         ; 1101  ; Unsigned Binary                                                     ;
; STOP           ; 1110  ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INITIALIZE     ; 00000 ; Unsigned Binary                                                     ;
; INCREMENT      ; 00001 ; Unsigned Binary                                                     ;
; READ_SI        ; 00010 ; Unsigned Binary                                                     ;
; WAIT_FOR_SI    ; 00011 ; Unsigned Binary                                                     ;
; COMPUTE_J      ; 00100 ; Unsigned Binary                                                     ;
; READ_SJ        ; 00101 ; Unsigned Binary                                                     ;
; WAIT_J         ; 00110 ; Unsigned Binary                                                     ;
; WAIT_J_2       ; 00111 ; Unsigned Binary                                                     ;
; WRITE_TO_J     ; 01000 ; Unsigned Binary                                                     ;
; WAIT_WRITE_J   ; 01001 ; Unsigned Binary                                                     ;
; WRITE_TO_I     ; 01010 ; Unsigned Binary                                                     ;
; WAIT_WRITE_I   ; 01011 ; Unsigned Binary                                                     ;
; COMPUTE_IJ     ; 01100 ; Unsigned Binary                                                     ;
; READ_F         ; 01101 ; Unsigned Binary                                                     ;
; WAIT_F         ; 01110 ; Unsigned Binary                                                     ;
; WAIT_F_2       ; 01111 ; Unsigned Binary                                                     ;
; F_XOR          ; 10000 ; Unsigned Binary                                                     ;
; F_XOR_WAIT     ; 10001 ; Unsigned Binary                                                     ;
; CHECK          ; 10010 ; Unsigned Binary                                                     ;
; REFRESH        ; 10011 ; Unsigned Binary                                                     ;
; FINISH         ; 10100 ; Unsigned Binary                                                     ;
; FAILURE        ; 10101 ; Unsigned Binary                                                     ;
; STOP           ; 10110 ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_ma32      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core2:core2_inst|key_controller_2:key_controller_2_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; START          ; 00000 ; Unsigned Binary                                                             ;
; RESET          ; 00001 ; Unsigned Binary                                                             ;
; WAIT           ; 00010 ; Unsigned Binary                                                             ;
; SUCCESS        ; 00011 ; Unsigned Binary                                                             ;
; FAILURE        ; 00100 ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                         ; Type                         ;
+------------------------------------+-----------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                      ;
; WIDTH_A                            ; 8                                             ; Signed Integer               ;
; WIDTHAD_A                          ; 5                                             ; Signed Integer               ;
; NUMWORDS_A                         ; 32                                            ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                      ;
; WIDTH_B                            ; 1                                             ; Untyped                      ;
; WIDTHAD_B                          ; 1                                             ; Untyped                      ;
; NUMWORDS_B                         ; 1                                             ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; M10K                                          ; Untyped                      ;
; BYTE_SIZE                          ; 8                                             ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                      ;
; INIT_FILE                          ; ./secret_messages/msg_4_for_task3/message.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_eh02                               ; Untyped                      ;
+------------------------------------+-----------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_0k22      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INITIALIZE     ; 0000  ; Unsigned Binary                                                     ;
; SHUFFLE        ; 0010  ; Unsigned Binary                                                     ;
; WAIT           ; 0011  ; Unsigned Binary                                                     ;
; RECORD         ; 0100  ; Unsigned Binary                                                     ;
; COMPUTE_J      ; 0101  ; Unsigned Binary                                                     ;
; READ_J         ; 0110  ; Unsigned Binary                                                     ;
; WAIT_J         ; 0111  ; Unsigned Binary                                                     ;
; WAIT_J_2       ; 1011  ; Unsigned Binary                                                     ;
; WRITE_TO_J     ; 1000  ; Unsigned Binary                                                     ;
; WAIT_WRITE_J   ; 1010  ; Unsigned Binary                                                     ;
; WRITE_TO_I     ; 1001  ; Unsigned Binary                                                     ;
; WAIT_WRITE_I   ; 1100  ; Unsigned Binary                                                     ;
; INCREMENT      ; 1110  ; Unsigned Binary                                                     ;
; FINISH         ; 1101  ; Unsigned Binary                                                     ;
; STOP           ; 1110  ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core2:core2_inst|decrypt_fsm:decrypt_fsm_2_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INITIALIZE     ; 00000 ; Unsigned Binary                                                     ;
; INCREMENT      ; 00001 ; Unsigned Binary                                                     ;
; READ_SI        ; 00010 ; Unsigned Binary                                                     ;
; WAIT_FOR_SI    ; 00011 ; Unsigned Binary                                                     ;
; COMPUTE_J      ; 00100 ; Unsigned Binary                                                     ;
; READ_SJ        ; 00101 ; Unsigned Binary                                                     ;
; WAIT_J         ; 00110 ; Unsigned Binary                                                     ;
; WAIT_J_2       ; 00111 ; Unsigned Binary                                                     ;
; WRITE_TO_J     ; 01000 ; Unsigned Binary                                                     ;
; WAIT_WRITE_J   ; 01001 ; Unsigned Binary                                                     ;
; WRITE_TO_I     ; 01010 ; Unsigned Binary                                                     ;
; WAIT_WRITE_I   ; 01011 ; Unsigned Binary                                                     ;
; COMPUTE_IJ     ; 01100 ; Unsigned Binary                                                     ;
; READ_F         ; 01101 ; Unsigned Binary                                                     ;
; WAIT_F         ; 01110 ; Unsigned Binary                                                     ;
; WAIT_F_2       ; 01111 ; Unsigned Binary                                                     ;
; F_XOR          ; 10000 ; Unsigned Binary                                                     ;
; F_XOR_WAIT     ; 10001 ; Unsigned Binary                                                     ;
; CHECK          ; 10010 ; Unsigned Binary                                                     ;
; REFRESH        ; 10011 ; Unsigned Binary                                                     ;
; FINISH         ; 10100 ; Unsigned Binary                                                     ;
; FAILURE        ; 10101 ; Unsigned Binary                                                     ;
; STOP           ; 10110 ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_ma32      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core3:core3_inst|key_controller_3:key_controller_3_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; START          ; 00000 ; Unsigned Binary                                                             ;
; RESET          ; 00001 ; Unsigned Binary                                                             ;
; WAIT           ; 00010 ; Unsigned Binary                                                             ;
; SUCCESS        ; 00011 ; Unsigned Binary                                                             ;
; FAILURE        ; 00100 ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                         ; Type                         ;
+------------------------------------+-----------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                      ;
; WIDTH_A                            ; 8                                             ; Signed Integer               ;
; WIDTHAD_A                          ; 5                                             ; Signed Integer               ;
; NUMWORDS_A                         ; 32                                            ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                      ;
; WIDTH_B                            ; 1                                             ; Untyped                      ;
; WIDTHAD_B                          ; 1                                             ; Untyped                      ;
; NUMWORDS_B                         ; 1                                             ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; M10K                                          ; Untyped                      ;
; BYTE_SIZE                          ; 8                                             ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                      ;
; INIT_FILE                          ; ./secret_messages/msg_4_for_task3/message.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_eh02                               ; Untyped                      ;
+------------------------------------+-----------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_0k22      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INITIALIZE     ; 0000  ; Unsigned Binary                                                     ;
; SHUFFLE        ; 0010  ; Unsigned Binary                                                     ;
; WAIT           ; 0011  ; Unsigned Binary                                                     ;
; RECORD         ; 0100  ; Unsigned Binary                                                     ;
; COMPUTE_J      ; 0101  ; Unsigned Binary                                                     ;
; READ_J         ; 0110  ; Unsigned Binary                                                     ;
; WAIT_J         ; 0111  ; Unsigned Binary                                                     ;
; WAIT_J_2       ; 1011  ; Unsigned Binary                                                     ;
; WRITE_TO_J     ; 1000  ; Unsigned Binary                                                     ;
; WAIT_WRITE_J   ; 1010  ; Unsigned Binary                                                     ;
; WRITE_TO_I     ; 1001  ; Unsigned Binary                                                     ;
; WAIT_WRITE_I   ; 1100  ; Unsigned Binary                                                     ;
; INCREMENT      ; 1110  ; Unsigned Binary                                                     ;
; FINISH         ; 1101  ; Unsigned Binary                                                     ;
; STOP           ; 1110  ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core3:core3_inst|decrypt_fsm:decrypt_fsm_3_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INITIALIZE     ; 00000 ; Unsigned Binary                                                     ;
; INCREMENT      ; 00001 ; Unsigned Binary                                                     ;
; READ_SI        ; 00010 ; Unsigned Binary                                                     ;
; WAIT_FOR_SI    ; 00011 ; Unsigned Binary                                                     ;
; COMPUTE_J      ; 00100 ; Unsigned Binary                                                     ;
; READ_SJ        ; 00101 ; Unsigned Binary                                                     ;
; WAIT_J         ; 00110 ; Unsigned Binary                                                     ;
; WAIT_J_2       ; 00111 ; Unsigned Binary                                                     ;
; WRITE_TO_J     ; 01000 ; Unsigned Binary                                                     ;
; WAIT_WRITE_J   ; 01001 ; Unsigned Binary                                                     ;
; WRITE_TO_I     ; 01010 ; Unsigned Binary                                                     ;
; WAIT_WRITE_I   ; 01011 ; Unsigned Binary                                                     ;
; COMPUTE_IJ     ; 01100 ; Unsigned Binary                                                     ;
; READ_F         ; 01101 ; Unsigned Binary                                                     ;
; WAIT_F         ; 01110 ; Unsigned Binary                                                     ;
; WAIT_F_2       ; 01111 ; Unsigned Binary                                                     ;
; F_XOR          ; 10000 ; Unsigned Binary                                                     ;
; F_XOR_WAIT     ; 10001 ; Unsigned Binary                                                     ;
; CHECK          ; 10010 ; Unsigned Binary                                                     ;
; REFRESH        ; 10011 ; Unsigned Binary                                                     ;
; FINISH         ; 10100 ; Unsigned Binary                                                     ;
; FAILURE        ; 10101 ; Unsigned Binary                                                     ;
; STOP           ; 10110 ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_ma32      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core4:core4_inst|key_controller_4:key_controller_4_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; START          ; 00000 ; Unsigned Binary                                                             ;
; RESET          ; 00001 ; Unsigned Binary                                                             ;
; WAIT           ; 00010 ; Unsigned Binary                                                             ;
; SUCCESS        ; 00011 ; Unsigned Binary                                                             ;
; FAILURE        ; 00100 ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                         ; Type                         ;
+------------------------------------+-----------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                      ;
; WIDTH_A                            ; 8                                             ; Signed Integer               ;
; WIDTHAD_A                          ; 5                                             ; Signed Integer               ;
; NUMWORDS_A                         ; 32                                            ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                      ;
; WIDTH_B                            ; 1                                             ; Untyped                      ;
; WIDTHAD_B                          ; 1                                             ; Untyped                      ;
; NUMWORDS_B                         ; 1                                             ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; M10K                                          ; Untyped                      ;
; BYTE_SIZE                          ; 8                                             ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                      ;
; INIT_FILE                          ; ./secret_messages/msg_4_for_task3/message.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_eh02                               ; Untyped                      ;
+------------------------------------+-----------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_0k22      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INITIALIZE     ; 0000  ; Unsigned Binary                                                     ;
; SHUFFLE        ; 0010  ; Unsigned Binary                                                     ;
; WAIT           ; 0011  ; Unsigned Binary                                                     ;
; RECORD         ; 0100  ; Unsigned Binary                                                     ;
; COMPUTE_J      ; 0101  ; Unsigned Binary                                                     ;
; READ_J         ; 0110  ; Unsigned Binary                                                     ;
; WAIT_J         ; 0111  ; Unsigned Binary                                                     ;
; WAIT_J_2       ; 1011  ; Unsigned Binary                                                     ;
; WRITE_TO_J     ; 1000  ; Unsigned Binary                                                     ;
; WAIT_WRITE_J   ; 1010  ; Unsigned Binary                                                     ;
; WRITE_TO_I     ; 1001  ; Unsigned Binary                                                     ;
; WAIT_WRITE_I   ; 1100  ; Unsigned Binary                                                     ;
; INCREMENT      ; 1110  ; Unsigned Binary                                                     ;
; FINISH         ; 1101  ; Unsigned Binary                                                     ;
; STOP           ; 1110  ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core4:core4_inst|decrypt_fsm:decrypt_fsm_4_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INITIALIZE     ; 00000 ; Unsigned Binary                                                     ;
; INCREMENT      ; 00001 ; Unsigned Binary                                                     ;
; READ_SI        ; 00010 ; Unsigned Binary                                                     ;
; WAIT_FOR_SI    ; 00011 ; Unsigned Binary                                                     ;
; COMPUTE_J      ; 00100 ; Unsigned Binary                                                     ;
; READ_SJ        ; 00101 ; Unsigned Binary                                                     ;
; WAIT_J         ; 00110 ; Unsigned Binary                                                     ;
; WAIT_J_2       ; 00111 ; Unsigned Binary                                                     ;
; WRITE_TO_J     ; 01000 ; Unsigned Binary                                                     ;
; WAIT_WRITE_J   ; 01001 ; Unsigned Binary                                                     ;
; WRITE_TO_I     ; 01010 ; Unsigned Binary                                                     ;
; WAIT_WRITE_I   ; 01011 ; Unsigned Binary                                                     ;
; COMPUTE_IJ     ; 01100 ; Unsigned Binary                                                     ;
; READ_F         ; 01101 ; Unsigned Binary                                                     ;
; WAIT_F         ; 01110 ; Unsigned Binary                                                     ;
; WAIT_F_2       ; 01111 ; Unsigned Binary                                                     ;
; F_XOR          ; 10000 ; Unsigned Binary                                                     ;
; F_XOR_WAIT     ; 10001 ; Unsigned Binary                                                     ;
; CHECK          ; 10010 ; Unsigned Binary                                                     ;
; REFRESH        ; 10011 ; Unsigned Binary                                                     ;
; FINISH         ; 10100 ; Unsigned Binary                                                     ;
; FAILURE        ; 10101 ; Unsigned Binary                                                     ;
; STOP           ; 10110 ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_state_controller:master_state_controller_inst ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                                                          ;
; STOP           ; 0001  ; Unsigned Binary                                                          ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 167                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 167                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; M10K                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 523                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 167                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                              ;
; Entity Instance                           ; core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "core4:core4_inst|to_RAM_mux:to_RAM_mux_4_inst" ;
+-------------+-------+----------+------------------------------------------+
; Port        ; Type  ; Severity ; Details                                  ;
+-------------+-------+----------+------------------------------------------+
; state[9..3] ; Input ; Info     ; Stuck at GND                             ;
+-------------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core4:core4_inst|key_controller_4:key_controller_4_inst"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; LEDR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "core3:core3_inst|to_RAM_mux:to_RAM_mux_3_inst" ;
+-------------+-------+----------+------------------------------------------+
; Port        ; Type  ; Severity ; Details                                  ;
+-------------+-------+----------+------------------------------------------+
; state[9..3] ; Input ; Info     ; Stuck at GND                             ;
+-------------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core3:core3_inst|key_controller_3:key_controller_3_inst"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; LEDR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "core2:core2_inst|to_RAM_mux:to_RAM_mux_2_inst" ;
+-------------+-------+----------+------------------------------------------+
; Port        ; Type  ; Severity ; Details                                  ;
+-------------+-------+----------+------------------------------------------+
; state[9..3] ; Input ; Info     ; Stuck at GND                             ;
+-------------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core2:core2_inst|key_controller_2:key_controller_2_inst"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; LEDR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "core1:core1_inst|to_RAM_mux:to_RAM_mux_1_inst" ;
+-------------+-------+----------+------------------------------------------+
; Port        ; Type  ; Severity ; Details                                  ;
+-------------+-------+----------+------------------------------------------+
; state[9..3] ; Input ; Info     ; Stuck at GND                             ;
+-------------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|secret_key_mux:secret_key_mux_inst"                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel  ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (2 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core1:core1_inst|key_controller_1:key_controller_1_inst"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; LEDR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 167                 ; 167              ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                   ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                             ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated              ;
; 1              ; ENC         ; 8     ; 32    ; Read/Write ; core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated            ;
; 2              ; A           ; 8     ; 32    ; Read/Write ; core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated ;
; 3              ; S           ; 8     ; 256   ; Read/Write ; core2:core2_inst|s_memory:my_mem_2|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated              ;
; 4              ; ENC         ; 8     ; 32    ; Read/Write ; core2:core2_inst|Encode_ROM:my_ROM_2|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated            ;
; 5              ; A           ; 8     ; 32    ; Read/Write ; core2:core2_inst|Decoded_RAM:Decoded_RAM_2_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated ;
; 6              ; S           ; 8     ; 256   ; Read/Write ; core3:core3_inst|s_memory:my_mem_3|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated              ;
; 7              ; ENC         ; 8     ; 32    ; Read/Write ; core3:core3_inst|Encode_ROM:my_ROM_3|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated            ;
; 8              ; A           ; 8     ; 32    ; Read/Write ; core3:core3_inst|Decoded_RAM:Decoded_RAM_3_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated ;
; 9              ; S           ; 8     ; 256   ; Read/Write ; core4:core4_inst|s_memory:my_mem_4|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated              ;
; 10             ; ENC         ; 8     ; 32    ; Read/Write ; core4:core4_inst|Encode_ROM:my_ROM_4|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated            ;
; 11             ; A           ; 8     ; 32    ; Read/Write ; core4:core4_inst|Decoded_RAM:Decoded_RAM_4_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1190                        ;
;     CLR               ; 125                         ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 320                         ;
;     ENA CLR           ; 176                         ;
;     ENA CLR SCLR      ; 36                          ;
;     ENA CLR SCLR SLD  ; 32                          ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SCLR          ; 276                         ;
;     ENA SCLR SLD      ; 32                          ;
;     ENA SLD           ; 96                          ;
;     SCLR              ; 12                          ;
;     plain             ; 21                          ;
; arriav_lcell_comb     ; 1626                        ;
;     arith             ; 508                         ;
;         0 data inputs ; 32                          ;
;         1 data inputs ; 352                         ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 24                          ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 1069                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 148                         ;
;         3 data inputs ; 63                          ;
;         4 data inputs ; 201                         ;
;         5 data inputs ; 341                         ;
;         6 data inputs ; 305                         ;
;     shared            ; 32                          ;
;         3 data inputs ; 32                          ;
; boundary_port         ; 391                         ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 13.30                       ;
; Average LUT depth     ; 2.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Encode_ROM:my_ROM|address[0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|address[0]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|address[1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|address[1]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|address[2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|address[2]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|address[3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|address[3]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|address[4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|address[4]                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[0]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[0]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[1]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[1]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[2]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[2]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[3]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[3]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[4]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[4]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[5]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[5]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[6]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[6]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[7]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|q[7]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|rden                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Encode_ROM:my_ROM|rden                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|Decode_adddress[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|Decode_adddress[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|Decode_adddress[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|Decode_adddress[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|Decode_adddress[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|Decode_adddress[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|Decode_adddress[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|Decode_adddress[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|Decode_adddress[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|Decode_adddress[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_address[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_address[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_address[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_address[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_address[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_address[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_address[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_address[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_address[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_address[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[4]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[4]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[5]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[5]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[6]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[6]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[7]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|ROM_output[7]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|address[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|clk                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_i[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_j[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[6]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|counter_k[7]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[0]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[0]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[1]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[1]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[2]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[2]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[3]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[3]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[4]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[4]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[5]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[5]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[6]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[6]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[7]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|data[7]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|decrypt_message[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|failure             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|failure             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|q[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|rden                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|rden                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|reset               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|reset               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[10]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[10]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[11]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[11]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[12]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[12]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[13]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[13]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[14]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[14]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[15]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[15]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[16]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[16]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[17]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[17]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[18]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[18]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[19]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[19]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[20]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[20]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[21]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[21]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[22]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[22]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[23]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[23]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[4]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[4]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[5]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[5]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[6]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[6]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[7]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[7]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[8]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[8]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[9]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|secret_key[9]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|start               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|start               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[16]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[16]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[17]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[17]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[18]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[18]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[19]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[19]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[20]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[20]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[21]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[21]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[22]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[22]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[23]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[23]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[24]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[24]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|state[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|success             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|success             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[4]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[4]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[5]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[5]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[6]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[6]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[7]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i[7]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[6] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[6] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[7] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_i_and_j[7] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[4]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[4]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[5]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[5]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[6]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[6]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[7]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|temp_reg_j[7]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|wren                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; decrypt_fsm:decrypt_fsm_inst|wren                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Wed Jun 12 15:43:28 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ksa.vhd
    Info (12022): Found design unit 1: ksa-rtl File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa.vhd Line: 19
    Info (12023): Found entity 1: ksa File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file s_memory.v
    Info (12023): Found entity 1: s_memory File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ksa_top.sv
    Info (12023): Found entity 1: ksa_top File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ksa_tb.sv
    Info (12023): Found entity 1: ksa_top_tb File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file initialize_fsm.sv
    Info (12023): Found entity 1: initialize_fsm File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/initialize_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shuffle_fsm.sv
    Info (12023): Found entity 1: shuffle_fsm File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file to_ram_mux.sv
    Info (12023): Found entity 1: to_RAM_mux File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/to_RAM_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file secret_key_mux.sv
    Info (12023): Found entity 1: secret_key_mux File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/secret_key_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decrypt_fsm.sv
    Info (12023): Found entity 1: decrypt_fsm File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file decoded_ram.v
    Info (12023): Found entity 1: Decoded_RAM File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Decoded_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file encode_rom.v
    Info (12023): Found entity 1: Encode_ROM File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Encode_ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file key_controller.sv
    Info (12023): Found entity 1: key_controller File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core1.sv
    Info (12023): Found entity 1: core1 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file key_controller_1.sv
    Info (12023): Found entity 1: key_controller_1 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core2.sv
    Info (12023): Found entity 1: core2 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file key_controller_2.sv
    Info (12023): Found entity 1: key_controller_2 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core3.sv
    Info (12023): Found entity 1: core3 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file key_controller_3.sv
    Info (12023): Found entity 1: key_controller_3 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core4.sv
    Info (12023): Found entity 1: core4 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file key_controller_4.sv
    Info (12023): Found entity 1: key_controller_4 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/key_controller_4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master_hex_controller.sv
    Info (12023): Found entity 1: master_hex_controller File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master_state_controller.sv
    Info (12023): Found entity 1: master_state_controller File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_state_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master_led_controller.sv
    Info (12023): Found entity 1: master_LED_controller File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_LED_controller.sv Line: 1
Info (12127): Elaborating entity "ksa_top" for the top level hierarchy
Warning (12125): Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/sevensegmentdisplaydecoder.v Line: 1
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:display1" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 53
Info (12128): Elaborating entity "core1" for hierarchy "core1:core1_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 88
Info (12128): Elaborating entity "s_memory" for hierarchy "core1:core1_inst|s_memory:my_mem_1" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v Line: 89
Info (12130): Elaborated megafunction instantiation "core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v Line: 89
Info (12133): Instantiated megafunction "core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ma32.tdf
    Info (12023): Found entity 1: altsyncram_ma32 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_ma32.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ma32" for hierarchy "core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1qp2.tdf
    Info (12023): Found entity 1: altsyncram_1qp2 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_1qp2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1qp2" for hierarchy "core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|altsyncram_1qp2:altsyncram1" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_ma32.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_ma32.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_ma32.tdf Line: 39
Info (12133): Instantiated megafunction "core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_ma32.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "core1:core1_inst|s_memory:my_mem_1|altsyncram:altsyncram_component|altsyncram_ma32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "key_controller_1" for hierarchy "core1:core1_inst|key_controller_1:key_controller_1_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv Line: 68
Info (12128): Elaborating entity "Encode_ROM" for hierarchy "core1:core1_inst|Encode_ROM:my_ROM_1" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv Line: 75
Info (12128): Elaborating entity "altsyncram" for hierarchy "core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Encode_ROM.v Line: 85
Info (12130): Elaborated megafunction instantiation "core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Encode_ROM.v Line: 85
Info (12133): Instantiated megafunction "core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Encode_ROM.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./secret_messages/msg_4_for_task3/message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ENC"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eh02.tdf
    Info (12023): Found entity 1: altsyncram_eh02 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_eh02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_eh02" for hierarchy "core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9023.tdf
    Info (12023): Found entity 1: altsyncram_9023 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_9023.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9023" for hierarchy "core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|altsyncram_9023:altsyncram1" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_eh02.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_eh02.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_eh02.tdf Line: 37
Info (12133): Instantiated megafunction "core1:core1_inst|Encode_ROM:my_ROM_1|altsyncram:altsyncram_component|altsyncram_eh02:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_eh02.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1162756864"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "Decoded_RAM" for hierarchy "core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv Line: 83
Info (12128): Elaborating entity "altsyncram" for hierarchy "core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Decoded_RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Decoded_RAM.v Line: 86
Info (12133): Instantiated megafunction "core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/Decoded_RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=A"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0k22.tdf
    Info (12023): Found entity 1: altsyncram_0k22 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_0k22.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0k22" for hierarchy "core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_22p2.tdf
    Info (12023): Found entity 1: altsyncram_22p2 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_22p2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_22p2" for hierarchy "core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|altsyncram_22p2:altsyncram1" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_0k22.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_0k22.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_0k22.tdf Line: 38
Info (12133): Instantiated megafunction "core1:core1_inst|Decoded_RAM:Decoded_RAM_1_inst|altsyncram:altsyncram_component|altsyncram_0k22:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_0k22.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1090519040"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "initialize_fsm" for hierarchy "core1:core1_inst|initialize_fsm:initialize_fsm_1_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv Line: 94
Warning (10230): Verilog HDL assignment warning at initialize_fsm.sv(22): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/initialize_fsm.sv Line: 22
Warning (10230): Verilog HDL assignment warning at initialize_fsm.sv(23): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/initialize_fsm.sv Line: 23
Info (12128): Elaborating entity "shuffle_fsm" for hierarchy "core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv Line: 108
Warning (10036): Verilog HDL or VHDL warning at shuffle_fsm.sv(39): object "temp_addr" assigned a value but never read File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 39
Warning (10230): Verilog HDL assignment warning at shuffle_fsm.sv(90): truncated value with size 9 to match size of target (8) File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 90
Warning (10230): Verilog HDL assignment warning at shuffle_fsm.sv(99): truncated value with size 32 to match size of target (9) File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 99
Warning (10230): Verilog HDL assignment warning at shuffle_fsm.sv(100): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 100
Warning (10272): Verilog HDL Case Statement warning at shuffle_fsm.sv(109): case item expression covers a value already covered by a previous case item File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 109
Info (12128): Elaborating entity "secret_key_mux" for hierarchy "core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|secret_key_mux:secret_key_mux_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 44
Info (12128): Elaborating entity "decrypt_fsm" for hierarchy "core1:core1_inst|decrypt_fsm:decrypt_fsm_1_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv Line: 130
Warning (10230): Verilog HDL assignment warning at decrypt_fsm.sv(109): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv Line: 109
Warning (10230): Verilog HDL assignment warning at decrypt_fsm.sv(112): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv Line: 112
Warning (10230): Verilog HDL assignment warning at decrypt_fsm.sv(142): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv Line: 142
Warning (10230): Verilog HDL assignment warning at decrypt_fsm.sv(145): truncated value with size 8 to match size of target (5) File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/decrypt_fsm.sv Line: 145
Info (12128): Elaborating entity "to_RAM_mux" for hierarchy "core1:core1_inst|to_RAM_mux:to_RAM_mux_1_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core1.sv Line: 153
Info (12128): Elaborating entity "core2" for hierarchy "core2:core2_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 97
Info (12128): Elaborating entity "key_controller_2" for hierarchy "core2:core2_inst|key_controller_2:key_controller_2_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core2.sv Line: 69
Info (12128): Elaborating entity "core3" for hierarchy "core3:core3_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 106
Info (12128): Elaborating entity "key_controller_3" for hierarchy "core3:core3_inst|key_controller_3:key_controller_3_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core3.sv Line: 69
Info (12128): Elaborating entity "core4" for hierarchy "core4:core4_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 115
Info (12128): Elaborating entity "key_controller_4" for hierarchy "core4:core4_inst|key_controller_4:key_controller_4_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/core4.sv Line: 69
Info (12128): Elaborating entity "master_hex_controller" for hierarchy "master_hex_controller:master_hex_controller_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 124
Info (10264): Verilog HDL Case Statement information at master_hex_controller.sv(11): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/master_hex_controller.sv Line: 11
Info (12128): Elaborating entity "master_state_controller" for hierarchy "master_state_controller:master_state_controller_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 131
Info (12128): Elaborating entity "master_LED_controller" for hierarchy "master_LED_controller:master_LED_controller_inst" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 137
Warning (12020): Port "sel" on the entity instantiation of "secret_key_mux_inst" is connected to a signal of width 9. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 44
Warning (12020): Port "sel" on the entity instantiation of "secret_key_mux_inst" is connected to a signal of width 9. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 44
Warning (12020): Port "sel" on the entity instantiation of "secret_key_mux_inst" is connected to a signal of width 9. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hoh4.tdf
    Info (12023): Found entity 1: altsyncram_hoh4 File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/altsyncram_hoh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/mux_glc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sai.tdf
    Info (12023): Found entity 1: cntr_sai File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_sai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7vi.tdf
    Info (12023): Found entity 1: cntr_7vi File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_7vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_39i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.06.12.15:43:50 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 582
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|Mod0" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 42
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core2:core2_inst|shuffle_fsm:shuffle_fsm_2_inst|Mod0" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 42
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core3:core3_inst|shuffle_fsm:shuffle_fsm_3_inst|Mod0" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 42
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "core4:core4_inst|shuffle_fsm:shuffle_fsm_4_inst|Mod0" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 42
Info (12130): Elaborated megafunction instantiation "core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|lpm_divide:Mod0" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 42
Info (12133): Instantiated megafunction "core1:core1_inst|shuffle_fsm:shuffle_fsm_1_inst|lpm_divide:Mod0" with the following parameter: File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/shuffle_fsm.sv Line: 42
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf
    Info (12023): Found entity 1: lpm_divide_72m File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/lpm_divide_72m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/alt_u_div_qse.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 5
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 5
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 5
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 5
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 5
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/output_files/rc4.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 32 of its 367 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 335 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv Line: 4
Info (21057): Implemented 5729 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 5394 logic cells
    Info (21064): Implemented 263 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4974 megabytes
    Info: Processing ended: Wed Jun 12 15:44:12 2024
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/output_files/rc4.map.smsg.


