---
title: "System Verilog"
date: "2025-07-15"
thumbnail: "/assets/img/thumbnail/sv.jpg"
---

# 이론
---
## FLOW

1. RTL Level Simulation<br/>
   → 내가 짠 코드가 내가 원하는 동작이 나오는지  확인<br/>
2. 합성<br/>
   → 아직 완벽한 코드가 아님.<br/>
   syntax 수정이 필요하고, setup violation을 통과하는지 확인<br/>
3. Gate Level Simulation<br/>
   → X propagation 확인<br/>
   ( 주로 Reset에 문제가 있으면 나타남 )<br/>
4. IF X가 발생<br/>
5. 더 앞에 어디서 X가 나왔는지 확인
6. 코드 수정
7. 반복

# Check List
---
## counter.sdc
![alt text](<../../../assets/img/system verilog/0715/스크린샷 2025-07-15 125031.png>)

## counter1_0.timing_min.rpt
![alt text](<../../../assets/img/system verilog/0715/스크린샷 2025-07-15 123840.png>)

## counter1_0.timing_max.rpt
![alt text](<../../../assets/img/system verilog/0715/스크린샷 2025-07-15 123854.png>)

# Counter RTL Simulation
---
## counter1.v
```
`timescale 1ns/1ps
module counter1(
        input clk,rst,
        output [3:0] cnt,
        output ind_cnt
);

reg [3:0] count;

assign cnt = count;

always @ (posedge clk or posedge rst) begin
                if (rst) begin
                        count <= 4'b0;
                end
                else begin
                        count <= count + 4'b1;
                end
        end

reg ind_cnt;
always @(posedge clk or posedge rst) begin
        if (rst) begin
                ind_cnt <= 1'b0;
        end
        else if ( count == 4'b0010 )
                ind_cnt <= 1'b1;
        else
                ind_cnt <= 1'b0;
end

endmodule
```

## counter2.v
```
`timescale 1ns/1ps
module counter2(
        input clk, rst,
        output [3:0] cnt
);

reg [3:0] count;

assign cnt = count;

always @ (posedge clk or posedge rst) begin
        if (rst) begin
                count <= 4'b0;
        end
        else begin
                if (count == 4'd11) begin
                        count <= 4'b0;
                end
                else begin
                        count <= count + 4'b1;
                end
        end
end

endmodule
```

## counter3.v
```
`timescale 1ns/1ps
module counter3(
        input clk, rst,
        output [3:0] cnt1, cnt2
);

reg [3:0] count1, count2;

assign cnt1 = count1;
assign cnt2 = count2;

always @ (posedge clk or posedge rst) begin
        if (rst) begin
                count1 <= 4'b0;
                count2 <= 4'b0;
        end
        else begin
                if (count1==4'd11) begin
                        count1<=4'b0;
                        if (count2==4'd14) begin
                                count2<=4'b0;
                        end
                        else begin
                                count2<=count2+4'b1;
                        end
                end
                else begin
                        count1 <= count1 + 4'b1;
                end
        end
end

endmodule
```
## counter1_xpro.v
```
`timescale 1ns/10ps;

module counter1_xpro (
 input clk, rst,
 output [3:0] cnt,
 output ind_cnt
);

reg [3:0] count;

assign cnt = count;

//always @(posedge clk or posedge rst) begin
always @(posedge clk) begin
 //if (rst) begin
//      count <= 4'b0;
 //end
 if (count == 4'd15)
        count <= 0;
 else
        count <= count + 4'b1;
end

reg ind_cnt;
always @(posedge clk or posedge rst) begin
        if (rst) begin
                ind_cnt <= 1'b0;
        end
        else if ( count == 4'b0010 )
                ind_cnt <= 1'b1;
        else
                ind_cnt <= 1'b0;
end

endmodule
```

## tb_cnt.v
```
`timescale 1ns/1ps

module tb_cnt();

reg clk, rst;
wire [3:0] cnt1, cnt2, cnt3_1, cnt3_2;
wire ind_cnt1, ind_cnt1_xpro;

initial begin
        clk <= 1'b1;
        rst <= 1'b0;
        #5
        rst <= 1'b1;
        #5
        rst <= 1'b0;
        #400
        $finish;
end

counter1 TEST1(clk, rst, cnt1, ind_cnt1);
counter1_xpro TEST1_xpro(clk, rst, cnt1_xpro, ind_cnt1_xpro);
counter2 TEST2(clk, rst, cnt2);
counter3 TEST3(clk, rst, cnt3_1, cnt3_2);

always #5 clk <= ~clk;

endmodule
```

## cnt_filelist
```
./counter1.v
./counter1_xpro.v
./counter2.v
./counter3.v
./tb_cnt.v
```

## run_cnt
```
vcs -full64 -kdb -debug_access+all+reverse -f cnt_filelist
./simv -verdi &
```

# Gate Level Simulation
---
## counter1_0.v
```
/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Ultra(TM) in wire load mode
// Version   : V-2023.12-SP5-4
// Date      : Tue Jul 15 12:33:30 2025
/////////////////////////////////////////////////////////////

`timescale 1ps/1fs // Added on 2025/07/15

module counter1 ( clk, rst, cnt, ind_cnt );
  output [3:0] cnt;
  input clk, rst;
  output ind_cnt;
  wire   N2, N3, N4, n30, n40, n5, n6, n7, n8, n9, n10;

  SC7P5T_SDFFRQX4_CSC20L count_reg_2_ ( .D(N3), .SI(n40), .SE(n40), .CLK(clk),
        .RESET(n30), .Q(cnt[2]) );
  SC7P5T_SDFFRQX4_CSC20L count_reg_0_ ( .D(n6), .SI(n40), .SE(n40), .CLK(clk),
        .RESET(n30), .Q(cnt[0]) );
  SC7P5T_SDFFRQX4_CSC20L count_reg_1_ ( .D(N2), .SI(n40), .SE(n40), .CLK(clk),
        .RESET(n30), .Q(cnt[1]) );
  SC7P5T_SDFFRQX4_CSC20L ind_cnt_reg ( .D(n9), .SI(n40), .SE(n40), .CLK(clk),
        .RESET(n30), .Q(ind_cnt) );
  SC7P5T_SDFFRQX4_CSC20L count_reg_3_ ( .D(N4), .SI(n40), .SE(n40), .CLK(clk),
        .RESET(n30), .Q(cnt[3]) );
  SC7P5T_INVX3_CSC20L U12 ( .A(cnt[0]), .Z(n6) );
  SC7P5T_ND2X3_CSC20L U13 ( .A(n8), .B(cnt[1]), .Z(n7) );
  SC7P5T_AN2X4_CSC20L U14 ( .A(cnt[0]), .B(cnt[2]), .Z(n8) );
  SC7P5T_OR3X2_CSC20L U15 ( .A(cnt[2]), .B(n10), .C(cnt[3]), .Z(n5) );
  SC7P5T_INVX2_CSC20L U16 ( .A(n5), .Z(n9) );
  SC7P5T_ND2X2_CSC20L U17 ( .A(n6), .B(cnt[1]), .Z(n10) );
  SC7P5T_AOA211X2_CSC20L U18 ( .C1(cnt[0]), .C2(cnt[1]), .B(cnt[2]), .A(n7),
        .Z(N3) );
  SC7P5T_OA22IA1A2X2_CSC20L U19 ( .A1(cnt[1]), .A2(cnt[0]), .B1(cnt[1]), .B2(
        cnt[0]), .Z(N2) );
  SC7P5T_INVX20_CSC20L U20 ( .A(rst), .Z(n30) );
  SC7P5T_TIELOX1_CSC20L U21 ( .Z(n40) );
  SC7P5T_AO22IA1A2X1_CSC20L U22 ( .A1(n7), .A2(cnt[3]), .B1(cnt[3]), .B2(n7),
        .Z(N4) );
endmodule
```

## tb_gate_cnt1.v
```
`timescale 1ps/1fs

module tb_gate_cnt1();

reg clk,rst;
wire [3:0] cnt1;
wire ind_cnt1;

initial begin
 clk <= 1'b1;
 rst <= 1'b0;
 #5 rst <= 1'b1;
 #5 rst <= 1'b0;
 #400 $finish;
end

counter1 GATE_CNT1(clk, rst, cnt1, ind_cnt1);

always #5 clk <= ~clk;

endmodule
```

## gate_cnt_filelist
```
./counter1_0.v
./tb_gate_cnt1.v
```

## run_gate_cnt1
```
vcs -full64 \;:
    -kdb \
    -debug_access+all \
    -v /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/GF22FDX_SC7P5T_116CPP_BASE_CSC20L.v \
    -v /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/prim.v \
    -f gate_cnt_filelist
./simv -verdi &
```

# Gate Level Simulation ( X propagation )
---
## counter1_xpro_0.v
```
/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Ultra(TM) in wire load mode
// Version   : V-2023.12-SP5-4
// Date      : Tue Jul 15 15:24:14 2025
/////////////////////////////////////////////////////////////

`timescale 1ps/1fs

module counter1_xpro ( clk, rst, cnt, ind_cnt );
  output [3:0] cnt;
  input clk, rst;
  output ind_cnt;
  wire   N6, N7, N8, N9, n3, n4, n5, n60, n70, n80, n90;

  SC7P5T_SDFFQX4_CSC20L count_reg_0_ ( .D(N6), .SI(n4), .SE(n4), .CLK(clk),
        .Q(cnt[0]) );
  SC7P5T_SDFFQX4_CSC20L count_reg_2_ ( .D(N8), .SI(n4), .SE(n4), .CLK(clk),
        .Q(cnt[2]) );
  SC7P5T_SDFFQX4_CSC20L count_reg_1_ ( .D(N7), .SI(n4), .SE(n4), .CLK(clk),
        .Q(cnt[1]) );
  SC7P5T_SDFFQX4_CSC20L count_reg_3_ ( .D(N9), .SI(n4), .SE(n4), .CLK(clk),
        .Q(cnt[3]) );
  SC7P5T_SDFFRQX4_CSC20L ind_cnt_reg ( .D(n80), .SI(n4), .SE(n4), .CLK(clk),
        .RESET(n3), .Q(ind_cnt) );
  SC7P5T_AO22IA1A2X1_CSC20L U12 ( .A1(n60), .A2(cnt[3]), .B1(n60), .B2(cnt[3]),
        .Z(N9) );
  SC7P5T_INVX3_CSC20L U13 ( .A(cnt[0]), .Z(N6) );
  SC7P5T_ND2X4_CSC20L U14 ( .A(n70), .B(cnt[1]), .Z(n60) );
  SC7P5T_OA22IA1A2X2_CSC20L U15 ( .A1(cnt[1]), .A2(cnt[0]), .B1(cnt[0]), .B2(
        cnt[1]), .Z(N7) );
  SC7P5T_AN2X4_CSC20L U16 ( .A(cnt[0]), .B(cnt[2]), .Z(n70) );
  SC7P5T_INVX20_CSC20L U17 ( .A(rst), .Z(n3) );
  SC7P5T_OR3X2_CSC20L U18 ( .A(cnt[2]), .B(n90), .C(cnt[3]), .Z(n5) );
  SC7P5T_INVX2_CSC20L U19 ( .A(n5), .Z(n80) );
  SC7P5T_ND2X2_CSC20L U20 ( .A(N6), .B(cnt[1]), .Z(n90) );
  SC7P5T_AOA211X2_CSC20L U21 ( .C1(cnt[0]), .C2(cnt[1]), .B(cnt[2]), .A(n60),
        .Z(N8) );
  SC7P5T_TIELOX1_CSC20L U22 ( .Z(n4) );
endmodule
```

## tb_gate_cnt1_xpro.v
```
`timescale 1ps/1fs

module tb_gate_cnt1_xpro();

reg clk,rst;
wire [3:0] cnt1;
wire ind_cnt1;

initial begin
 clk <= 1'b1;
 rst <= 1'b0;
 #5 rst <= 1'b1;
 #5 rst <= 1'b0;
 #400 $finish;
end

counter1_xpro GATE_CNT1_XPRO(clk, rst, cnt1, ind_cnt1);

always #5 clk <= ~clk;

endmodule
```

## xpro_gate_cnt_filelist
```
./counter1_xpro_0.v
./tb_gate_cnt1_xpro.v
```

## run_xpro_gate_cnt1
```
vcs -full64 \
    -kdb \
    -debug_access+all \
    -v /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/GF22FDX_SC7P5T_116CPP_BASE_CSC20L.v \
    -v /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/prim.v \
    -f xpro_gate_cnt_filelist
./simv -verdi &
```

# 분석
---
cd /home/aedu23/syn/

<br/>

source run_counter.dc<br/>
cd /home/aedu23/syn/output/counter1_0/

<br/>
source run_counter_xpro.dc<br/>
cd /home/aedu23/syn/output/counter1_xpro_0/

## counter1_0.timing_min.rpt<br/>
→ hold time violation check<br/>
data required time > data arrival time : violate<br/>
data required time < data arrival time : met

## counter1_0.timing_max.rpt<br/>
→ setup time violation check<br/>
data required time > data arrival time : met<br/>
data required time < data arrival time : violate