Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Wed Apr 23 23:01:50 2025
| Host              : computy-cuti running 64-bit Ubuntu 24.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file examplemodel_timing_summary_routed.rpt -pb examplemodel_timing_summary_routed.pb -rpx examplemodel_timing_summary_routed.rpx -warn_on_violation
| Design            : examplemodel
| Device            : xcvu37p-fsvh2892
| Speed File        : -3  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                              Violations  
---------  --------  ---------------------------------------  ----------  
SYNTH-4    Warning   Shallow depth for a dedicated block RAM  19          
TIMING-18  Warning   Missing input or output delay            60          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.019        0.000                      0              1818610        0.005        0.000                      0              1818610        0.933        0.000                       0                578842  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.429}        2.857           350.017         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.019        0.000                      0              1818610        0.005        0.000                      0              1818610        0.933        0.000                       0                578842  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.933ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 conv21/fc_core_7/rmcm_block/WEIGHT_ROM/ROM_BLOCK/dout_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv21/fc_core_7/rmcm_block/PL_STEP_0_for_cm16cm24cm3cm24cm16c4cm21c8cm27cm13c9cm8c5c18c2cm11c30cm4cm38c6c16cm14cm4c31cm25c16c14cm9cm12c1c3c2cm29cm12cm8cm11c1cm31cm26cm15c23c5c3cm24cm20c12c8cm27c13cm10cm21c8c1c19c1cm4cm32cm8cm17cm4cm14c14cm8cm14c16cm22cm26c19cm9cm2cm62c1c23c9c2cm16cm8c1cm1c7cm21cm10cm13c0cm29c8cm19c29c46cm9c9cm3cm1cm1c6cm5cm1cm16cm17cm13c1c3cm1c19cm8cm7cm1cm2c0cm8cm14c6cm4cm6cm9cm17cm5cm1cm16c10cm32c31cm6c11cm26c35cm4c21c6cm9cm7c6cm16cm30c4cm17cm23c12c9cm3c4c24cm8cm11cm5cm3cm14cm10c13c3c36cm1cm7cm7c5cm14c8cm1c10cm11cm17c18c4cm10cm1c11c18cm7cm23c14c35c23c10c6c7c4cm19c6c68cm12cm7cm6cm2c2c9c39c6cm33c0cm1c43cm8cm4c19c12cm2cm15c8cm6cm33cm4cm3c30c12cm28c5cm5c19cm24cm3cm9cm5cm7cm13cm7cm7cm21c11cm4cm16c10c53c7cm17cm8cm4c7cm4cm12cm2cm6c16c21cm2c17c19cm7cm5cm19cm25c11c4cm5cm6c8cm28c0cm2cm9cm1c5c6cm15c6cm11c5_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[4].RegBuffer/SingleRegBuffer.OnlyRegister/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.776ns (33.535%)  route 1.538ns (66.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 5.597 - 2.857 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.754ns (routing 0.820ns, distribution 1.934ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.744ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.754     3.664    conv21/fc_core_7/rmcm_block/WEIGHT_ROM/ROM_BLOCK/clk
    SLR Crossing[0->2]   
    RAMB36_X11Y127       RAMB36E2                                     r  conv21/fc_core_7/rmcm_block/WEIGHT_ROM/ROM_BLOCK/dout_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y127       RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[1])
                                                      0.776     4.440 r  conv21/fc_core_7/rmcm_block/WEIGHT_ROM/ROM_BLOCK/dout_reg_0/DOUTPBDOUTP[1]
                         net (fo=1, routed)           1.538     5.978    conv21/fc_core_7/rmcm_block/PL_STEP_0_for_cm16cm24cm3cm24cm16c4cm21c8cm27cm13c9cm8c5c18c2cm11c30cm4cm38c6c16cm14cm4c31cm25c16c14cm9cm12c1c3c2cm29cm12cm8cm11c1cm31cm26cm15c23c5c3cm24cm20c12c8cm27c13cm10cm21c8c1c19c1cm4cm32cm8cm17cm4cm14c14cm8cm14c16cm22cm26c19cm9cm2cm62c1c23c9c2cm16cm8c1cm1c7cm21cm10cm13c0cm29c8cm19c29c46cm9c9cm3cm1cm1c6cm5cm1cm16cm17cm13c1c3cm1c19cm8cm7cm1cm2c0cm8cm14c6cm4cm6cm9cm17cm5cm1cm16c10cm32c31cm6c11cm26c35cm4c21c6cm9cm7c6cm16cm30c4cm17cm23c12c9cm3c4c24cm8cm11cm5cm3cm14cm10c13c3c36cm1cm7cm7c5cm14c8cm1c10cm11cm17c18c4cm10cm1c11c18cm7cm23c14c35c23c10c6c7c4cm19c6c68cm12cm7cm6cm2c2c9c39c6cm33c0cm1c43cm8cm4c19c12cm2cm15c8cm6cm33cm4cm3c30c12cm28c5cm5c19cm24cm3cm9cm5cm7cm13cm7cm7cm21c11cm4cm16c10c53c7cm17cm8cm4c7cm4cm12cm2cm6c16c21cm2c17c19cm7cm5cm19cm25c11c4cm5cm6c8cm28c0cm2cm9cm1c5c6cm15c6cm11c5_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[4].RegBuffer/Din[0]
    SLICE_X116Y639       FDCE                                         r  conv21/fc_core_7/rmcm_block/PL_STEP_0_for_cm16cm24cm3cm24cm16c4cm21c8cm27cm13c9cm8c5c18c2cm11c30cm4cm38c6c16cm14cm4c31cm25c16c14cm9cm12c1c3c2cm29cm12cm8cm11c1cm31cm26cm15c23c5c3cm24cm20c12c8cm27c13cm10cm21c8c1c19c1cm4cm32cm8cm17cm4cm14c14cm8cm14c16cm22cm26c19cm9cm2cm62c1c23c9c2cm16cm8c1cm1c7cm21cm10cm13c0cm29c8cm19c29c46cm9c9cm3cm1cm1c6cm5cm1cm16cm17cm13c1c3cm1c19cm8cm7cm1cm2c0cm8cm14c6cm4cm6cm9cm17cm5cm1cm16c10cm32c31cm6c11cm26c35cm4c21c6cm9cm7c6cm16cm30c4cm17cm23c12c9cm3c4c24cm8cm11cm5cm3cm14cm10c13c3c36cm1cm7cm7c5cm14c8cm1c10cm11cm17c18c4cm10cm1c11c18cm7cm23c14c35c23c10c6c7c4cm19c6c68cm12cm7cm6cm2c2c9c39c6cm33c0cm1c43cm8cm4c19c12cm2cm15c8cm6cm33cm4cm3c30c12cm28c5cm5c19cm24cm3cm9cm5cm7cm13cm7cm7cm21c11cm4cm16c10c53c7cm17cm8cm4c7cm4cm12cm2cm6c16c21cm2c17c19cm7cm5cm19cm25c11c4cm5cm6c8cm28c0cm2cm9cm1c5c6cm15c6cm11c5_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[4].RegBuffer/SingleRegBuffer.OnlyRegister/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    BH27                                              0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     3.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.219    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     3.498    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.522 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.074     5.597    conv21/fc_core_7/rmcm_block/PL_STEP_0_for_cm16cm24cm3cm24cm16c4cm21c8cm27cm13c9cm8c5c18c2cm11c30cm4cm38c6c16cm14cm4c31cm25c16c14cm9cm12c1c3c2cm29cm12cm8cm11c1cm31cm26cm15c23c5c3cm24cm20c12c8cm27c13cm10cm21c8c1c19c1cm4cm32cm8cm17cm4cm14c14cm8cm14c16cm22cm26c19cm9cm2cm62c1c23c9c2cm16cm8c1cm1c7cm21cm10cm13c0cm29c8cm19c29c46cm9c9cm3cm1cm1c6cm5cm1cm16cm17cm13c1c3cm1c19cm8cm7cm1cm2c0cm8cm14c6cm4cm6cm9cm17cm5cm1cm16c10cm32c31cm6c11cm26c35cm4c21c6cm9cm7c6cm16cm30c4cm17cm23c12c9cm3c4c24cm8cm11cm5cm3cm14cm10c13c3c36cm1cm7cm7c5cm14c8cm1c10cm11cm17c18c4cm10cm1c11c18cm7cm23c14c35c23c10c6c7c4cm19c6c68cm12cm7cm6cm2c2c9c39c6cm33c0cm1c43cm8cm4c19c12cm2cm15c8cm6cm33cm4cm3c30c12cm28c5cm5c19cm24cm3cm9cm5cm7cm13cm7cm7cm21c11cm4cm16c10c53c7cm17cm8cm4c7cm4cm12cm2cm6c16c21cm2c17c19cm7cm5cm19cm25c11c4cm5cm6c8cm28c0cm2cm9cm1c5c6cm15c6cm11c5_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[4].RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X116Y639       FDCE                                         r  conv21/fc_core_7/rmcm_block/PL_STEP_0_for_cm16cm24cm3cm24cm16c4cm21c8cm27cm13c9cm8c5c18c2cm11c30cm4cm38c6c16cm14cm4c31cm25c16c14cm9cm12c1c3c2cm29cm12cm8cm11c1cm31cm26cm15c23c5c3cm24cm20c12c8cm27c13cm10cm21c8c1c19c1cm4cm32cm8cm17cm4cm14c14cm8cm14c16cm22cm26c19cm9cm2cm62c1c23c9c2cm16cm8c1cm1c7cm21cm10cm13c0cm29c8cm19c29c46cm9c9cm3cm1cm1c6cm5cm1cm16cm17cm13c1c3cm1c19cm8cm7cm1cm2c0cm8cm14c6cm4cm6cm9cm17cm5cm1cm16c10cm32c31cm6c11cm26c35cm4c21c6cm9cm7c6cm16cm30c4cm17cm23c12c9cm3c4c24cm8cm11cm5cm3cm14cm10c13c3c36cm1cm7cm7c5cm14c8cm1c10cm11cm17c18c4cm10cm1c11c18cm7cm23c14c35c23c10c6c7c4cm19c6c68cm12cm7cm6cm2c2c9c39c6cm33c0cm1c43cm8cm4c19c12cm2cm15c8cm6cm33cm4cm3c30c12cm28c5cm5c19cm24cm3cm9cm5cm7cm13cm7cm7cm21c11cm4cm16c10c53c7cm17cm8cm4c7cm4cm12cm2cm6c16c21cm2c17c19cm7cm5cm19cm25c11c4cm5cm6c8cm28c0cm2cm9cm1c5c6cm15c6cm11c5_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[4].RegBuffer/SingleRegBuffer.OnlyRegister/C
                         clock pessimism              0.411     6.008    
                         clock uncertainty           -0.035     5.973    
    SLICE_X116Y639       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.024     5.997    conv21/fc_core_7/rmcm_block/PL_STEP_0_for_cm16cm24cm3cm24cm16c4cm21c8cm27cm13c9cm8c5c18c2cm11c30cm4cm38c6c16cm14cm4c31cm25c16c14cm9cm12c1c3c2cm29cm12cm8cm11c1cm31cm26cm15c23c5c3cm24cm20c12c8cm27c13cm10cm21c8c1c19c1cm4cm32cm8cm17cm4cm14c14cm8cm14c16cm22cm26c19cm9cm2cm62c1c23c9c2cm16cm8c1cm1c7cm21cm10cm13c0cm29c8cm19c29c46cm9c9cm3cm1cm1c6cm5cm1cm16cm17cm13c1c3cm1c19cm8cm7cm1cm2c0cm8cm14c6cm4cm6cm9cm17cm5cm1cm16c10cm32c31cm6c11cm26c35cm4c21c6cm9cm7c6cm16cm30c4cm17cm23c12c9cm3c4c24cm8cm11cm5cm3cm14cm10c13c3c36cm1cm7cm7c5cm14c8cm1c10cm11cm17c18c4cm10cm1c11c18cm7cm23c14c35c23c10c6c7c4cm19c6c68cm12cm7cm6cm2c2c9c39c6cm33c0cm1c43cm8cm4c19c12cm2cm15c8cm6cm33cm4cm3c30c12cm28c5cm5c19cm24cm3cm9cm5cm7cm13cm7cm7cm21c11cm4cm16c10c53c7cm17cm8cm4c7cm4cm12cm2cm6c16c21cm2c17c19cm7cm5cm19cm25c11c4cm5cm6c8cm28c0cm2cm9cm1c5c6cm15c6cm11c5_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[4].RegBuffer/SingleRegBuffer.OnlyRegister
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -5.978    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 1.088ns (39.517%)  route 1.665ns (60.483%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 5.696 - 2.857 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 0.820ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.173ns (routing 0.744ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.382     3.292    conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X122Y512       FDCE                                         r  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y512       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     3.358 f  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/Q
                         net (fo=178, routed)         0.426     3.784    conv23/FCU126/mux/overwrite_enable_signal[0]_repN_13_alias
    SLICE_X119Y497       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.099     3.883 r  conv23/FCU126/mux/accumulation_i_18/O
                         net (fo=2, routed)           0.330     4.213    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/I1
    SLICE_X120Y496       LUT5 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.123     4.336 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/LUT5/O
                         net (fo=3, routed)           0.271     4.607    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/I0
    SLICE_X120Y496       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     4.740 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/LUT6/O
                         net (fo=1, routed)           0.014     4.754    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5_n_1
    SLICE_X120Y496       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     4.888 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc0_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     4.911    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc1_n_0
    SLICE_X120Y497       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     4.983 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc2_CARRY8/O[3]
                         net (fo=2, routed)           0.269     5.252    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/I3
    SLICE_X120Y499       LUT5 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.091     5.343 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/LUT5/O
                         net (fo=3, routed)           0.271     5.614    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/I0
    SLICE_X120Y499       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     5.747 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/LUT6/O
                         net (fo=1, routed)           0.014     5.761    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13_n_1
    SLICE_X120Y499       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     5.895 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc2_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     5.918    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc3_n_0
    SLICE_X120Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     6.021 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc4_CARRY8/O[5]
                         net (fo=1, routed)           0.024     6.045    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c0[21]
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    BH27                                              0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     3.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.219    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     3.498    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.522 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.173     5.696    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/clk
    SLR Crossing[0->2]   
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[21]/C
                         clock pessimism              0.394     6.090    
                         clock uncertainty           -0.035     6.054    
    SLICE_X120Y500       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.023     6.077    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 1.076ns (39.238%)  route 1.666ns (60.762%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 5.696 - 2.857 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 0.820ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.173ns (routing 0.744ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.382     3.292    conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X122Y512       FDCE                                         r  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y512       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     3.358 f  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/Q
                         net (fo=178, routed)         0.426     3.784    conv23/FCU126/mux/overwrite_enable_signal[0]_repN_13_alias
    SLICE_X119Y497       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.099     3.883 r  conv23/FCU126/mux/accumulation_i_18/O
                         net (fo=2, routed)           0.330     4.213    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/I1
    SLICE_X120Y496       LUT5 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.123     4.336 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/LUT5/O
                         net (fo=3, routed)           0.271     4.607    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/I0
    SLICE_X120Y496       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     4.740 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/LUT6/O
                         net (fo=1, routed)           0.014     4.754    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5_n_1
    SLICE_X120Y496       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     4.888 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc0_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     4.911    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc1_n_0
    SLICE_X120Y497       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     4.983 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc2_CARRY8/O[3]
                         net (fo=2, routed)           0.269     5.252    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/I3
    SLICE_X120Y499       LUT5 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.091     5.343 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/LUT5/O
                         net (fo=3, routed)           0.271     5.614    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/I0
    SLICE_X120Y499       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     5.747 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/LUT6/O
                         net (fo=1, routed)           0.014     5.761    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13_n_1
    SLICE_X120Y499       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     5.895 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc2_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     5.918    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc3_n_0
    SLICE_X120Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.091     6.009 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc4_CARRY8/O[6]
                         net (fo=1, routed)           0.025     6.034    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c0[22]
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    BH27                                              0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     3.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.219    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     3.498    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.522 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.173     5.696    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/clk
    SLR Crossing[0->2]   
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[22]/C
                         clock pessimism              0.394     6.090    
                         clock uncertainty           -0.035     6.054    
    SLICE_X120Y500       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.023     6.077    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[22]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 conv17/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_bh3_uid285_Out0_copy286_c1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 1.026ns (39.159%)  route 1.594ns (60.841%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 5.638 - 2.857 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.441ns (routing 0.820ns, distribution 1.621ns)
  Clock Net Delay (Destination): 2.116ns (routing 0.744ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.441     3.351    conv17/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X89Y555        FDCE                                         r  conv17/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y555        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     3.423 f  conv17/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica/Q
                         net (fo=239, routed)         0.523     3.946    conv17/FCU117/mux/overwrite_enable_signal[0]_repN_alias
    SLICE_X97Y553        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     3.978 r  conv17/FCU117/mux/accumulation_i_18/O
                         net (fo=2, routed)           0.157     4.135    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/lut4/I1
    SLICE_X97Y554        LUT5 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.123     4.258 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/lut4/LUT5/O
                         net (fo=3, routed)           0.264     4.522    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/lut5/I0
    SLICE_X97Y554        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.134     4.656 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/lut5/LUT6/O
                         net (fo=1, routed)           0.026     4.682    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/lut5_n_1
    SLICE_X97Y554        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.137     4.819 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/cc0_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     4.842    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/cc1_n_0
    SLICE_X97Y555        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.067     4.909 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/cc2_CARRY8/O[1]
                         net (fo=2, routed)           0.285     5.194    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/lut10/I3
    SLICE_X96Y557        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.088     5.282 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/lut10/LUT5/O
                         net (fo=3, routed)           0.257     5.539    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/lut11/I0
    SLICE_X96Y557        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.133     5.672 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/lut11/LUT6/O
                         net (fo=1, routed)           0.012     5.684    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/lut11_n_1
    SLICE_X96Y557        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.137     5.821 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/cc2_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     5.844    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/cc3_n_0
    SLICE_X96Y558        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     5.947 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/cc4_CARRY8/O[5]
                         net (fo=1, routed)           0.024     5.971    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_bh3_uid285_Out0_copy286_c0[21]
    SLICE_X96Y558        FDCE                                         r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_bh3_uid285_Out0_copy286_c1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    BH27                                              0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     3.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.219    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     3.498    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.522 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.116     5.638    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/clk
    SLR Crossing[0->2]   
    SLICE_X96Y558        FDCE                                         r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_bh3_uid285_Out0_copy286_c1_reg[21]/C
                         clock pessimism              0.401     6.039    
                         clock uncertainty           -0.035     6.004    
    SLICE_X96Y558        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.023     6.027    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_bh3_uid285_Out0_copy286_c1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 1.057ns (38.814%)  route 1.666ns (61.186%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 5.692 - 2.857 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 0.820ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.169ns (routing 0.744ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.382     3.292    conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X122Y512       FDCE                                         r  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y512       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     3.358 f  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/Q
                         net (fo=178, routed)         0.426     3.784    conv23/FCU126/mux/overwrite_enable_signal[0]_repN_13_alias
    SLICE_X119Y497       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.099     3.883 r  conv23/FCU126/mux/accumulation_i_18/O
                         net (fo=2, routed)           0.330     4.213    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/I1
    SLICE_X120Y496       LUT5 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.123     4.336 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/LUT5/O
                         net (fo=3, routed)           0.271     4.607    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/I0
    SLICE_X120Y496       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     4.740 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/LUT6/O
                         net (fo=1, routed)           0.014     4.754    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5_n_1
    SLICE_X120Y496       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     4.888 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc0_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     4.911    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc1_n_0
    SLICE_X120Y497       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     4.983 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc2_CARRY8/O[3]
                         net (fo=2, routed)           0.269     5.252    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/I3
    SLICE_X120Y499       LUT5 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.091     5.343 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/LUT5/O
                         net (fo=3, routed)           0.271     5.614    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/I0
    SLICE_X120Y499       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     5.747 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/LUT6/O
                         net (fo=1, routed)           0.014     5.761    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13_n_1
    SLICE_X120Y499       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     5.895 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc2_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     5.918    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc3_n_0
    SLICE_X120Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     5.990 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc4_CARRY8/O[3]
                         net (fo=1, routed)           0.025     6.015    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c0[19]
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    BH27                                              0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     3.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.219    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     3.498    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.522 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.169     5.692    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/clk
    SLR Crossing[0->2]   
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[19]/C
                         clock pessimism              0.394     6.086    
                         clock uncertainty           -0.035     6.050    
    SLICE_X120Y500       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.023     6.073    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[19]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 1.061ns (38.918%)  route 1.665ns (61.082%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 5.696 - 2.857 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 0.820ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.173ns (routing 0.744ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.382     3.292    conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X122Y512       FDCE                                         r  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y512       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     3.358 f  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/Q
                         net (fo=178, routed)         0.426     3.784    conv23/FCU126/mux/overwrite_enable_signal[0]_repN_13_alias
    SLICE_X119Y497       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.099     3.883 r  conv23/FCU126/mux/accumulation_i_18/O
                         net (fo=2, routed)           0.330     4.213    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/I1
    SLICE_X120Y496       LUT5 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.123     4.336 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/LUT5/O
                         net (fo=3, routed)           0.271     4.607    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/I0
    SLICE_X120Y496       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     4.740 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/LUT6/O
                         net (fo=1, routed)           0.014     4.754    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5_n_1
    SLICE_X120Y496       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     4.888 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc0_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     4.911    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc1_n_0
    SLICE_X120Y497       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     4.983 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc2_CARRY8/O[3]
                         net (fo=2, routed)           0.269     5.252    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/I3
    SLICE_X120Y499       LUT5 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.091     5.343 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/LUT5/O
                         net (fo=3, routed)           0.271     5.614    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/I0
    SLICE_X120Y499       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     5.747 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/LUT6/O
                         net (fo=1, routed)           0.014     5.761    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13_n_1
    SLICE_X120Y499       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     5.895 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc2_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     5.918    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc3_n_0
    SLICE_X120Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.076     5.994 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc4_CARRY8/O[4]
                         net (fo=1, routed)           0.024     6.018    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c0[20]
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    BH27                                              0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     3.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.219    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     3.498    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.522 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.173     5.696    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/clk
    SLR Crossing[0->2]   
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[20]/C
                         clock pessimism              0.394     6.090    
                         clock uncertainty           -0.035     6.054    
    SLICE_X120Y500       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.023     6.077    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 1.052ns (38.716%)  route 1.665ns (61.284%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 5.692 - 2.857 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 0.820ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.169ns (routing 0.744ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.382     3.292    conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X122Y512       FDCE                                         r  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y512       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     3.358 f  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/Q
                         net (fo=178, routed)         0.426     3.784    conv23/FCU126/mux/overwrite_enable_signal[0]_repN_13_alias
    SLICE_X119Y497       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.099     3.883 r  conv23/FCU126/mux/accumulation_i_18/O
                         net (fo=2, routed)           0.330     4.213    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/I1
    SLICE_X120Y496       LUT5 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.123     4.336 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/LUT5/O
                         net (fo=3, routed)           0.271     4.607    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/I0
    SLICE_X120Y496       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     4.740 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/LUT6/O
                         net (fo=1, routed)           0.014     4.754    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5_n_1
    SLICE_X120Y496       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     4.888 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc0_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     4.911    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc1_n_0
    SLICE_X120Y497       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     4.983 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc2_CARRY8/O[3]
                         net (fo=2, routed)           0.269     5.252    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/I3
    SLICE_X120Y499       LUT5 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.091     5.343 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/LUT5/O
                         net (fo=3, routed)           0.271     5.614    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/I0
    SLICE_X120Y499       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     5.747 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/LUT6/O
                         net (fo=1, routed)           0.014     5.761    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13_n_1
    SLICE_X120Y499       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     5.895 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc2_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     5.918    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc3_n_0
    SLICE_X120Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     5.985 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc4_CARRY8/O[1]
                         net (fo=1, routed)           0.024     6.009    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c0[17]
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    BH27                                              0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     3.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.219    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     3.498    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.522 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.169     5.692    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/clk
    SLR Crossing[0->2]   
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[17]/C
                         clock pessimism              0.394     6.086    
                         clock uncertainty           -0.035     6.050    
    SLICE_X120Y500       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.023     6.073    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 conv17/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_bh3_uid285_Out0_copy286_c1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 1.014ns (38.864%)  route 1.595ns (61.136%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 5.638 - 2.857 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.441ns (routing 0.820ns, distribution 1.621ns)
  Clock Net Delay (Destination): 2.116ns (routing 0.744ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.441     3.351    conv17/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X89Y555        FDCE                                         r  conv17/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y555        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     3.423 f  conv17/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica/Q
                         net (fo=239, routed)         0.523     3.946    conv17/FCU117/mux/overwrite_enable_signal[0]_repN_alias
    SLICE_X97Y553        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     3.978 r  conv17/FCU117/mux/accumulation_i_18/O
                         net (fo=2, routed)           0.157     4.135    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/lut4/I1
    SLICE_X97Y554        LUT5 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.123     4.258 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/lut4/LUT5/O
                         net (fo=3, routed)           0.264     4.522    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/lut5/I0
    SLICE_X97Y554        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.134     4.656 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/lut5/LUT6/O
                         net (fo=1, routed)           0.026     4.682    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/lut5_n_1
    SLICE_X97Y554        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.137     4.819 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/cc0_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     4.842    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/cc1_n_0
    SLICE_X97Y555        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.067     4.909 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67315_Freq1450_uid137_uid194/cc2_CARRY8/O[1]
                         net (fo=2, routed)           0.285     5.194    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/lut10/I3
    SLICE_X96Y557        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.088     5.282 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/lut10/LUT5/O
                         net (fo=3, routed)           0.257     5.539    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/lut11/I0
    SLICE_X96Y557        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.133     5.672 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/lut11/LUT6/O
                         net (fo=1, routed)           0.012     5.684    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/lut11_n_1
    SLICE_X96Y557        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.137     5.821 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/cc2_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     5.844    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/cc3_n_0
    SLICE_X96Y558        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.091     5.935 r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_uid285/cc4_CARRY8/O[6]
                         net (fo=1, routed)           0.025     5.960    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_bh3_uid285_Out0_copy286_c0[22]
    SLICE_X96Y558        FDCE                                         r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_bh3_uid285_Out0_copy286_c1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    BH27                                              0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     3.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.219    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     3.498    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.522 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.116     5.638    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/clk
    SLR Crossing[0->2]   
    SLICE_X96Y558        FDCE                                         r  conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_bh3_uid285_Out0_copy286_c1_reg[22]/C
                         clock pessimism              0.401     6.039    
                         clock uncertainty           -0.035     6.004    
    SLICE_X96Y558        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.023     6.027    conv17/FCU117/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid67324_Freq1450_uid197_bh3_uid285_Out0_copy286_c1_reg[22]
  -------------------------------------------------------------------
                         required time                          6.027    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 1.046ns (38.566%)  route 1.666ns (61.434%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 5.692 - 2.857 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 0.820ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.169ns (routing 0.744ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.382     3.292    conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X122Y512       FDCE                                         r  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y512       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     3.358 f  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/Q
                         net (fo=178, routed)         0.426     3.784    conv23/FCU126/mux/overwrite_enable_signal[0]_repN_13_alias
    SLICE_X119Y497       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.099     3.883 r  conv23/FCU126/mux/accumulation_i_18/O
                         net (fo=2, routed)           0.330     4.213    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/I1
    SLICE_X120Y496       LUT5 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.123     4.336 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/LUT5/O
                         net (fo=3, routed)           0.271     4.607    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/I0
    SLICE_X120Y496       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     4.740 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/LUT6/O
                         net (fo=1, routed)           0.014     4.754    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5_n_1
    SLICE_X120Y496       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     4.888 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc0_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     4.911    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc1_n_0
    SLICE_X120Y497       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     4.983 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc2_CARRY8/O[3]
                         net (fo=2, routed)           0.269     5.252    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/I3
    SLICE_X120Y499       LUT5 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.091     5.343 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/LUT5/O
                         net (fo=3, routed)           0.271     5.614    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/I0
    SLICE_X120Y499       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     5.747 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/LUT6/O
                         net (fo=1, routed)           0.014     5.761    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13_n_1
    SLICE_X120Y499       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     5.895 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc2_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     5.918    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc3_n_0
    SLICE_X120Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.061     5.979 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc4_CARRY8/O[2]
                         net (fo=1, routed)           0.025     6.004    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c0[18]
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    BH27                                              0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     3.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.219    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     3.498    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.522 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.169     5.692    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/clk
    SLR Crossing[0->2]   
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[18]/C
                         clock pessimism              0.394     6.086    
                         clock uncertainty           -0.035     6.050    
    SLICE_X120Y500       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.023     6.073    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[18]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk rise@2.857ns - clk rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 1.035ns (38.330%)  route 1.665ns (61.670%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 5.692 - 2.857 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.382ns (routing 0.820ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.169ns (routing 0.744ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.382     3.292    conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X122Y512       FDCE                                         r  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y512       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     3.358 f  conv23/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/Q
                         net (fo=178, routed)         0.426     3.784    conv23/FCU126/mux/overwrite_enable_signal[0]_repN_13_alias
    SLICE_X119Y497       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.099     3.883 r  conv23/FCU126/mux/accumulation_i_18/O
                         net (fo=2, routed)           0.330     4.213    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/I1
    SLICE_X120Y496       LUT5 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.123     4.336 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut4/LUT5/O
                         net (fo=3, routed)           0.271     4.607    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/I0
    SLICE_X120Y496       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     4.740 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5/LUT6/O
                         net (fo=1, routed)           0.014     4.754    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/lut5_n_1
    SLICE_X120Y496       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     4.888 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc0_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     4.911    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc1_n_0
    SLICE_X120Y497       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     4.983 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117714_Freq1450_uid132_uid186/cc2_CARRY8/O[3]
                         net (fo=2, routed)           0.269     5.252    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/I3
    SLICE_X120Y499       LUT5 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.091     5.343 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut12/LUT5/O
                         net (fo=3, routed)           0.271     5.614    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/I0
    SLICE_X120Y499       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.133     5.747 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13/LUT6/O
                         net (fo=1, routed)           0.014     5.761    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/lut13_n_1
    SLICE_X120Y499       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     5.895 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc2_CARRY8/CO[7]
                         net (fo=1, routed)           0.023     5.918    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc3_n_0
    SLICE_X120Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.050     5.968 r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_uid277/cc4_CARRY8/O[0]
                         net (fo=1, routed)           0.024     5.992    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c0[16]
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.857     2.857 r  
    BH27                                              0.000     2.857 r  clk (IN)
                         net (fo=0)                   0.000     2.857    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     3.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.219    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     3.498    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.522 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.169     5.692    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/clk
    SLR Crossing[0->2]   
    SLICE_X120Y500       FDCE                                         r  conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[16]/C
                         clock pessimism              0.394     6.086    
                         clock uncertainty           -0.035     6.050    
    SLICE_X120Y500       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.023     6.073    conv23/FCU126/accumulation/adder/FLOPOCO_ENTITY/Row_Adder_FixMultiAdder_S_9_lsbOut_m12_uid117724_Freq1450_uid189_bh3_uid277_Out0_copy278_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  0.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 conv3/FCU7/accumulation/adder/FLOPOCO_ENTITY/XilinxGPC_FixMultiAdder_S_33_lsbOut_m7_uid32607_5_Freq750_uid334_bh3_uid343_Out0_copy344_c1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv3/FCU7/accumulation/adder/FLOPOCO_ENTITY/bh3_w1_35_c2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.054ns (15.652%)  route 0.291ns (84.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      2.307ns (routing 0.744ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.739ns (routing 0.820ns, distribution 1.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.307     2.973    conv3/FCU7/accumulation/adder/FLOPOCO_ENTITY/clk
    SLICE_X160Y60        FDCE                                         r  conv3/FCU7/accumulation/adder/FLOPOCO_ENTITY/XilinxGPC_FixMultiAdder_S_33_lsbOut_m7_uid32607_5_Freq750_uid334_bh3_uid343_Out0_copy344_c1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y60        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.054     3.027 r  conv3/FCU7/accumulation/adder/FLOPOCO_ENTITY/XilinxGPC_FixMultiAdder_S_33_lsbOut_m7_uid32607_5_Freq750_uid334_bh3_uid343_Out0_copy344_c1_reg[2]/Q
                         net (fo=1, routed)           0.291     3.318    conv3/FCU7/accumulation/adder/FLOPOCO_ENTITY/bh3_w1_35_c1
    SLICE_X160Y59        FDCE                                         r  conv3/FCU7/accumulation/adder/FLOPOCO_ENTITY/bh3_w1_35_c2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.739     3.649    conv3/FCU7/accumulation/adder/FLOPOCO_ENTITY/clk
    SLICE_X160Y59        FDCE                                         r  conv3/FCU7/accumulation/adder/FLOPOCO_ENTITY/bh3_w1_35_c2_reg/C
                         clock pessimism             -0.382     3.266    
    SLICE_X160Y59        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.312    conv3/FCU7/accumulation/adder/FLOPOCO_ENTITY/bh3_w1_35_c2_reg
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 conv21/fc_core_6/rmcm_block/c23c1c10cm9c9c4c23c2c20cm2cm8c2c17cm5cm10cm28c5cm4cm7c1c0cm5cm3c21c0cm8cm16c3c8c7c3cm12c5cm4c2cm5cm3cm6cm3c20c1c4c10c8c24c7cm21c3cm1cm1c3cm22c2cm6c10c28c19c6c10c31cm9c7cm9cm7cm23c13cm6c11cm1c2c35cm31c14c3cm18cm17c14c3c5c28c31c2c2cm21cm12cm9cm7c22c26cm7cm7c17cm23c4c4c3cm19c3c12c21c11c0c1c8c11cm2c26cm1c3c4cm6c13c30cm4c2c23cm9c4cm3cm9cm47c5c25cm11cm34cm1c8cm26cm10cm1cm2cm9c9c7cm3cm8cm10c3cm8c26cm20c7c15cm7cm11c0c3c7cm28c1cm7c8c2c1c16cm6c15c5c9c4cm8c13c2c6c11c5cm4cm19cm31cm6cm7c30c16cm7cm4cm16c17c6c14c15cm17c9c9c5c27cm3cm4c6cm13c6c10c13c12cm7c7cm5cm11cm10c2c9c8cm2cm13c26cm2c6c3c0cm19c9c16cm4cm8cm3cm8cm7c13cm1c41c29cm8c7cm1c20c8c1c2c3cm9cm6cm9c12c14cm10c0c24c14cm1cm5cm10cm2cm9cm26cm21c11c0c5cm10c4cm1c8cm21cm7c4cm1c4_cm18cm2cm3cm7cm15cm8c5cm13cm8c15cm13cm11c6c14cm39c4c27c5c12c19c10cm6c23c2c1c11c0c14cm11c0c21cm6c3c9cm3cm4cm6c8c25cm12c29c4cm20cm2cm2c1cm32cm30c4cm5c8cm11cm2c13c2c4cm3cm12cm13c33c23c11cm10c6c18cm16cm22cm19cm31cm3cm28cm9cm28c9c0c54c6c13c18c18c9cm7cm28cm8c27c11c6c9c14c3cm30c4cm16c6cm33cm24c8c14cm1c4c9c5c34c25c23c5cm34c4c10cm7c3cm4cm4cm17cm4c0cm9cm5cm1c7c9c3cm31cm3c30c5cm27c5cm20c2c11c37cm2cm14c3cm8c3c1cm28cm11c4c3cm1cm7cm1c0cm3cm6c1c23c14c26c15cm3cm9cm12c21c9c4cm38c34c7cm1c19cm3c2cm6cm8c3c13cm2c8c10cm19cm19cm12c16cm13cm13c10c24cm8c10cm3cm8c8cm12c19cm27c4cm13cm27c3cm5cm45c9cm6cm1c8c8cm3c1cm9c12c0cm17c20c7c3cm10cm11cm11cm14c14cm3cm25cm12cm5c8cm14c2cm9cm19cm10c2c1c17cm10cm3c3c11cm16c3c8cm8cm31c1cm11c10c5cm25cm2cm10cm4c11cm14c0cm9cm7c0cm7c0c4cm7c11cm1_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv21/PL_STEP_0_for_signal_fcu_41_input_6/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[3].RegBuffer/SingleRegBuffer.OnlyRegister/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.529%)  route 0.192ns (56.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      2.367ns (routing 0.744ns, distribution 1.623ns)
  Clock Net Delay (Destination): 2.793ns (routing 0.820ns, distribution 1.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.367     3.032    conv21/fc_core_6/rmcm_block/c23c1c10cm9c9c4c23c2c20cm2cm8c2c17cm5cm10cm28c5cm4cm7c1c0cm5cm3c21c0cm8cm16c3c8c7c3cm12c5cm4c2cm5cm3cm6cm3c20c1c4c10c8c24c7cm21c3cm1cm1c3cm22c2cm6c10c28c19c6c10c31cm9c7cm9cm7cm23c13cm6c11cm1c2c35cm31c14c3cm18cm17c14c3c5c28c31c2c2cm21cm12cm9cm7c22c26cm7cm7c17cm23c4c4c3cm19c3c12c21c11c0c1c8c11cm2c26cm1c3c4cm6c13c30cm4c2c23cm9c4cm3cm9cm47c5c25cm11cm34cm1c8cm26cm10cm1cm2cm9c9c7cm3cm8cm10c3cm8c26cm20c7c15cm7cm11c0c3c7cm28c1cm7c8c2c1c16cm6c15c5c9c4cm8c13c2c6c11c5cm4cm19cm31cm6cm7c30c16cm7cm4cm16c17c6c14c15cm17c9c9c5c27cm3cm4c6cm13c6c10c13c12cm7c7cm5cm11cm10c2c9c8cm2cm13c26cm2c6c3c0cm19c9c16cm4cm8cm3cm8cm7c13cm1c41c29cm8c7cm1c20c8c1c2c3cm9cm6cm9c12c14cm10c0c24c14cm1cm5cm10cm2cm9cm26cm21c11c0c5cm10c4cm1c8cm21cm7c4cm1c4_cm18cm2cm3cm7cm15cm8c5cm13cm8c15cm13cm11c6c14cm39c4c27c5c12c19c10cm6c23c2c1c11c0c14cm11c0c21cm6c3c9cm3cm4cm6c8c25cm12c29c4cm20cm2cm2c1cm32cm30c4cm5c8cm11cm2c13c2c4cm3cm12cm13c33c23c11cm10c6c18cm16cm22cm19cm31cm3cm28cm9cm28c9c0c54c6c13c18c18c9cm7cm28cm8c27c11c6c9c14c3cm30c4cm16c6cm33cm24c8c14cm1c4c9c5c34c25c23c5cm34c4c10cm7c3cm4cm4cm17cm4c0cm9cm5cm1c7c9c3cm31cm3c30c5cm27c5cm20c2c11c37cm2cm14c3cm8c3c1cm28cm11c4c3cm1cm7cm1c0cm3cm6c1c23c14c26c15cm3cm9cm12c21c9c4cm38c34c7cm1c19cm3c2cm6cm8c3c13cm2c8c10cm19cm19cm12c16cm13cm13c10c24cm8c10cm3cm8c8cm12c19cm27c4cm13cm27c3cm5cm45c9cm6cm1c8c8cm3c1cm9c12c0cm17c20c7c3cm10cm11cm11cm14c14cm3cm25cm12cm5c8cm14c2cm9cm19cm10c2c1c17cm10cm3c3c11cm16c3c8cm8cm31c1cm11c10c5cm25cm2cm10cm4c11cm14c0cm9cm7c0cm7c0c4cm7c11cm1_DUAL_MULT/PIPELINED_MULT.R_signal_reg/CLK
    SLR Crossing[0->2]   
    DSP48E2_X23Y254      DSP_OUTPUT                                   r  conv21/fc_core_6/rmcm_block/c23c1c10cm9c9c4c23c2c20cm2cm8c2c17cm5cm10cm28c5cm4cm7c1c0cm5cm3c21c0cm8cm16c3c8c7c3cm12c5cm4c2cm5cm3cm6cm3c20c1c4c10c8c24c7cm21c3cm1cm1c3cm22c2cm6c10c28c19c6c10c31cm9c7cm9cm7cm23c13cm6c11cm1c2c35cm31c14c3cm18cm17c14c3c5c28c31c2c2cm21cm12cm9cm7c22c26cm7cm7c17cm23c4c4c3cm19c3c12c21c11c0c1c8c11cm2c26cm1c3c4cm6c13c30cm4c2c23cm9c4cm3cm9cm47c5c25cm11cm34cm1c8cm26cm10cm1cm2cm9c9c7cm3cm8cm10c3cm8c26cm20c7c15cm7cm11c0c3c7cm28c1cm7c8c2c1c16cm6c15c5c9c4cm8c13c2c6c11c5cm4cm19cm31cm6cm7c30c16cm7cm4cm16c17c6c14c15cm17c9c9c5c27cm3cm4c6cm13c6c10c13c12cm7c7cm5cm11cm10c2c9c8cm2cm13c26cm2c6c3c0cm19c9c16cm4cm8cm3cm8cm7c13cm1c41c29cm8c7cm1c20c8c1c2c3cm9cm6cm9c12c14cm10c0c24c14cm1cm5cm10cm2cm9cm26cm21c11c0c5cm10c4cm1c8cm21cm7c4cm1c4_cm18cm2cm3cm7cm15cm8c5cm13cm8c15cm13cm11c6c14cm39c4c27c5c12c19c10cm6c23c2c1c11c0c14cm11c0c21cm6c3c9cm3cm4cm6c8c25cm12c29c4cm20cm2cm2c1cm32cm30c4cm5c8cm11cm2c13c2c4cm3cm12cm13c33c23c11cm10c6c18cm16cm22cm19cm31cm3cm28cm9cm28c9c0c54c6c13c18c18c9cm7cm28cm8c27c11c6c9c14c3cm30c4cm16c6cm33cm24c8c14cm1c4c9c5c34c25c23c5cm34c4c10cm7c3cm4cm4cm17cm4c0cm9cm5cm1c7c9c3cm31cm3c30c5cm27c5cm20c2c11c37cm2cm14c3cm8c3c1cm28cm11c4c3cm1cm7cm1c0cm3cm6c1c23c14c26c15cm3cm9cm12c21c9c4cm38c34c7cm1c19cm3c2cm6cm8c3c13cm2c8c10cm19cm19cm12c16cm13cm13c10c24cm8c10cm3cm8c8cm12c19cm27c4cm13cm27c3cm5cm45c9cm6cm1c8c8cm3c1cm9c12c0cm17c20c7c3cm10cm11cm11cm14c14cm3cm25cm12cm5c8cm14c2cm9cm19cm10c2c1c17cm10cm3c3c11cm16c3c8cm8cm31c1cm11c10c5cm25cm2cm10cm4c11cm14c0cm9cm7c0cm7c0c4cm7c11cm1_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X23Y254      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.148     3.180 r  conv21/fc_core_6/rmcm_block/c23c1c10cm9c9c4c23c2c20cm2cm8c2c17cm5cm10cm28c5cm4cm7c1c0cm5cm3c21c0cm8cm16c3c8c7c3cm12c5cm4c2cm5cm3cm6cm3c20c1c4c10c8c24c7cm21c3cm1cm1c3cm22c2cm6c10c28c19c6c10c31cm9c7cm9cm7cm23c13cm6c11cm1c2c35cm31c14c3cm18cm17c14c3c5c28c31c2c2cm21cm12cm9cm7c22c26cm7cm7c17cm23c4c4c3cm19c3c12c21c11c0c1c8c11cm2c26cm1c3c4cm6c13c30cm4c2c23cm9c4cm3cm9cm47c5c25cm11cm34cm1c8cm26cm10cm1cm2cm9c9c7cm3cm8cm10c3cm8c26cm20c7c15cm7cm11c0c3c7cm28c1cm7c8c2c1c16cm6c15c5c9c4cm8c13c2c6c11c5cm4cm19cm31cm6cm7c30c16cm7cm4cm16c17c6c14c15cm17c9c9c5c27cm3cm4c6cm13c6c10c13c12cm7c7cm5cm11cm10c2c9c8cm2cm13c26cm2c6c3c0cm19c9c16cm4cm8cm3cm8cm7c13cm1c41c29cm8c7cm1c20c8c1c2c3cm9cm6cm9c12c14cm10c0c24c14cm1cm5cm10cm2cm9cm26cm21c11c0c5cm10c4cm1c8cm21cm7c4cm1c4_cm18cm2cm3cm7cm15cm8c5cm13cm8c15cm13cm11c6c14cm39c4c27c5c12c19c10cm6c23c2c1c11c0c14cm11c0c21cm6c3c9cm3cm4cm6c8c25cm12c29c4cm20cm2cm2c1cm32cm30c4cm5c8cm11cm2c13c2c4cm3cm12cm13c33c23c11cm10c6c18cm16cm22cm19cm31cm3cm28cm9cm28c9c0c54c6c13c18c18c9cm7cm28cm8c27c11c6c9c14c3cm30c4cm16c6cm33cm24c8c14cm1c4c9c5c34c25c23c5cm34c4c10cm7c3cm4cm4cm17cm4c0cm9cm5cm1c7c9c3cm31cm3c30c5cm27c5cm20c2c11c37cm2cm14c3cm8c3c1cm28cm11c4c3cm1cm7cm1c0cm3cm6c1c23c14c26c15cm3cm9cm12c21c9c4cm38c34c7cm1c19cm3c2cm6cm8c3c13cm2c8c10cm19cm19cm12c16cm13cm13c10c24cm8c10cm3cm8c8cm12c19cm27c4cm13cm27c3cm5cm45c9cm6cm1c8c8cm3c1cm9c12c0cm17c20c7c3cm10cm11cm11cm14c14cm3cm25cm12cm5c8cm14c2cm9cm19cm10c2c1c17cm10cm3c3c11cm16c3c8cm8cm31c1cm11c10c5cm25cm2cm10cm4c11cm14c0cm9cm7c0cm7c0c4cm7c11cm1_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.192     3.372    conv21/PL_STEP_0_for_signal_fcu_41_input_6/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[3].RegBuffer/R_cm18cm2cm3cm7cm15cm8c5cm13cm8c15cm13cm11c6c14cm39c4c27c5c12c19c10cm6c23c2c1c11c0c14cm11c0c21cm6c3c9cm3cm4cm6c8c25cm12c29c4cm20cm2cm2c1cm32cm30c4cm5c8cm11cm2c13c2c4cm3cm12cm13c33c23c11cm10c6c18cm16cm22cm19cm31cm3cm28cm9cm28c9c0c54c6c13c18c18c9cm7cm28cm8c27c11c6c9c14c3cm30c4cm16c6cm33cm24c8c14cm1c4c9c5c34c25c23c5cm34c4c10cm7c3cm4cm4cm17cm4c0cm9cm5cm1c7c9c3cm31cm3c30c5cm27c5cm20c2c11c37cm2cm14c3cm8c3c1cm28cm11c4c3cm1cm7cm1c0cm3cm6c1c23c14c26c15cm3cm9cm12c21c9c4cm38c34c7cm1c19cm3c2cm6cm8c3c13cm2c8c10cm19cm19cm12c16cm13cm13c10c24cm8c10cm3cm8c8cm12c19cm27c4cm13cm27c3cm5cm45c9cm6cm1c8c8cm3c1cm9c12c0cm17c20c7c3cm10cm11cm11cm14c14cm3cm25cm12cm5c8cm14c2cm9cm19cm10c2c1c17cm10cm3c3c11cm16c3c8cm8cm31c1cm11c10c5cm25cm2cm10cm4c11cm14c0cm9cm7c0cm7c0c4cm7c11cm1[0]
    SLICE_X166Y667       FDCE                                         r  conv21/PL_STEP_0_for_signal_fcu_41_input_6/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[3].RegBuffer/SingleRegBuffer.OnlyRegister/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.793     3.703    conv21/PL_STEP_0_for_signal_fcu_41_input_6/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[3].RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X166Y667       FDCE                                         r  conv21/PL_STEP_0_for_signal_fcu_41_input_6/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[3].RegBuffer/SingleRegBuffer.OnlyRegister/C
                         clock pessimism             -0.386     3.316    
    SLICE_X166Y667       FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046     3.362    conv21/PL_STEP_0_for_signal_fcu_41_input_6/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[3].RegBuffer/SingleRegBuffer.OnlyRegister
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[10]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.176ns (41.509%)  route 0.248ns (58.491%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      2.172ns (routing 0.744ns, distribution 1.428ns)
  Clock Net Delay (Destination): 2.663ns (routing 0.820ns, distribution 1.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.172     2.837    conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X121Y637       FDCE                                         r  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y637       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.054     2.891 f  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/Q
                         net (fo=1, routed)           0.248     3.139    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/D[6]
    DSP48E2_X16Y261      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[6]_D_DATA[6])
                                                      0.081     3.220 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/D_DATA[6]
                         net (fo=1, routed)           0.000     3.220    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA.D_DATA<6>
    DSP48E2_X16Y261      DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[6]_AD[10])
                                                      0.041     3.261 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     3.261    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD.AD<10>
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.663     3.573    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/CLK
    SLR Crossing[0->2]   
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.386     3.187    
    DSP48E2_X16Y261      DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[10])
                                                      0.065     3.252    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[11]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.176ns (41.509%)  route 0.248ns (58.491%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      2.172ns (routing 0.744ns, distribution 1.428ns)
  Clock Net Delay (Destination): 2.663ns (routing 0.820ns, distribution 1.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.172     2.837    conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X121Y637       FDCE                                         r  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y637       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.054     2.891 f  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/Q
                         net (fo=1, routed)           0.248     3.139    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/D[6]
    DSP48E2_X16Y261      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[6]_D_DATA[6])
                                                      0.081     3.220 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/D_DATA[6]
                         net (fo=1, routed)           0.000     3.220    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA.D_DATA<6>
    DSP48E2_X16Y261      DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[6]_AD[11])
                                                      0.041     3.261 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     3.261    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD.AD<11>
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.663     3.573    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/CLK
    SLR Crossing[0->2]   
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.386     3.187    
    DSP48E2_X16Y261      DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[11])
                                                      0.065     3.252    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[12]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.176ns (41.509%)  route 0.248ns (58.491%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      2.172ns (routing 0.744ns, distribution 1.428ns)
  Clock Net Delay (Destination): 2.663ns (routing 0.820ns, distribution 1.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.172     2.837    conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X121Y637       FDCE                                         r  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y637       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.054     2.891 f  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/Q
                         net (fo=1, routed)           0.248     3.139    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/D[6]
    DSP48E2_X16Y261      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[6]_D_DATA[6])
                                                      0.081     3.220 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/D_DATA[6]
                         net (fo=1, routed)           0.000     3.220    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA.D_DATA<6>
    DSP48E2_X16Y261      DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[6]_AD[12])
                                                      0.041     3.261 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     3.261    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD.AD<12>
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.663     3.573    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/CLK
    SLR Crossing[0->2]   
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.386     3.187    
    DSP48E2_X16Y261      DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[12])
                                                      0.065     3.252    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[13]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.176ns (41.509%)  route 0.248ns (58.491%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      2.172ns (routing 0.744ns, distribution 1.428ns)
  Clock Net Delay (Destination): 2.663ns (routing 0.820ns, distribution 1.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.172     2.837    conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X121Y637       FDCE                                         r  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y637       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.054     2.891 f  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/Q
                         net (fo=1, routed)           0.248     3.139    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/D[6]
    DSP48E2_X16Y261      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[6]_D_DATA[6])
                                                      0.081     3.220 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/D_DATA[6]
                         net (fo=1, routed)           0.000     3.220    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA.D_DATA<6>
    DSP48E2_X16Y261      DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[6]_AD[13])
                                                      0.041     3.261 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     3.261    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD.AD<13>
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.663     3.573    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/CLK
    SLR Crossing[0->2]   
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.386     3.187    
    DSP48E2_X16Y261      DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[13])
                                                      0.065     3.252    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[14]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.176ns (41.509%)  route 0.248ns (58.491%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      2.172ns (routing 0.744ns, distribution 1.428ns)
  Clock Net Delay (Destination): 2.663ns (routing 0.820ns, distribution 1.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.172     2.837    conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X121Y637       FDCE                                         r  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y637       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.054     2.891 f  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/Q
                         net (fo=1, routed)           0.248     3.139    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/D[6]
    DSP48E2_X16Y261      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[6]_D_DATA[6])
                                                      0.081     3.220 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/D_DATA[6]
                         net (fo=1, routed)           0.000     3.220    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA.D_DATA<6>
    DSP48E2_X16Y261      DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[6]_AD[14])
                                                      0.041     3.261 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     3.261    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD.AD<14>
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.663     3.573    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/CLK
    SLR Crossing[0->2]   
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.386     3.187    
    DSP48E2_X16Y261      DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[14])
                                                      0.065     3.252    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[15]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.176ns (41.509%)  route 0.248ns (58.491%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      2.172ns (routing 0.744ns, distribution 1.428ns)
  Clock Net Delay (Destination): 2.663ns (routing 0.820ns, distribution 1.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.172     2.837    conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X121Y637       FDCE                                         r  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y637       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.054     2.891 f  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/Q
                         net (fo=1, routed)           0.248     3.139    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/D[6]
    DSP48E2_X16Y261      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[6]_D_DATA[6])
                                                      0.081     3.220 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/D_DATA[6]
                         net (fo=1, routed)           0.000     3.220    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA.D_DATA<6>
    DSP48E2_X16Y261      DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[6]_AD[15])
                                                      0.041     3.261 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     3.261    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD.AD<15>
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.663     3.573    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/CLK
    SLR Crossing[0->2]   
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.386     3.187    
    DSP48E2_X16Y261      DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[15])
                                                      0.065     3.252    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.176ns (41.509%)  route 0.248ns (58.491%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      2.172ns (routing 0.744ns, distribution 1.428ns)
  Clock Net Delay (Destination): 2.663ns (routing 0.820ns, distribution 1.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.172     2.837    conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X121Y637       FDCE                                         r  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y637       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.054     2.891 f  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/Q
                         net (fo=1, routed)           0.248     3.139    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/D[6]
    DSP48E2_X16Y261      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[6]_D_DATA[6])
                                                      0.081     3.220 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/D_DATA[6]
                         net (fo=1, routed)           0.000     3.220    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA.D_DATA<6>
    DSP48E2_X16Y261      DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[6]_AD[16])
                                                      0.041     3.261 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     3.261    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD.AD<16>
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.663     3.573    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/CLK
    SLR Crossing[0->2]   
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.386     3.187    
    DSP48E2_X16Y261      DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[16])
                                                      0.065     3.252    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.176ns (41.509%)  route 0.248ns (58.491%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      2.172ns (routing 0.744ns, distribution 1.428ns)
  Clock Net Delay (Destination): 2.663ns (routing 0.820ns, distribution 1.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.172     2.837    conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X121Y637       FDCE                                         r  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y637       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.054     2.891 f  conv21/fc_core_3/rmcm_block/PL_STEP_0_for_c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_weight/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[6].RegBuffer/SingleRegBuffer.OnlyRegister/Q
                         net (fo=1, routed)           0.248     3.139    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/D[6]
    DSP48E2_X16Y261      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[6]_D_DATA[6])
                                                      0.081     3.220 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/D_DATA[6]
                         net (fo=1, routed)           0.000     3.220    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA.D_DATA<6>
    DSP48E2_X16Y261      DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[6]_AD[17])
                                                      0.041     3.261 r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     3.261    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD.AD<17>
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.663     3.573    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/CLK
    SLR Crossing[0->2]   
    DSP48E2_X16Y261      DSP_PREADD_DATA                              r  conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.386     3.187    
    DSP48E2_X16Y261      DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.065     3.252    conv21/fc_core_3/rmcm_block/c49cm22c2c10c9cm1c7c25c13cm33c3c20c28cm27cm5cm6cm25cm3cm11c20c49c9c4c2cm18cm2cm3cm24c12c12c1c42c5cm7cm2cm15cm10cm4c5c16c13cm26c4c10cm22c4c15cm15cm5cm18c3c26c13c8cm7c3c4cm2cm10c17cm4cm28cm1cm67c19c8c9c15cm18c17c9c2c15c3cm1c18c14cm9cm1c16c10cm7c4cm8cm9c28cm1c0c3c8cm12c8c8c3c15cm6cm10c9cm20cm16cm10c14cm3cm21c7c9c2cm11c15cm4cm5c1cm12cm13c2cm24cm9c1c13c4cm4c5cm7cm34c6cm7c7c31cm9c10c3c17c16cm23cm7cm6cm3cm4c10c6c5cm4c12c9c3cm1cm2cm12c2c21c10c6cm5c13c11cm12cm11cm8c2cm33cm7c5c3c10c0c4cm7c9cm20c26c6c4c4c1cm19c12c5c7c8c5cm9c23cm7c20c5cm7cm1cm13c4cm3cm8c8cm9c6cm5c18c2c11c2c2c3cm3cm5c1c9c6c2c4c6cm4cm8cm8c0cm12c11cm9c2c7cm2c24c5c56cm1cm17c1cm5c17cm10c12cm4cm2cm11c2cm11cm20c14cm6cm11cm5c8c14c16c9c8c4c13cm8cm25c11c9cm4cm12c19c5c3cm14_c14cm12cm10cm24cm23cm19c6cm5c5cm1c14c1c11cm2c9cm7cm6cm17cm27c6c3cm2c8c3c3c27cm2cm2cm31c1c2c11c12cm14cm5c19cm13c1cm10c15c17c3cm7c4cm8c36c2cm12c24cm33c3cm2cm8cm29c6c21c0c7c5cm16c8cm3c9cm9cm12c8c23c27cm36cm4c33c15cm5cm1c34c1c8cm4c1c5c47c24cm9c8cm37cm3cm19c8c13cm3cm6c10c29cm6c5cm3cm7cm8cm30c0c2c1cm15c21cm10cm4cm17cm31cm3c2c2cm9cm3cm6c6cm4c14cm11c0c2c14cm6cm11c3cm3c9c18c7cm11cm7c20cm25cm14c16cm5c41cm45c18cm28cm14cm14cm8c3cm5c17c10cm8c16cm1cm11cm20cm9c9c11c10c2c23c4cm7cm13c43cm18c22cm6c9c12c15cm7cm8c2c19c11cm1c0cm12c3cm17c35c0cm9cm19cm3c11c27c17c3c26cm21cm1cm24c31c7cm15c8c1c4c5c16cm19cm14cm21c22cm5cm3cm29c2cm48cm2c14cm6cm13cm5c27cm18c1cm14c6cm3c5c22c0c26c61cm28cm5c13c27c0cm31c7c4cm27cm23cm33cm2cm25cm14c8cm1cm24cm6cm18cm15cm15cm3cm17c28cm6c13c8cm6cm6cm23c6c38c15_DUAL_MULT/PIPELINED_MULT.R_signal_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         2.857       1.465      RAMB36_X11Y50  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.392         2.857       1.465      RAMB36_X11Y50  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         2.857       1.465      RAMB36_X10Y48  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.392         2.857       1.465      RAMB36_X10Y48  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         2.857       1.465      RAMB36_X11Y57  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.392         2.857       1.465      RAMB36_X11Y57  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         2.857       1.465      RAMB36_X11Y56  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.392         2.857       1.465      RAMB36_X11Y56  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         2.857       1.465      RAMB36_X11Y54  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.392         2.857       1.465      RAMB36_X11Y54  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_12/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.428       0.933      RAMB36_X11Y50  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.495         1.429       0.934      RAMB36_X11Y50  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.495         1.428       0.933      RAMB36_X11Y50  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.495         1.429       0.934      RAMB36_X11Y50  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.428       0.933      RAMB36_X10Y48  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.495         1.429       0.934      RAMB36_X10Y48  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.495         1.428       0.933      RAMB36_X10Y48  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.495         1.429       0.934      RAMB36_X10Y48  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.429       0.934      RAMB36_X11Y57  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_10/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.495         1.429       0.934      RAMB36_X11Y57  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_10/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.428       0.933      RAMB36_X11Y50  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.495         1.428       0.933      RAMB36_X11Y50  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.495         1.428       0.933      RAMB36_X11Y50  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.495         1.428       0.933      RAMB36_X11Y50  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.429       0.934      RAMB36_X10Y48  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.495         1.428       0.933      RAMB36_X10Y48  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.495         1.428       0.933      RAMB36_X10Y48  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.495         1.428       0.933      RAMB36_X10Y48  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.429       0.934      RAMB36_X11Y57  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_10/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.495         1.428       0.933      RAMB36_X11Y57  conv1/core_1_concat_big_delay/GenMem.MemBuffer/GenMem.mem_reg_10/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.432ns  (logic 1.141ns (25.745%)  route 3.291ns (74.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 0.820ns, distribution 1.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.758     3.668    Argmax/STAGE_3_MAX_1/clk
    SLICE_X211Y129       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y129       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     3.738 r  Argmax/STAGE_3_MAX_1/max_value_reg[5]/Q
                         net (fo=1, routed)           3.291     7.029    model_yo_max_value_OBUF[5]
    BF48                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.071     8.100 r  model_yo_max_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.100    model_yo_max_value[5]
    BF48                                                              r  model_yo_max_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.429ns  (logic 1.161ns (26.217%)  route 3.268ns (73.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 0.820ns, distribution 1.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.758     3.668    Argmax/STAGE_3_MAX_1/clk
    SLICE_X211Y129       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y129       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     3.739 r  Argmax/STAGE_3_MAX_1/max_value_reg[6]/Q
                         net (fo=1, routed)           3.268     7.007    model_yo_max_value_OBUF[6]
    BF51                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.090     8.097 r  model_yo_max_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.097    model_yo_max_value[6]
    BF51                                                              r  model_yo_max_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.401ns  (logic 1.179ns (26.786%)  route 3.222ns (73.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.769ns (routing 0.820ns, distribution 1.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.769     3.679    Argmax/STAGE_3_MAX_1/clk
    SLICE_X212Y132       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y132       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.069     3.748 r  Argmax/STAGE_3_MAX_1/max_value_reg[18]/Q
                         net (fo=1, routed)           3.222     6.970    model_yo_max_value_OBUF[18]
    BK53                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.110     8.079 r  model_yo_max_value_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.079    model_yo_max_value[18]
    BK53                                                              r  model_yo_max_value[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.406ns  (logic 1.139ns (25.854%)  route 3.267ns (74.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 0.820ns, distribution 1.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.758     3.668    Argmax/STAGE_3_MAX_1/clk
    SLICE_X211Y130       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     3.740 r  Argmax/STAGE_3_MAX_1/max_value_reg[9]/Q
                         net (fo=1, routed)           3.267     7.007    model_yo_max_value_OBUF[9]
    BG50                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.067     8.074 r  model_yo_max_value_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.074    model_yo_max_value[9]
    BG50                                                              r  model_yo_max_value[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.292ns  (logic 1.163ns (27.093%)  route 3.129ns (72.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.742ns (routing 0.820ns, distribution 1.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.742     3.652    Argmax/STAGE_3_MAX_1/clk
    SLICE_X213Y131       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y131       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     3.724 r  Argmax/STAGE_3_MAX_1/max_value_reg[26]/Q
                         net (fo=1, routed)           3.129     6.853    model_yo_max_value_OBUF[26]
    BH51                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.091     7.943 r  model_yo_max_value_OBUF[26]_inst/O
                         net (fo=0)                   0.000     7.943    model_yo_max_value[26]
    BH51                                                              r  model_yo_max_value[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.257ns  (logic 1.141ns (26.795%)  route 3.116ns (73.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 0.820ns, distribution 1.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.758     3.668    Argmax/STAGE_3_MAX_1/clk
    SLICE_X211Y129       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y129       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.069     3.737 r  Argmax/STAGE_3_MAX_1/max_value_reg[4]/Q
                         net (fo=1, routed)           3.116     6.853    model_yo_max_value_OBUF[4]
    BF47                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.072     7.924 r  model_yo_max_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.924    model_yo_max_value[4]
    BF47                                                              r  model_yo_max_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.251ns  (logic 1.147ns (26.982%)  route 3.104ns (73.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.762ns (routing 0.820ns, distribution 1.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.762     3.672    Argmax/STAGE_3_MAX_1/clk
    SLICE_X211Y130       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y130       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.071     3.743 r  Argmax/STAGE_3_MAX_1/max_value_reg[2]/Q
                         net (fo=1, routed)           3.104     6.847    model_yo_max_value_OBUF[2]
    BE49                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.076     7.923 r  model_yo_max_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.923    model_yo_max_value[2]
    BE49                                                              r  model_yo_max_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.160ns  (logic 1.165ns (28.008%)  route 2.995ns (71.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.762ns (routing 0.820ns, distribution 1.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.762     3.672    Argmax/STAGE_3_MAX_1/clk
    SLICE_X211Y130       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y130       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     3.744 r  Argmax/STAGE_3_MAX_1/max_value_reg[12]/Q
                         net (fo=1, routed)           2.995     6.739    model_yo_max_value_OBUF[12]
    BE53                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.093     7.832 r  model_yo_max_value_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.832    model_yo_max_value[12]
    BE53                                                              r  model_yo_max_value[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.985ns  (logic 1.140ns (28.613%)  route 2.845ns (71.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.762ns (routing 0.820ns, distribution 1.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.762     3.672    Argmax/STAGE_3_MAX_1/clk
    SLICE_X211Y129       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y129       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.071     3.743 r  Argmax/STAGE_3_MAX_1/max_value_reg[8]/Q
                         net (fo=1, routed)           2.845     6.588    model_yo_max_value_OBUF[8]
    BF50                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.069     7.657 r  model_yo_max_value_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.657    model_yo_max_value[8]
    BF50                                                              r  model_yo_max_value[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_index[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.901ns  (logic 1.070ns (27.424%)  route 2.831ns (72.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.750ns (routing 0.820ns, distribution 1.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.567     0.567 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.567    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.315     0.882    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.910 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.750     3.660    Argmax/STAGE_3_MAX_1/clk
    SLICE_X212Y135       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y135       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.066     3.726 r  Argmax/STAGE_3_MAX_1/max_index_reg[0]/Q
                         net (fo=1, routed)           2.831     6.557    model_yo_max_index_OBUF[0]
    BK25                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.004     7.560 r  model_yo_max_index_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.560    model_yo_max_index[0]
    BK25                                                              r  model_yo_max_index[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 softmax/PL_STEP_5_for_y_is_valid_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_y_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.414ns  (logic 0.541ns (38.254%)  route 0.873ns (61.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.495ns (routing 0.498ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.266     0.266 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.266    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.266 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.410    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.427 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.495     1.922    softmax/PL_STEP_5_for_y_is_valid_signal/PIPELINING_ACTIVATED.RegBuffer/clk
    SLICE_X138Y144       FDCE                                         r  softmax/PL_STEP_5_for_y_is_valid_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y144       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.963 r  softmax/PL_STEP_5_for_y_is_valid_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister/Q
                         net (fo=1, routed)           0.873     2.836    model_y_valid_OBUF
    BJ28                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.500     3.336 r  model_y_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.336    model_y_valid
    BJ28                                                              r  model_y_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 0.599ns (33.147%)  route 1.209ns (66.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.498ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.266     0.266 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.266    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.266 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.410    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.427 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.703     2.130    Argmax/STAGE_3_MAX_1/clk
    SLICE_X212Y135       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y135       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.169 r  Argmax/STAGE_3_MAX_1/max_value_reg[28]/Q
                         net (fo=1, routed)           1.209     3.378    model_yo_max_value_OBUF[28]
    BH47                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.560     3.938 r  model_yo_max_value_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.938    model_yo_max_value[28]
    BH47                                                              r  model_yo_max_value[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 0.607ns (33.445%)  route 1.208ns (66.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.702ns (routing 0.498ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.266     0.266 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.266    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.266 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.410    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.427 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.702     2.129    Argmax/STAGE_3_MAX_1/clk
    SLICE_X213Y133       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y133       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.169 r  Argmax/STAGE_3_MAX_1/max_value_reg[24]/Q
                         net (fo=1, routed)           1.208     3.377    model_yo_max_value_OBUF[24]
    BH49                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.567     3.944 r  model_yo_max_value_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.944    model_yo_max_value[24]
    BH49                                                              r  model_yo_max_value[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 0.605ns (33.100%)  route 1.223ns (66.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.700ns (routing 0.498ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.266     0.266 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.266    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.266 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.410    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.427 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.700     2.127    Argmax/STAGE_3_MAX_1/clk
    SLICE_X213Y131       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y131       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.166 r  Argmax/STAGE_3_MAX_1/max_value_reg[25]/Q
                         net (fo=1, routed)           1.223     3.389    model_yo_max_value_OBUF[25]
    BH50                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.566     3.955 r  model_yo_max_value_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.955    model_yo_max_value[25]
    BH50                                                              r  model_yo_max_value[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 0.621ns (33.735%)  route 1.219ns (66.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.498ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.266     0.266 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.266    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.266 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.410    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.427 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.703     2.130    Argmax/STAGE_3_MAX_1/clk
    SLICE_X212Y135       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y135       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.169 r  Argmax/STAGE_3_MAX_1/max_value_reg[27]/Q
                         net (fo=1, routed)           1.219     3.388    model_yo_max_value_OBUF[27]
    BJ51                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.582     3.970 r  model_yo_max_value_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.970    model_yo_max_value[27]
    BJ51                                                              r  model_yo_max_value[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 0.600ns (32.501%)  route 1.246ns (67.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.498ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.266     0.266 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.266    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.266 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.410    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.427 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.703     2.130    Argmax/STAGE_3_MAX_1/clk
    SLICE_X212Y135       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y135       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.169 r  Argmax/STAGE_3_MAX_1/max_value_reg[29]/Q
                         net (fo=1, routed)           1.246     3.415    model_yo_max_value_OBUF[29]
    BJ47                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.561     3.976 r  model_yo_max_value_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.976    model_yo_max_value[29]
    BJ47                                                              r  model_yo_max_value[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 0.631ns (34.089%)  route 1.221ns (65.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.498ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.266     0.266 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.266    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.266 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.410    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.427 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.699     2.126    Argmax/STAGE_3_MAX_1/clk
    SLICE_X213Y133       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y133       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.166 r  Argmax/STAGE_3_MAX_1/max_value_reg[22]/Q
                         net (fo=1, routed)           1.221     3.387    model_yo_max_value_OBUF[22]
    BJ52                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.591     3.978 r  model_yo_max_value_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.978    model_yo_max_value[22]
    BJ52                                                              r  model_yo_max_value[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 0.630ns (33.646%)  route 1.242ns (66.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.702ns (routing 0.498ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.266     0.266 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.266    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.266 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.410    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.427 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.702     2.129    Argmax/STAGE_3_MAX_1/clk
    SLICE_X213Y133       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y133       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.168 r  Argmax/STAGE_3_MAX_1/max_value_reg[23]/Q
                         net (fo=1, routed)           1.242     3.410    model_yo_max_value_OBUF[23]
    BJ53                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.591     4.001 r  model_yo_max_value_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.001    model_yo_max_value[23]
    BJ53                                                              r  model_yo_max_value[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 0.602ns (32.226%)  route 1.267ns (67.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.705ns (routing 0.498ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.266     0.266 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.266    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.266 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.410    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.427 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.705     2.132    Argmax/STAGE_3_MAX_1/clk
    SLICE_X211Y130       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y130       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.171 r  Argmax/STAGE_3_MAX_1/max_value_reg[10]/Q
                         net (fo=1, routed)           1.267     3.438    model_yo_max_value_OBUF[10]
    BG48                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.563     4.002 r  model_yo_max_value_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.002    model_yo_max_value[10]
    BG48                                                              r  model_yo_max_value[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Argmax/STAGE_3_MAX_1/max_value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            model_yo_max_value[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 0.639ns (34.077%)  route 1.237ns (65.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.498ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.266     0.266 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.266    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.266 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.410    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.427 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.712     2.139    Argmax/STAGE_3_MAX_1/clk
    SLICE_X212Y132       FDRE                                         r  Argmax/STAGE_3_MAX_1/max_value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y132       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.177 r  Argmax/STAGE_3_MAX_1/max_value_reg[19]/Q
                         net (fo=1, routed)           1.237     3.414    model_yo_max_value_OBUF[19]
    BK54                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.601     4.015 r  model_yo_max_value_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.015    model_yo_max_value[19]
    BK54                                                              r  model_yo_max_value[19] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         15389 Endpoints
Min Delay         15389 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.565ns  (logic 0.666ns (3.087%)  route 20.899ns (96.913%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.364ns (routing 0.744ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.560     0.560 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.560    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.560 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)      19.367    19.927    conv19_interleaving/FIFO/reset
    SLR Crossing[0->2]   
    SLICE_X15Y630        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106    20.033 r  conv19_interleaving/FIFO/data_bank_register_reg_i_2/O
                         net (fo=42, routed)          1.532    21.565    conv20_interleaving/FIFO_1/WEBWE[0]_alias
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.364     3.029    conv20_interleaving/FIFO_1/clk
    SLR Crossing[0->2]   
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.526ns  (logic 0.666ns (3.093%)  route 20.860ns (96.907%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.364ns (routing 0.744ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.560     0.560 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.560    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.560 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)      19.367    19.927    conv19_interleaving/FIFO/reset
    SLR Crossing[0->2]   
    SLICE_X15Y630        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106    20.033 r  conv19_interleaving/FIFO/data_bank_register_reg_i_2/O
                         net (fo=42, routed)          1.493    21.526    conv20_interleaving/FIFO_1/WEBWE[0]_alias
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.364     3.029    conv20_interleaving/FIFO_1/clk
    SLR Crossing[0->2]   
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.522ns  (logic 0.666ns (3.093%)  route 20.856ns (96.907%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.364ns (routing 0.744ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.560     0.560 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.560    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.560 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)      19.367    19.927    conv19_interleaving/FIFO/reset
    SLR Crossing[0->2]   
    SLICE_X15Y630        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106    20.033 r  conv19_interleaving/FIFO/data_bank_register_reg_i_2/O
                         net (fo=42, routed)          1.489    21.522    conv20_interleaving/FIFO_1/WEBWE[0]_alias
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.364     3.029    conv20_interleaving/FIFO_1/clk
    SLR Crossing[0->2]   
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.511ns  (logic 0.666ns (3.095%)  route 20.845ns (96.905%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.364ns (routing 0.744ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.560     0.560 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.560    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.560 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)      19.367    19.927    conv19_interleaving/FIFO/reset
    SLR Crossing[0->2]   
    SLICE_X15Y630        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106    20.033 r  conv19_interleaving/FIFO/data_bank_register_reg_i_2/O
                         net (fo=42, routed)          1.478    21.511    conv20_interleaving/FIFO_1/WEBWE[0]_alias
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.364     3.029    conv20_interleaving/FIFO_1/clk
    SLR Crossing[0->2]   
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.504ns  (logic 0.666ns (3.096%)  route 20.838ns (96.904%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.364ns (routing 0.744ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.560     0.560 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.560    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.560 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)      19.367    19.927    conv19_interleaving/FIFO/reset
    SLR Crossing[0->2]   
    SLICE_X15Y630        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106    20.033 r  conv19_interleaving/FIFO/data_bank_register_reg_i_2/O
                         net (fo=42, routed)          1.471    21.504    conv20_interleaving/FIFO_1/WEBWE[0]_alias
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.364     3.029    conv20_interleaving/FIFO_1/clk
    SLR Crossing[0->2]   
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.463ns  (logic 0.666ns (3.102%)  route 20.797ns (96.898%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.364ns (routing 0.744ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.560     0.560 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.560    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.560 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)      19.367    19.927    conv19_interleaving/FIFO/reset
    SLR Crossing[0->2]   
    SLICE_X15Y630        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106    20.033 r  conv19_interleaving/FIFO/data_bank_register_reg_i_2/O
                         net (fo=42, routed)          1.430    21.463    conv20_interleaving/FIFO_1/WEBWE[0]_alias
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.364     3.029    conv20_interleaving/FIFO_1/clk
    SLR Crossing[0->2]   
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.461ns  (logic 0.666ns (3.102%)  route 20.795ns (96.898%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.364ns (routing 0.744ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.560     0.560 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.560    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.560 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)      19.367    19.927    conv19_interleaving/FIFO/reset
    SLR Crossing[0->2]   
    SLICE_X15Y630        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106    20.033 r  conv19_interleaving/FIFO/data_bank_register_reg_i_2/O
                         net (fo=42, routed)          1.428    21.461    conv20_interleaving/FIFO_1/WEBWE[0]_alias
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.364     3.029    conv20_interleaving/FIFO_1/clk
    SLR Crossing[0->2]   
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.458ns  (logic 0.666ns (3.103%)  route 20.792ns (96.897%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.364ns (routing 0.744ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.560     0.560 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.560    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.560 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)      19.367    19.927    conv19_interleaving/FIFO/reset
    SLR Crossing[0->2]   
    SLICE_X15Y630        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106    20.033 r  conv19_interleaving/FIFO/data_bank_register_reg_i_2/O
                         net (fo=42, routed)          1.425    21.458    conv20_interleaving/FIFO_1/WEBWE[0]_alias
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.364     3.029    conv20_interleaving/FIFO_1/clk
    SLR Crossing[0->2]   
    RAMB36_X2Y125        RAMB36E2                                     r  conv20_interleaving/FIFO_1/data_bank_register_reg_4/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv19/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.386ns  (logic 0.674ns (3.151%)  route 20.712ns (96.849%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.453ns (routing 0.744ns, distribution 1.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.560     0.560 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.560    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.560 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)      19.333    19.892    conv19/PL_STEP_1_for_rmcm_select_config_signal_pl/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[3].RegBuffer/reset
    SLR Crossing[0->2]   
    SLICE_X48Y655        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.114    20.006 r  conv19/PL_STEP_1_for_rmcm_select_config_signal_pl/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[3].RegBuffer/SingleRegBuffer.OnlyRegister_i_1__1/O
                         net (fo=16, routed)          1.379    21.386    conv19/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_0[0]
    SLICE_X9Y628         FDCE                                         r  conv19/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.453     3.119    conv19/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X9Y628         FDCE                                         r  conv19/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica_13/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv19/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.327ns  (logic 0.674ns (3.159%)  route 20.653ns (96.841%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.350ns (routing 0.744ns, distribution 1.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.560     0.560 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.560    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.560 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)      19.333    19.892    conv19/PL_STEP_1_for_rmcm_select_config_signal_pl/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[3].RegBuffer/reset
    SLR Crossing[0->2]   
    SLICE_X48Y655        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.114    20.006 r  conv19/PL_STEP_1_for_rmcm_select_config_signal_pl/PIPELINING_ACTIVATED.RegBuffer/GenBuffer[3].RegBuffer/SingleRegBuffer.OnlyRegister_i_1__1/O
                         net (fo=16, routed)          1.320    21.327    conv19/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_0[0]
    SLICE_X88Y689        FDCE                                         r  conv19/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.362     0.362 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.362    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.641    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.665 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      2.350     3.015    conv19/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/clk
    SLR Crossing[0->2]   
    SLICE_X88Y689        FDCE                                         r  conv19/PL_STEP_0_for_overwrite_enable_signal/PIPELINING_ACTIVATED.RegBuffer/SingleRegBuffer.OnlyRegister_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv6_act/y_valid_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.260ns (29.270%)  route 0.628ns (70.730%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.544ns (routing 0.554ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)       0.628     0.887    conv6_act/reset
    SLICE_X116Y203       FDCE                                         f  conv6_act/y_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.453     0.453 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.453    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.453 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.634    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.653 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.544     2.197    conv6_act/clk
    SLICE_X116Y203       FDCE                                         r  conv6_act/y_valid_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv8_act/layer_yo_5_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.260ns (27.885%)  route 0.672ns (72.115%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.543ns (routing 0.554ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)       0.672     0.931    conv8_act/reset
    SLICE_X116Y199       FDCE                                         f  conv8_act/layer_yo_5_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.453     0.453 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.453    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.453 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.634    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.653 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.543     2.196    conv8_act/clk
    SLICE_X116Y199       FDCE                                         r  conv8_act/layer_yo_5_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv6_act/layer_yo_6_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.260ns (27.663%)  route 0.679ns (72.337%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.549ns (routing 0.554ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)       0.679     0.939    conv6_act/reset
    SLICE_X113Y204       FDCE                                         f  conv6_act/layer_yo_6_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.453     0.453 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.453    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.453 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.634    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.653 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.549     2.202    conv6_act/clk
    SLICE_X113Y204       FDCE                                         r  conv6_act/layer_yo_6_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv6_act/layer_yo_6_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.260ns (27.663%)  route 0.679ns (72.337%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.549ns (routing 0.554ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)       0.679     0.939    conv6_act/reset
    SLICE_X113Y204       FDCE                                         f  conv6_act/layer_yo_6_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.453     0.453 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.453    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.453 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.634    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.653 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.549     2.202    conv6_act/clk
    SLICE_X113Y204       FDCE                                         r  conv6_act/layer_yo_6_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv6_act/layer_yo_6_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.260ns (27.663%)  route 0.679ns (72.337%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.549ns (routing 0.554ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)       0.679     0.939    conv6_act/reset
    SLICE_X113Y204       FDCE                                         f  conv6_act/layer_yo_6_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.453     0.453 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.453    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.453 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.634    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.653 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.549     2.202    conv6_act/clk
    SLICE_X113Y204       FDCE                                         r  conv6_act/layer_yo_6_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv6_act/layer_yo_6_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.260ns (27.663%)  route 0.679ns (72.337%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.549ns (routing 0.554ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)       0.679     0.939    conv6_act/reset
    SLICE_X113Y204       FDCE                                         f  conv6_act/layer_yo_6_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.453     0.453 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.453    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.453 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.634    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.653 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.549     2.202    conv6_act/clk
    SLICE_X113Y204       FDCE                                         r  conv6_act/layer_yo_6_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv6_act/layer_yo_6_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.260ns (27.663%)  route 0.679ns (72.337%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.549ns (routing 0.554ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)       0.679     0.939    conv6_act/reset
    SLICE_X113Y204       FDCE                                         f  conv6_act/layer_yo_6_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.453     0.453 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.453    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.453 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.634    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.653 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.549     2.202    conv6_act/clk
    SLICE_X113Y204       FDCE                                         r  conv6_act/layer_yo_6_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv6_act/layer_yo_6_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.260ns (27.663%)  route 0.679ns (72.337%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.549ns (routing 0.554ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)       0.679     0.939    conv6_act/reset
    SLICE_X113Y204       FDCE                                         f  conv6_act/layer_yo_6_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.453     0.453 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.453    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.453 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.634    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.653 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.549     2.202    conv6_act/clk
    SLICE_X113Y204       FDCE                                         r  conv6_act/layer_yo_6_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv8_act/layer_yo_3_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.260ns (27.446%)  route 0.687ns (72.554%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.544ns (routing 0.554ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)       0.687     0.946    conv8_act/reset
    SLICE_X116Y208       FDCE                                         f  conv8_act/layer_yo_3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.453     0.453 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.453    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.453 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.634    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.653 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.544     2.197    conv8_act/clk
    SLICE_X116Y208       FDCE                                         r  conv8_act/layer_yo_3_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            conv8_act/layer_yo_3_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.260ns (27.446%)  route 0.687ns (72.554%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.544ns (routing 0.554ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BJ26                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    BJ26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.260     0.260 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.260    reset_IBUF_inst/OUT
    BJ26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.260 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12046, routed)       0.687     0.946    conv8_act/reset
    SLICE_X116Y208       FDCE                                         f  conv8_act/layer_yo_3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH27                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH27                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.453     0.453 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.453    clk_IBUF_inst/OUT
    BH27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.453 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.634    clk_IBUF
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.653 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=607332, routed)      1.544     2.197    conv8_act/clk
    SLICE_X116Y208       FDCE                                         r  conv8_act/layer_yo_3_reg[4]/C





