Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6b020a2223b24d67ab2954cfc66b02b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_18 -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DDS_COM_TB_behav xil_defaultlib.DDS_COM_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_18.dds_compiler_v6_0_18_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_18.pkg_dds_compiler_v6_0_18
Compiling package dds_compiler_v6_0_18.dds_compiler_v6_0_18_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_18.pkg_betas
Compiling package dds_compiler_v6_0_18.pkg_alphas
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_18.dds_compiler_v6_0_18_rdy [\dds_compiler_v6_0_18_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_18.pipe_add [\pipe_add(c_width=48,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_18.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_18.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_18.dds_compiler_v6_0_18_core [\dds_compiler_v6_0_18_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_18.dds_compiler_v6_0_18_viv [\dds_compiler_v6_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_18.dds_compiler_v6_0_18 [\dds_compiler_v6_0_18(c_xdevicef...]
Compiling architecture dds_com_dds_compiler_0_0_arch of entity xil_defaultlib.DDS_COM_dds_compiler_0_0 [dds_com_dds_compiler_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.filter [filter_default]
Compiling architecture dds_com_filter_0_0_arch of entity xil_defaultlib.DDS_COM_filter_0_0 [dds_com_filter_0_0_default]
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(IN0_WID...
Compiling module xil_defaultlib.DDS_COM_xlconcat_0_0
Compiling architecture structure of entity xil_defaultlib.DDS_COM [dds_com_default]
Compiling architecture behavioral of entity xil_defaultlib.dds_com_tb
Built simulation snapshot DDS_COM_TB_behav
