short F_1 ( int V_1 ) {\r\nF_2 ( V_1 , 0x24 ) ;\r\nreturn F_3 ( 0x26 ) ;\r\n}\r\nvoid F_4 ( short V_2 , short V_1 ) {\r\nF_2 ( V_1 , 0x24 ) ;\r\nF_2 ( V_2 , 0x26 ) ;\r\n}\r\nstatic void F_5 ( T_1 V_3 )\r\n{\r\nunsigned long V_4 ;\r\nF_6 ( & V_5 , V_4 ) ;\r\nV_6 = F_1 ( 0x09 ) ;\r\nswitch ( V_3 ) {\r\ncase V_7 :\r\nV_6 |= V_8 ;\r\nV_6 |= V_9 ;\r\n#ifdef F_7\r\nV_6 |= V_10 ;\r\n#else\r\nV_6 &= ~ V_10 ;\r\n#endif\r\nV_11 |= V_12 ;\r\nbreak;\r\ncase V_13 :\r\nV_6 &= ~ V_10 ;\r\nV_6 |= V_8 ;\r\nV_6 |= V_9 ;\r\nV_11 &= ~ V_12 ;\r\nbreak;\r\ncase V_14 :\r\nV_11 |= V_15 ;\r\nV_16 = V_6 ;\r\nV_6 &= ~ V_10 ;\r\nV_6 |= V_8 ;\r\nV_6 |= V_9 ;\r\nbreak;\r\ncase V_17 :\r\nV_11 &= ~ V_15 ;\r\nV_6 = V_16 ;\r\nbreak;\r\n#ifdef F_8\r\ncase V_18 :\r\nif ( ! ( V_11 & V_15 ) )\r\nV_6 ^= V_8 ;\r\nbreak;\r\n#endif\r\n#ifdef F_7\r\ncase V_19 :\r\nif ( ! ( V_11 & V_15 ) )\r\nV_6 &= ~ V_10 ;\r\nbreak;\r\ncase V_20 :\r\nif ( ! ( V_11 & V_15 ) )\r\nV_6 |= V_10 ;\r\nbreak;\r\n#endif\r\ncase V_21 :\r\nif ( V_11 & V_15 )\r\nV_6 &= ~ V_8 ;\r\nbreak;\r\ncase V_22 :\r\nif ( V_11 & V_15 )\r\nV_6 |= V_8 ;\r\nbreak;\r\ncase V_23 :\r\nif ( V_11 & V_15 )\r\nV_6 &= ~ V_9 ;\r\nbreak;\r\ncase V_24 :\r\nif ( V_11 & V_15 )\r\nV_6 |= V_9 ;\r\nbreak;\r\ncase V_25 :\r\nif ( V_11 & V_15 )\r\nV_6 |= V_10 ;\r\nbreak;\r\ncase V_26 :\r\nif ( V_11 & V_15 )\r\nV_6 &= ~ V_10 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_11 & V_12 )\r\nF_4 ( V_6 , 0x09 ) ;\r\nF_9 ( & V_5 , V_4 ) ;\r\n}\r\nstatic int T_2 F_10 ( void )\r\n{\r\nextern void (* F_11)( T_1 );\r\nshort V_27 ;\r\nF_11 = F_5 ;\r\nF_12 ( 0x24 , 4 , L_1 ) ;\r\nV_27 = F_1 ( 0x09 ) ;\r\nV_27 |= 1 << 10 ;\r\nF_4 ( V_27 , 0x09 ) ;\r\nF_11 ( V_7 ) ;\r\nreturn 0 ;\r\n}
