-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tx_syncroniceWritesAndInterconnect_dev is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    userData_s_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    userData_s_TVALID : IN STD_LOGIC;
    userData_s_TREADY : OUT STD_LOGIC;
    userData_s_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    userData_s_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
    userData_s_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    userData_s_TDEST : IN STD_LOGIC_VECTOR (12 downto 0);
    userDataSize_s_V_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    userDataSize_s_V_TVALID : IN STD_LOGIC;
    userDataSize_s_V_TREADY : OUT STD_LOGIC;
    nacANDretranssmitHeader_s_V_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    nacANDretranssmitHeader_s_V_TVALID : IN STD_LOGIC;
    nacANDretranssmitHeader_s_V_TREADY : OUT STD_LOGIC;
    nacANDretranssmitData_s_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    nacANDretranssmitData_s_TVALID : IN STD_LOGIC;
    nacANDretranssmitData_s_TREADY : OUT STD_LOGIC;
    nacANDretranssmitData_s_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    nacANDretranssmitData_s_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
    nacANDretranssmitData_s_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    outToWRITEHeader_s_V_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    outToWRITEHeader_s_V_TVALID : OUT STD_LOGIC;
    outToWRITEHeader_s_V_TREADY : IN STD_LOGIC;
    outToWRITEData_s_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    outToWRITEData_s_TVALID : OUT STD_LOGIC;
    outToWRITEData_s_TREADY : IN STD_LOGIC;
    outToWRITEData_s_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    outToWRITEData_s_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    outToWRITEData_s_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    readPSN_l_V_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    readPSN_l_V_TVALID : IN STD_LOGIC;
    readPSN_l_V_TREADY : OUT STD_LOGIC;
    writePSN_l_V_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    writePSN_l_V_TVALID : IN STD_LOGIC;
    writePSN_l_V_TREADY : OUT STD_LOGIC;
    stopUserData : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of tx_syncroniceWritesAndInterconnect_dev is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "tx_syncroniceWritesAndInterconnect_dev_tx_syncroniceWritesAndInterconnect_dev,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=2.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.874027,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1369,HLS_SYN_LUT=834,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv22_FFFEE : STD_LOGIC_VECTOR (21 downto 0) := "0011111111111111101110";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv22_FFFDF : STD_LOGIC_VECTOR (21 downto 0) := "0011111111111111011111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_rst_reg_2 : STD_LOGIC := '0';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '0';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '0';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal blockUserData : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal userData_s_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_ln40_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nacANDretranssmitData_s_TDATA_blk_n : STD_LOGIC;
    signal outToWRITEHeader_s_V_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal state_load_reg_833 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal icmp_ln90_reg_847 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_vld_reg_851 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal state_load_reg_833_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal icmp_ln90_reg_847_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_vld_reg_851_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal or_ln40_reg_880 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_vld2_reg_884 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal or_ln40_reg_880_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_vld2_reg_884_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal outToWRITEData_s_TDATA_blk_n : STD_LOGIC;
    signal readPSN_l_V_TDATA_blk_n : STD_LOGIC;
    signal writePSN_l_V_TDATA_blk_n : STD_LOGIC;
    signal reg_278 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal ap_predicate_op151_read_state1 : BOOLEAN;
    signal ap_predicate_op168_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op182_write_state2 : BOOLEAN;
    signal ap_predicate_op183_write_state2 : BOOLEAN;
    signal ap_predicate_op186_write_state2 : BOOLEAN;
    signal ap_predicate_op187_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_predicate_op190_write_state3 : BOOLEAN;
    signal ap_predicate_op191_write_state3 : BOOLEAN;
    signal ap_predicate_op192_write_state3 : BOOLEAN;
    signal ap_predicate_op193_write_state3 : BOOLEAN;
    signal regslice_both_outToWRITEHeader_s_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_outToWRITEData_s_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_283 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal reg_288 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal reg_293 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal reg_298 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal grp_fu_240_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_last_V_reg_837 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal grp_fu_268_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i15_last_reg_842 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal trunc_ln164_fu_735_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln164_reg_855 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal trunc_ln164_3_reg_860 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal trunc_ln164_4_reg_865 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal tmp_reg_870 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    signal tmp_i67_last_reg_875 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_last_V_1_reg_888 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal header_qp_V_reg_893 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal header_size_V_fu_793_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal header_size_V_reg_898 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal tmp_7_fu_797_p8 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln174_fu_822_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_empty_phi_fu_217_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_reg_214 : STD_LOGIC_VECTOR (0 downto 0);
    signal blockUserData_load_load_fu_303_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal stopUserData_read_read_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln15_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal userDataSize_s_V_read_nbread_fu_184_p2_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal write_r_4_fu_317_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal read_r_4_fu_313_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal or_ln1347_2_fu_335_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln1347_5_fu_343_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln44_3_fu_351_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal or_ln1346_2_fu_361_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln46_1_fu_369_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln1347_3_fu_327_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln1347_4_fu_331_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln44_2_fu_347_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_fu_379_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_fu_321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln878_2_fu_395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln878_3_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln44_1_fu_355_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln46_1_fu_373_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal and_ln878_2_fu_389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln878_1_fu_385_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal xor_ln878_3_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln878_3_fu_407_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln878_4_fu_421_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln878_5_fu_429_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal write_r_fu_454_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal read_r_fu_450_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal or_ln1_fu_472_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln1347_2_fu_480_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln44_1_fu_488_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal or_ln2_fu_498_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln46_fu_506_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln1347_fu_464_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln1347_1_fu_468_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln44_fu_484_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln1347_fu_516_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal icmp_ln878_1_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln878_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln878_1_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln44_fu_492_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln46_fu_510_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal and_ln878_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln878_fu_522_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal xor_ln878_1_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln878_fu_544_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln878_1_fu_558_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln878_2_fu_566_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal write_r_5_fu_595_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal read_r_5_fu_591_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal or_ln1347_3_fu_619_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln1347_8_fu_627_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln44_5_fu_635_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal or_ln1346_3_fu_645_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln46_2_fu_653_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln1347_6_fu_611_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln1347_7_fu_615_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln44_4_fu_631_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_1_fu_663_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal icmp_ln878_4_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln878_4_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln878_5_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln44_2_fu_639_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln46_2_fu_657_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal and_ln878_4_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1347_fu_669_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal xor_ln878_5_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln878_6_fu_691_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln878_7_fu_705_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln878_8_fu_713_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal icmp_ln84_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_fu_812_p5 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_userData_s_V_data_V_U_apdone_blk : STD_LOGIC;
    signal userData_s_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal userData_s_TVALID_int_regslice : STD_LOGIC;
    signal userData_s_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_userData_s_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_userData_s_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal userData_s_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_userData_s_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_userData_s_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_userData_s_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal userData_s_TSTRB_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_userData_s_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_userData_s_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_userData_s_V_last_V_U_apdone_blk : STD_LOGIC;
    signal userData_s_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_userData_s_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_userData_s_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_userData_s_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal userData_s_TDEST_int_regslice : STD_LOGIC_VECTOR (12 downto 0);
    signal regslice_both_userData_s_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_userData_s_V_dest_V_U_ack_in : STD_LOGIC;
    signal regslice_both_userDataSize_s_V_U_apdone_blk : STD_LOGIC;
    signal userDataSize_s_V_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal userDataSize_s_V_TVALID_int_regslice : STD_LOGIC;
    signal userDataSize_s_V_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_userDataSize_s_V_U_ack_in : STD_LOGIC;
    signal regslice_both_nacANDretranssmitHeader_s_V_U_apdone_blk : STD_LOGIC;
    signal nacANDretranssmitHeader_s_V_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal nacANDretranssmitHeader_s_V_TVALID_int_regslice : STD_LOGIC;
    signal nacANDretranssmitHeader_s_V_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_nacANDretranssmitHeader_s_V_U_ack_in : STD_LOGIC;
    signal regslice_both_nacANDretranssmitData_s_V_data_V_U_apdone_blk : STD_LOGIC;
    signal nacANDretranssmitData_s_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal nacANDretranssmitData_s_TVALID_int_regslice : STD_LOGIC;
    signal nacANDretranssmitData_s_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_nacANDretranssmitData_s_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_nacANDretranssmitData_s_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal nacANDretranssmitData_s_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_nacANDretranssmitData_s_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_nacANDretranssmitData_s_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_nacANDretranssmitData_s_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal nacANDretranssmitData_s_TSTRB_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_nacANDretranssmitData_s_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_nacANDretranssmitData_s_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_nacANDretranssmitData_s_V_last_V_U_apdone_blk : STD_LOGIC;
    signal nacANDretranssmitData_s_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_nacANDretranssmitData_s_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_nacANDretranssmitData_s_V_last_V_U_ack_in : STD_LOGIC;
    signal outToWRITEHeader_s_V_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal outToWRITEHeader_s_V_TVALID_int_regslice : STD_LOGIC;
    signal outToWRITEHeader_s_V_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_outToWRITEHeader_s_V_U_vld_out : STD_LOGIC;
    signal outToWRITEData_s_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal outToWRITEData_s_TVALID_int_regslice : STD_LOGIC;
    signal outToWRITEData_s_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_outToWRITEData_s_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outToWRITEData_s_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal outToWRITEData_s_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_outToWRITEData_s_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outToWRITEData_s_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outToWRITEData_s_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal outToWRITEData_s_TSTRB_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_outToWRITEData_s_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outToWRITEData_s_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outToWRITEData_s_V_last_V_U_apdone_blk : STD_LOGIC;
    signal outToWRITEData_s_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_outToWRITEData_s_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outToWRITEData_s_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_readPSN_l_V_U_apdone_blk : STD_LOGIC;
    signal readPSN_l_V_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal readPSN_l_V_TVALID_int_regslice : STD_LOGIC;
    signal readPSN_l_V_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_readPSN_l_V_U_ack_in : STD_LOGIC;
    signal regslice_both_writePSN_l_V_U_apdone_blk : STD_LOGIC;
    signal writePSN_l_V_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal writePSN_l_V_TVALID_int_regslice : STD_LOGIC;
    signal writePSN_l_V_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_writePSN_l_V_U_ack_in : STD_LOGIC;
    signal ap_condition_256 : BOOLEAN;
    signal ap_condition_413 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component tx_syncroniceWritesAndInterconnect_dev_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_userData_s_V_data_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => userData_s_TDATA,
        vld_in => userData_s_TVALID,
        ack_in => regslice_both_userData_s_V_data_V_U_ack_in,
        data_out => userData_s_TDATA_int_regslice,
        vld_out => userData_s_TVALID_int_regslice,
        ack_out => userData_s_TREADY_int_regslice,
        apdone_blk => regslice_both_userData_s_V_data_V_U_apdone_blk);

    regslice_both_userData_s_V_keep_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => userData_s_TKEEP,
        vld_in => userData_s_TVALID,
        ack_in => regslice_both_userData_s_V_keep_V_U_ack_in,
        data_out => userData_s_TKEEP_int_regslice,
        vld_out => regslice_both_userData_s_V_keep_V_U_vld_out,
        ack_out => userData_s_TREADY_int_regslice,
        apdone_blk => regslice_both_userData_s_V_keep_V_U_apdone_blk);

    regslice_both_userData_s_V_strb_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => userData_s_TSTRB,
        vld_in => userData_s_TVALID,
        ack_in => regslice_both_userData_s_V_strb_V_U_ack_in,
        data_out => userData_s_TSTRB_int_regslice,
        vld_out => regslice_both_userData_s_V_strb_V_U_vld_out,
        ack_out => userData_s_TREADY_int_regslice,
        apdone_blk => regslice_both_userData_s_V_strb_V_U_apdone_blk);

    regslice_both_userData_s_V_last_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => userData_s_TLAST,
        vld_in => userData_s_TVALID,
        ack_in => regslice_both_userData_s_V_last_V_U_ack_in,
        data_out => userData_s_TLAST_int_regslice,
        vld_out => regslice_both_userData_s_V_last_V_U_vld_out,
        ack_out => userData_s_TREADY_int_regslice,
        apdone_blk => regslice_both_userData_s_V_last_V_U_apdone_blk);

    regslice_both_userData_s_V_dest_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 13)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => userData_s_TDEST,
        vld_in => userData_s_TVALID,
        ack_in => regslice_both_userData_s_V_dest_V_U_ack_in,
        data_out => userData_s_TDEST_int_regslice,
        vld_out => regslice_both_userData_s_V_dest_V_U_vld_out,
        ack_out => userData_s_TREADY_int_regslice,
        apdone_blk => regslice_both_userData_s_V_dest_V_U_apdone_blk);

    regslice_both_userDataSize_s_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => userDataSize_s_V_TDATA,
        vld_in => userDataSize_s_V_TVALID,
        ack_in => regslice_both_userDataSize_s_V_U_ack_in,
        data_out => userDataSize_s_V_TDATA_int_regslice,
        vld_out => userDataSize_s_V_TVALID_int_regslice,
        ack_out => userDataSize_s_V_TREADY_int_regslice,
        apdone_blk => regslice_both_userDataSize_s_V_U_apdone_blk);

    regslice_both_nacANDretranssmitHeader_s_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => nacANDretranssmitHeader_s_V_TDATA,
        vld_in => nacANDretranssmitHeader_s_V_TVALID,
        ack_in => regslice_both_nacANDretranssmitHeader_s_V_U_ack_in,
        data_out => nacANDretranssmitHeader_s_V_TDATA_int_regslice,
        vld_out => nacANDretranssmitHeader_s_V_TVALID_int_regslice,
        ack_out => nacANDretranssmitHeader_s_V_TREADY_int_regslice,
        apdone_blk => regslice_both_nacANDretranssmitHeader_s_V_U_apdone_blk);

    regslice_both_nacANDretranssmitData_s_V_data_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => nacANDretranssmitData_s_TDATA,
        vld_in => nacANDretranssmitData_s_TVALID,
        ack_in => regslice_both_nacANDretranssmitData_s_V_data_V_U_ack_in,
        data_out => nacANDretranssmitData_s_TDATA_int_regslice,
        vld_out => nacANDretranssmitData_s_TVALID_int_regslice,
        ack_out => nacANDretranssmitData_s_TREADY_int_regslice,
        apdone_blk => regslice_both_nacANDretranssmitData_s_V_data_V_U_apdone_blk);

    regslice_both_nacANDretranssmitData_s_V_keep_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => nacANDretranssmitData_s_TKEEP,
        vld_in => nacANDretranssmitData_s_TVALID,
        ack_in => regslice_both_nacANDretranssmitData_s_V_keep_V_U_ack_in,
        data_out => nacANDretranssmitData_s_TKEEP_int_regslice,
        vld_out => regslice_both_nacANDretranssmitData_s_V_keep_V_U_vld_out,
        ack_out => nacANDretranssmitData_s_TREADY_int_regslice,
        apdone_blk => regslice_both_nacANDretranssmitData_s_V_keep_V_U_apdone_blk);

    regslice_both_nacANDretranssmitData_s_V_strb_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => nacANDretranssmitData_s_TSTRB,
        vld_in => nacANDretranssmitData_s_TVALID,
        ack_in => regslice_both_nacANDretranssmitData_s_V_strb_V_U_ack_in,
        data_out => nacANDretranssmitData_s_TSTRB_int_regslice,
        vld_out => regslice_both_nacANDretranssmitData_s_V_strb_V_U_vld_out,
        ack_out => nacANDretranssmitData_s_TREADY_int_regslice,
        apdone_blk => regslice_both_nacANDretranssmitData_s_V_strb_V_U_apdone_blk);

    regslice_both_nacANDretranssmitData_s_V_last_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => nacANDretranssmitData_s_TLAST,
        vld_in => nacANDretranssmitData_s_TVALID,
        ack_in => regslice_both_nacANDretranssmitData_s_V_last_V_U_ack_in,
        data_out => nacANDretranssmitData_s_TLAST_int_regslice,
        vld_out => regslice_both_nacANDretranssmitData_s_V_last_V_U_vld_out,
        ack_out => nacANDretranssmitData_s_TREADY_int_regslice,
        apdone_blk => regslice_both_nacANDretranssmitData_s_V_last_V_U_apdone_blk);

    regslice_both_outToWRITEHeader_s_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outToWRITEHeader_s_V_TDATA_int_regslice,
        vld_in => outToWRITEHeader_s_V_TVALID_int_regslice,
        ack_in => outToWRITEHeader_s_V_TREADY_int_regslice,
        data_out => outToWRITEHeader_s_V_TDATA,
        vld_out => regslice_both_outToWRITEHeader_s_V_U_vld_out,
        ack_out => outToWRITEHeader_s_V_TREADY,
        apdone_blk => regslice_both_outToWRITEHeader_s_V_U_apdone_blk);

    regslice_both_outToWRITEData_s_V_data_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outToWRITEData_s_TDATA_int_regslice,
        vld_in => outToWRITEData_s_TVALID_int_regslice,
        ack_in => outToWRITEData_s_TREADY_int_regslice,
        data_out => outToWRITEData_s_TDATA,
        vld_out => regslice_both_outToWRITEData_s_V_data_V_U_vld_out,
        ack_out => outToWRITEData_s_TREADY,
        apdone_blk => regslice_both_outToWRITEData_s_V_data_V_U_apdone_blk);

    regslice_both_outToWRITEData_s_V_keep_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outToWRITEData_s_TKEEP_int_regslice,
        vld_in => outToWRITEData_s_TVALID_int_regslice,
        ack_in => regslice_both_outToWRITEData_s_V_keep_V_U_ack_in_dummy,
        data_out => outToWRITEData_s_TKEEP,
        vld_out => regslice_both_outToWRITEData_s_V_keep_V_U_vld_out,
        ack_out => outToWRITEData_s_TREADY,
        apdone_blk => regslice_both_outToWRITEData_s_V_keep_V_U_apdone_blk);

    regslice_both_outToWRITEData_s_V_strb_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outToWRITEData_s_TSTRB_int_regslice,
        vld_in => outToWRITEData_s_TVALID_int_regslice,
        ack_in => regslice_both_outToWRITEData_s_V_strb_V_U_ack_in_dummy,
        data_out => outToWRITEData_s_TSTRB,
        vld_out => regslice_both_outToWRITEData_s_V_strb_V_U_vld_out,
        ack_out => outToWRITEData_s_TREADY,
        apdone_blk => regslice_both_outToWRITEData_s_V_strb_V_U_apdone_blk);

    regslice_both_outToWRITEData_s_V_last_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outToWRITEData_s_TLAST_int_regslice,
        vld_in => outToWRITEData_s_TVALID_int_regslice,
        ack_in => regslice_both_outToWRITEData_s_V_last_V_U_ack_in_dummy,
        data_out => outToWRITEData_s_TLAST,
        vld_out => regslice_both_outToWRITEData_s_V_last_V_U_vld_out,
        ack_out => outToWRITEData_s_TREADY,
        apdone_blk => regslice_both_outToWRITEData_s_V_last_V_U_apdone_blk);

    regslice_both_readPSN_l_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => readPSN_l_V_TDATA,
        vld_in => readPSN_l_V_TVALID,
        ack_in => regslice_both_readPSN_l_V_U_ack_in,
        data_out => readPSN_l_V_TDATA_int_regslice,
        vld_out => readPSN_l_V_TVALID_int_regslice,
        ack_out => readPSN_l_V_TREADY_int_regslice,
        apdone_blk => regslice_both_readPSN_l_V_U_apdone_blk);

    regslice_both_writePSN_l_V_U : component tx_syncroniceWritesAndInterconnect_dev_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => writePSN_l_V_TDATA,
        vld_in => writePSN_l_V_TVALID,
        ack_in => regslice_both_writePSN_l_V_U_ack_in,
        data_out => writePSN_l_V_TDATA_int_regslice,
        vld_out => writePSN_l_V_TVALID_int_regslice,
        ack_out => writePSN_l_V_TREADY_int_regslice,
        apdone_blk => regslice_both_writePSN_l_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_rst_n_inv <= ap_const_logic_0;
            else
                ap_rst_n_inv <= ap_rst_reg_1;
            end if;
        end if;
    end process;


    ap_rst_reg_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_rst_reg_1 <= ap_const_logic_0;
            else
                ap_rst_reg_1 <= ap_rst_reg_2;
            end if;
        end if;
    end process;


    ap_rst_reg_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_rst_reg_2 <= ap_const_logic_0;
            else
                                ap_rst_reg_2 <= not(ap_rst_n);
            end if;
        end if;
    end process;


    blockUserData_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                blockUserData <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_256)) then
                    if ((blockUserData_load_load_fu_303_p1 = ap_const_lv1_1)) then 
                        blockUserData <= icmp_ln15_fu_574_p2;
                    elsif (((stopUserData_read_read_fu_146_p2 = ap_const_lv1_1) and (blockUserData_load_load_fu_303_p1 = ap_const_lv1_0))) then 
                        blockUserData <= icmp_ln20_fu_437_p2;
                    elsif (((stopUserData_read_read_fu_146_p2 = ap_const_lv1_0) and (blockUserData_load_load_fu_303_p1 = ap_const_lv1_0))) then 
                        blockUserData <= ap_const_lv1_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    data_last_V_1_reg_888_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_last_V_1_reg_888 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln90_fu_721_p2 = ap_const_lv1_1) and (userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0)) or ((userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_0) and (state = ap_const_lv2_0))))) then 
                    data_last_V_1_reg_888 <= userData_s_TLAST_int_regslice;
                end if; 
            end if;
        end if;
    end process;


    data_last_V_reg_837_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_last_V_reg_837 <= ap_const_lv1_0;
            else
                if (((state = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_last_V_reg_837 <= userData_s_TLAST_int_regslice;
                end if; 
            end if;
        end if;
    end process;


    header_qp_V_reg_893_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                header_qp_V_reg_893 <= ap_const_lv13_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln90_fu_721_p2 = ap_const_lv1_1) and (userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0)) or ((userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_0) and (state = ap_const_lv2_0))))) then 
                    header_qp_V_reg_893 <= userData_s_TDEST_int_regslice;
                end if; 
            end if;
        end if;
    end process;


    header_size_V_reg_898_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                header_size_V_reg_898 <= ap_const_lv10_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln90_fu_721_p2 = ap_const_lv1_1) and (userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0)) or ((userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_0) and (state = ap_const_lv2_0))))) then 
                    header_size_V_reg_898 <= header_size_V_fu_793_p1;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln90_reg_847_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                icmp_ln90_reg_847 <= ap_const_lv1_0;
            else
                if (((state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    icmp_ln90_reg_847 <= icmp_ln90_fu_721_p2;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln90_reg_847_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                icmp_ln90_reg_847_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    icmp_ln90_reg_847_pp0_iter1_reg <= icmp_ln90_reg_847;
                end if; 
            end if;
        end if;
    end process;


    or_ln40_reg_880_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                or_ln40_reg_880 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln90_fu_721_p2 = ap_const_lv1_1) and (state = ap_const_lv2_0)) or ((nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_0) and (state = ap_const_lv2_0))))) then 
                    or_ln40_reg_880 <= or_ln40_fu_775_p2;
                end if; 
            end if;
        end if;
    end process;


    or_ln40_reg_880_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                or_ln40_reg_880_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    or_ln40_reg_880_pp0_iter1_reg <= or_ln40_reg_880;
                end if; 
            end if;
        end if;
    end process;


    p_vld2_reg_884_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_vld2_reg_884 <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln90_fu_721_p2 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0)) or ((or_ln40_fu_775_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_0) and (state = ap_const_lv2_0))))) then 
                    p_vld2_reg_884 <= userDataSize_s_V_read_nbread_fu_184_p2_0;
                end if; 
            end if;
        end if;
    end process;


    p_vld2_reg_884_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_vld2_reg_884_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_vld2_reg_884_pp0_iter1_reg <= p_vld2_reg_884;
                end if; 
            end if;
        end if;
    end process;


    p_vld_reg_851_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_vld_reg_851 <= ap_const_lv1_0;
            else
                if (((icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_vld_reg_851 <= nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0;
                end if; 
            end if;
        end if;
    end process;


    p_vld_reg_851_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                p_vld_reg_851_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_vld_reg_851_pp0_iter1_reg <= p_vld_reg_851;
                end if; 
            end if;
        end if;
    end process;


    reg_278_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                reg_278 <= ap_const_lv512_lc_1;
            else
                if ((((state = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln90_fu_721_p2 = ap_const_lv1_1) and (userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0)) or ((userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_0) and (state = ap_const_lv2_0)))))) then 
                    reg_278 <= userData_s_TDATA_int_regslice;
                end if; 
            end if;
        end if;
    end process;


    reg_283_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                reg_283 <= ap_const_lv64_0;
            else
                if ((((state = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln90_fu_721_p2 = ap_const_lv1_1) and (userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0)) or ((userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_0) and (state = ap_const_lv2_0)))))) then 
                    reg_283 <= userData_s_TKEEP_int_regslice;
                end if; 
            end if;
        end if;
    end process;


    reg_288_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                reg_288 <= ap_const_lv512_lc_1;
            else
                if ((((state = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_1) and (state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    reg_288 <= nacANDretranssmitData_s_TDATA_int_regslice;
                end if; 
            end if;
        end if;
    end process;


    reg_293_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                reg_293 <= ap_const_lv64_0;
            else
                if ((((state = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_1) and (state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    reg_293 <= nacANDretranssmitData_s_TKEEP_int_regslice;
                end if; 
            end if;
        end if;
    end process;


    reg_298_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                reg_298 <= ap_const_lv64_0;
            else
                if ((((state = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_1) and (state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    reg_298 <= nacANDretranssmitData_s_TSTRB_int_regslice;
                end if; 
            end if;
        end if;
    end process;


    state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                state <= ap_const_lv2_0;
            else
                if ((((state = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (grp_fu_268_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_1) and (state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (grp_fu_268_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    state <= ap_const_lv2_1;
                elsif ((((state = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (grp_fu_268_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_1) and (state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (grp_fu_268_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((state = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (grp_fu_240_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln90_fu_721_p2 = ap_const_lv1_1) and (userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0) and (grp_fu_240_p1 = ap_const_lv1_1)) or ((userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_0) and (state = ap_const_lv2_0) and (grp_fu_240_p1 = ap_const_lv1_1)))))) then 
                    state <= ap_const_lv2_0;
                elsif ((((state = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (grp_fu_240_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln90_fu_721_p2 = ap_const_lv1_1) and (userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0) and (grp_fu_240_p1 = ap_const_lv1_0)) or ((userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_0) and (state = ap_const_lv2_0) and (grp_fu_240_p1 = ap_const_lv1_0)))))) then 
                    state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    state_load_reg_833_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                state_load_reg_833 <= ap_const_lv2_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    state_load_reg_833 <= state;
                end if; 
            end if;
        end if;
    end process;


    state_load_reg_833_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                state_load_reg_833_pp0_iter1_reg <= ap_const_lv2_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    state_load_reg_833_pp0_iter1_reg <= state_load_reg_833;
                end if; 
            end if;
        end if;
    end process;


    tmp_i15_last_reg_842_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                tmp_i15_last_reg_842 <= ap_const_lv1_0;
            else
                if (((state = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    tmp_i15_last_reg_842 <= nacANDretranssmitData_s_TLAST_int_regslice;
                end if; 
            end if;
        end if;
    end process;


    tmp_i67_last_reg_875_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                tmp_i67_last_reg_875 <= ap_const_lv1_0;
            else
                if (((icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_1) and (state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    tmp_i67_last_reg_875 <= nacANDretranssmitData_s_TLAST_int_regslice;
                end if; 
            end if;
        end if;
    end process;


    tmp_reg_870_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                tmp_reg_870 <= ap_const_lv29_0;
            else
                if (((icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    tmp_reg_870 <= nacANDretranssmitHeader_s_V_TDATA_int_regslice(44 downto 16);
                end if; 
            end if;
        end if;
    end process;


    trunc_ln164_3_reg_860_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                trunc_ln164_3_reg_860 <= ap_const_lv10_0;
            else
                if (((icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    trunc_ln164_3_reg_860 <= nacANDretranssmitHeader_s_V_TDATA_int_regslice(57 downto 48);
                end if; 
            end if;
        end if;
    end process;


    trunc_ln164_4_reg_865_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                trunc_ln164_4_reg_865 <= ap_const_lv64_0;
            else
                if (((icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    trunc_ln164_4_reg_865 <= nacANDretranssmitHeader_s_V_TDATA_int_regslice(127 downto 64);
                end if; 
            end if;
        end if;
    end process;


    trunc_ln164_reg_855_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                trunc_ln164_reg_855 <= ap_const_lv2_0;
            else
                if (((icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    trunc_ln164_reg_855 <= trunc_ln164_fu_735_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    and_ln878_1_fu_538_p2 <= (xor_ln878_fu_532_p2 and icmp_ln878_1_fu_458_p2);
    and_ln878_2_fu_389_p2 <= (icmp_ln878_3_fu_321_p2 and grp_fu_226_p2);
    and_ln878_3_fu_401_p2 <= (xor_ln878_2_fu_395_p2 and icmp_ln878_3_fu_321_p2);
    and_ln878_4_fu_673_p2 <= (icmp_ln878_5_fu_605_p2 and icmp_ln878_4_fu_599_p2);
    and_ln878_5_fu_685_p2 <= (xor_ln878_4_fu_679_p2 and icmp_ln878_5_fu_605_p2);
    and_ln878_fu_526_p2 <= (icmp_ln878_1_fu_458_p2 and grp_fu_226_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(state, ap_enable_reg_pp0_iter1, state_load_reg_833, ap_enable_reg_pp0_iter2, state_load_reg_833_pp0_iter1_reg, ap_predicate_op151_read_state1, ap_predicate_op168_read_state1, ap_predicate_op182_write_state2, ap_predicate_op183_write_state2, ap_predicate_op186_write_state2, ap_predicate_op187_write_state2, ap_predicate_op190_write_state3, ap_predicate_op191_write_state3, ap_predicate_op192_write_state3, ap_predicate_op193_write_state3, regslice_both_outToWRITEHeader_s_V_U_apdone_blk, regslice_both_outToWRITEData_s_V_data_V_U_apdone_blk, userData_s_TVALID_int_regslice, nacANDretranssmitData_s_TVALID_int_regslice, outToWRITEHeader_s_V_TREADY_int_regslice, outToWRITEData_s_TREADY_int_regslice, readPSN_l_V_TVALID_int_regslice, writePSN_l_V_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and ((readPSN_l_V_TVALID_int_regslice = ap_const_logic_0) or (writePSN_l_V_TVALID_int_regslice = ap_const_logic_0) or ((nacANDretranssmitData_s_TVALID_int_regslice = ap_const_logic_0) and (state = ap_const_lv2_1)) or ((nacANDretranssmitData_s_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op151_read_state1 = ap_const_boolean_1)) or ((userData_s_TVALID_int_regslice = ap_const_logic_0) and (state = ap_const_lv2_2)) or ((userData_s_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op168_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_outToWRITEData_s_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_outToWRITEHeader_s_V_U_apdone_blk = ap_const_logic_1) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op193_write_state3 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op191_write_state3 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_2)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op192_write_state3 = ap_const_boolean_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op190_write_state3 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op187_write_state2 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op183_write_state2 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833 = ap_const_lv2_2)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833 = ap_const_lv2_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op186_write_state2 = ap_const_boolean_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op182_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(state, ap_enable_reg_pp0_iter1, state_load_reg_833, ap_enable_reg_pp0_iter2, state_load_reg_833_pp0_iter1_reg, ap_predicate_op151_read_state1, ap_predicate_op168_read_state1, ap_predicate_op182_write_state2, ap_predicate_op183_write_state2, ap_predicate_op186_write_state2, ap_predicate_op187_write_state2, ap_block_state2_io, ap_predicate_op190_write_state3, ap_predicate_op191_write_state3, ap_predicate_op192_write_state3, ap_predicate_op193_write_state3, regslice_both_outToWRITEHeader_s_V_U_apdone_blk, regslice_both_outToWRITEData_s_V_data_V_U_apdone_blk, ap_block_state3_io, userData_s_TVALID_int_regslice, nacANDretranssmitData_s_TVALID_int_regslice, outToWRITEHeader_s_V_TREADY_int_regslice, outToWRITEData_s_TREADY_int_regslice, readPSN_l_V_TVALID_int_regslice, writePSN_l_V_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and ((readPSN_l_V_TVALID_int_regslice = ap_const_logic_0) or (writePSN_l_V_TVALID_int_regslice = ap_const_logic_0) or ((nacANDretranssmitData_s_TVALID_int_regslice = ap_const_logic_0) and (state = ap_const_lv2_1)) or ((nacANDretranssmitData_s_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op151_read_state1 = ap_const_boolean_1)) or ((userData_s_TVALID_int_regslice = ap_const_logic_0) and (state = ap_const_lv2_2)) or ((userData_s_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op168_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_outToWRITEData_s_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_outToWRITEHeader_s_V_U_apdone_blk = ap_const_logic_1) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op193_write_state3 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op191_write_state3 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_2)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op192_write_state3 = ap_const_boolean_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op190_write_state3 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op187_write_state2 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op183_write_state2 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833 = ap_const_lv2_2)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833 = ap_const_lv2_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op186_write_state2 = ap_const_boolean_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op182_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(state, ap_enable_reg_pp0_iter1, state_load_reg_833, ap_enable_reg_pp0_iter2, state_load_reg_833_pp0_iter1_reg, ap_predicate_op151_read_state1, ap_predicate_op168_read_state1, ap_predicate_op182_write_state2, ap_predicate_op183_write_state2, ap_predicate_op186_write_state2, ap_predicate_op187_write_state2, ap_block_state2_io, ap_predicate_op190_write_state3, ap_predicate_op191_write_state3, ap_predicate_op192_write_state3, ap_predicate_op193_write_state3, regslice_both_outToWRITEHeader_s_V_U_apdone_blk, regslice_both_outToWRITEData_s_V_data_V_U_apdone_blk, ap_block_state3_io, userData_s_TVALID_int_regslice, nacANDretranssmitData_s_TVALID_int_regslice, outToWRITEHeader_s_V_TREADY_int_regslice, outToWRITEData_s_TREADY_int_regslice, readPSN_l_V_TVALID_int_regslice, writePSN_l_V_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and ((readPSN_l_V_TVALID_int_regslice = ap_const_logic_0) or (writePSN_l_V_TVALID_int_regslice = ap_const_logic_0) or ((nacANDretranssmitData_s_TVALID_int_regslice = ap_const_logic_0) and (state = ap_const_lv2_1)) or ((nacANDretranssmitData_s_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op151_read_state1 = ap_const_boolean_1)) or ((userData_s_TVALID_int_regslice = ap_const_logic_0) and (state = ap_const_lv2_2)) or ((userData_s_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op168_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (regslice_both_outToWRITEData_s_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_outToWRITEHeader_s_V_U_apdone_blk = ap_const_logic_1) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op193_write_state3 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op191_write_state3 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_2)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op192_write_state3 = ap_const_boolean_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op190_write_state3 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op187_write_state2 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op183_write_state2 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833 = ap_const_lv2_2)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833 = ap_const_lv2_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op186_write_state2 = ap_const_boolean_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op182_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(state, ap_predicate_op151_read_state1, ap_predicate_op168_read_state1, userData_s_TVALID_int_regslice, nacANDretranssmitData_s_TVALID_int_regslice, readPSN_l_V_TVALID_int_regslice, writePSN_l_V_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((readPSN_l_V_TVALID_int_regslice = ap_const_logic_0) or (writePSN_l_V_TVALID_int_regslice = ap_const_logic_0) or ((nacANDretranssmitData_s_TVALID_int_regslice = ap_const_logic_0) and (state = ap_const_lv2_1)) or ((nacANDretranssmitData_s_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op151_read_state1 = ap_const_boolean_1)) or ((userData_s_TVALID_int_regslice = ap_const_logic_0) and (state = ap_const_lv2_2)) or ((userData_s_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op168_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_io_assign_proc : process(state_load_reg_833, ap_predicate_op182_write_state2, ap_predicate_op183_write_state2, ap_predicate_op186_write_state2, ap_predicate_op187_write_state2, outToWRITEHeader_s_V_TREADY_int_regslice, outToWRITEData_s_TREADY_int_regslice)
    begin
                ap_block_state2_io <= (((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op187_write_state2 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op183_write_state2 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833 = ap_const_lv2_2)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833 = ap_const_lv2_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op186_write_state2 = ap_const_boolean_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op182_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(state_load_reg_833, ap_predicate_op182_write_state2, ap_predicate_op183_write_state2, ap_predicate_op186_write_state2, ap_predicate_op187_write_state2, outToWRITEHeader_s_V_TREADY_int_regslice, outToWRITEData_s_TREADY_int_regslice)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op187_write_state2 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op183_write_state2 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833 = ap_const_lv2_2)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833 = ap_const_lv2_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op186_write_state2 = ap_const_boolean_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op182_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state3_io_assign_proc : process(state_load_reg_833_pp0_iter1_reg, ap_predicate_op190_write_state3, ap_predicate_op191_write_state3, ap_predicate_op192_write_state3, ap_predicate_op193_write_state3, outToWRITEHeader_s_V_TREADY_int_regslice, outToWRITEData_s_TREADY_int_regslice)
    begin
                ap_block_state3_io <= (((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op193_write_state3 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op191_write_state3 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_2)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op192_write_state3 = ap_const_boolean_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op190_write_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(state_load_reg_833_pp0_iter1_reg, ap_predicate_op190_write_state3, ap_predicate_op191_write_state3, ap_predicate_op192_write_state3, ap_predicate_op193_write_state3, regslice_both_outToWRITEHeader_s_V_U_apdone_blk, regslice_both_outToWRITEData_s_V_data_V_U_apdone_blk, outToWRITEHeader_s_V_TREADY_int_regslice, outToWRITEData_s_TREADY_int_regslice)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((regslice_both_outToWRITEData_s_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_outToWRITEHeader_s_V_U_apdone_blk = ap_const_logic_1) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op193_write_state3 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op191_write_state3 = ap_const_boolean_1)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_2)) or ((outToWRITEData_s_TREADY_int_regslice = ap_const_logic_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op192_write_state3 = ap_const_boolean_1)) or ((outToWRITEHeader_s_V_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op190_write_state3 = ap_const_boolean_1)));
    end process;


    ap_condition_256_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_256 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_413_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_413 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_empty_phi_fu_217_p6_assign_proc : process(icmp_ln20_fu_437_p2, ap_phi_reg_pp0_iter0_empty_reg_214, blockUserData_load_load_fu_303_p1, stopUserData_read_read_fu_146_p2, icmp_ln15_fu_574_p2)
    begin
        if ((blockUserData_load_load_fu_303_p1 = ap_const_lv1_1)) then 
            ap_phi_mux_empty_phi_fu_217_p6 <= icmp_ln15_fu_574_p2;
        elsif (((stopUserData_read_read_fu_146_p2 = ap_const_lv1_0) and (blockUserData_load_load_fu_303_p1 = ap_const_lv1_0))) then 
            ap_phi_mux_empty_phi_fu_217_p6 <= ap_const_lv1_0;
        elsif (((stopUserData_read_read_fu_146_p2 = ap_const_lv1_1) and (blockUserData_load_load_fu_303_p1 = ap_const_lv1_0))) then 
            ap_phi_mux_empty_phi_fu_217_p6 <= icmp_ln20_fu_437_p2;
        else 
            ap_phi_mux_empty_phi_fu_217_p6 <= ap_phi_reg_pp0_iter0_empty_reg_214;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_empty_reg_214 <= "X";

    ap_predicate_op151_read_state1_assign_proc : process(state, icmp_ln90_fu_721_p2, nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0)
    begin
                ap_predicate_op151_read_state1 <= ((icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_1) and (state = ap_const_lv2_0));
    end process;


    ap_predicate_op168_read_state1_assign_proc : process(state, or_ln40_fu_775_p2, icmp_ln90_fu_721_p2, nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0, userDataSize_s_V_read_nbread_fu_184_p2_0)
    begin
                ap_predicate_op168_read_state1 <= (((icmp_ln90_fu_721_p2 = ap_const_lv1_1) and (userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0)) or ((userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_0) and (state = ap_const_lv2_0)));
    end process;


    ap_predicate_op182_write_state2_assign_proc : process(state_load_reg_833, icmp_ln90_reg_847, p_vld_reg_851)
    begin
                ap_predicate_op182_write_state2 <= ((p_vld_reg_851 = ap_const_lv1_1) and (icmp_ln90_reg_847 = ap_const_lv1_0) and (state_load_reg_833 = ap_const_lv2_0));
    end process;


    ap_predicate_op183_write_state2_assign_proc : process(state_load_reg_833, icmp_ln90_reg_847, p_vld_reg_851)
    begin
                ap_predicate_op183_write_state2 <= ((p_vld_reg_851 = ap_const_lv1_1) and (icmp_ln90_reg_847 = ap_const_lv1_0) and (state_load_reg_833 = ap_const_lv2_0));
    end process;


    ap_predicate_op186_write_state2_assign_proc : process(state_load_reg_833, icmp_ln90_reg_847, p_vld_reg_851, or_ln40_reg_880, p_vld2_reg_884)
    begin
                ap_predicate_op186_write_state2 <= (((p_vld2_reg_884 = ap_const_lv1_1) and (or_ln40_reg_880 = ap_const_lv1_0) and (icmp_ln90_reg_847 = ap_const_lv1_1) and (state_load_reg_833 = ap_const_lv2_0)) or ((p_vld2_reg_884 = ap_const_lv1_1) and (or_ln40_reg_880 = ap_const_lv1_0) and (p_vld_reg_851 = ap_const_lv1_0) and (state_load_reg_833 = ap_const_lv2_0)));
    end process;


    ap_predicate_op187_write_state2_assign_proc : process(state_load_reg_833, icmp_ln90_reg_847, p_vld_reg_851, or_ln40_reg_880, p_vld2_reg_884)
    begin
                ap_predicate_op187_write_state2 <= (((p_vld2_reg_884 = ap_const_lv1_1) and (or_ln40_reg_880 = ap_const_lv1_0) and (icmp_ln90_reg_847 = ap_const_lv1_1) and (state_load_reg_833 = ap_const_lv2_0)) or ((p_vld2_reg_884 = ap_const_lv1_1) and (or_ln40_reg_880 = ap_const_lv1_0) and (p_vld_reg_851 = ap_const_lv1_0) and (state_load_reg_833 = ap_const_lv2_0)));
    end process;


    ap_predicate_op190_write_state3_assign_proc : process(state_load_reg_833_pp0_iter1_reg, icmp_ln90_reg_847_pp0_iter1_reg, p_vld_reg_851_pp0_iter1_reg)
    begin
                ap_predicate_op190_write_state3 <= ((p_vld_reg_851_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln90_reg_847_pp0_iter1_reg = ap_const_lv1_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_0));
    end process;


    ap_predicate_op191_write_state3_assign_proc : process(state_load_reg_833_pp0_iter1_reg, icmp_ln90_reg_847_pp0_iter1_reg, p_vld_reg_851_pp0_iter1_reg)
    begin
                ap_predicate_op191_write_state3 <= ((p_vld_reg_851_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln90_reg_847_pp0_iter1_reg = ap_const_lv1_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_0));
    end process;


    ap_predicate_op192_write_state3_assign_proc : process(state_load_reg_833_pp0_iter1_reg, icmp_ln90_reg_847_pp0_iter1_reg, p_vld_reg_851_pp0_iter1_reg, or_ln40_reg_880_pp0_iter1_reg, p_vld2_reg_884_pp0_iter1_reg)
    begin
                ap_predicate_op192_write_state3 <= (((p_vld2_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (or_ln40_reg_880_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln90_reg_847_pp0_iter1_reg = ap_const_lv1_1) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_0)) or ((p_vld2_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (or_ln40_reg_880_pp0_iter1_reg = ap_const_lv1_0) and (p_vld_reg_851_pp0_iter1_reg = ap_const_lv1_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_0)));
    end process;


    ap_predicate_op193_write_state3_assign_proc : process(state_load_reg_833_pp0_iter1_reg, icmp_ln90_reg_847_pp0_iter1_reg, p_vld_reg_851_pp0_iter1_reg, or_ln40_reg_880_pp0_iter1_reg, p_vld2_reg_884_pp0_iter1_reg)
    begin
                ap_predicate_op193_write_state3 <= (((p_vld2_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (or_ln40_reg_880_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln90_reg_847_pp0_iter1_reg = ap_const_lv1_1) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_0)) or ((p_vld2_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (or_ln40_reg_880_pp0_iter1_reg = ap_const_lv1_0) and (p_vld_reg_851_pp0_iter1_reg = ap_const_lv1_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_0)));
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;
    blockUserData_load_load_fu_303_p1 <= blockUserData;
    grp_fu_226_p2 <= "1" when (unsigned(writePSN_l_V_TDATA_int_regslice) < unsigned(readPSN_l_V_TDATA_int_regslice)) else "0";
    grp_fu_240_p1 <= userData_s_TLAST_int_regslice;
    grp_fu_268_p1 <= nacANDretranssmitData_s_TLAST_int_regslice;
    header_size_V_fu_793_p1 <= userDataSize_s_V_TDATA_int_regslice(10 - 1 downto 0);
    icmp_ln15_fu_574_p2 <= "0" when (select_ln878_2_fu_566_p3 = ap_const_lv22_0) else "1";
    icmp_ln20_fu_437_p2 <= "0" when (select_ln878_5_fu_429_p3 = ap_const_lv22_0) else "1";
    icmp_ln84_fu_769_p2 <= "1" when (signed(select_ln878_8_fu_713_p3) > signed(ap_const_lv22_FFFDF)) else "0";
    icmp_ln878_1_fu_458_p2 <= "1" when (unsigned(write_r_fu_454_p1) < unsigned(read_r_fu_450_p1)) else "0";
    icmp_ln878_3_fu_321_p2 <= "1" when (unsigned(write_r_4_fu_317_p1) < unsigned(read_r_4_fu_313_p1)) else "0";
    icmp_ln878_4_fu_599_p2 <= "1" when (unsigned(writePSN_l_V_TDATA_int_regslice) < unsigned(readPSN_l_V_TDATA_int_regslice)) else "0";
    icmp_ln878_5_fu_605_p2 <= "1" when (unsigned(write_r_5_fu_595_p1) < unsigned(read_r_5_fu_591_p1)) else "0";
    icmp_ln90_fu_721_p2 <= "1" when (signed(select_ln878_8_fu_713_p3) > signed(ap_const_lv22_FFFEE)) else "0";

    nacANDretranssmitData_s_TDATA_blk_n_assign_proc : process(state, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, icmp_ln90_fu_721_p2, nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0, nacANDretranssmitData_s_TVALID_int_regslice)
    begin
        if ((((state = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_1) and (state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            nacANDretranssmitData_s_TDATA_blk_n <= nacANDretranssmitData_s_TVALID_int_regslice;
        else 
            nacANDretranssmitData_s_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    nacANDretranssmitData_s_TREADY <= regslice_both_nacANDretranssmitData_s_V_data_V_U_ack_in;

    nacANDretranssmitData_s_TREADY_int_regslice_assign_proc : process(state, ap_CS_fsm_pp0_stage0, ap_predicate_op151_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((state = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op151_read_state1 = ap_const_boolean_1)))) then 
            nacANDretranssmitData_s_TREADY_int_regslice <= ap_const_logic_1;
        else 
            nacANDretranssmitData_s_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    nacANDretranssmitHeader_s_V_TREADY <= regslice_both_nacANDretranssmitHeader_s_V_U_ack_in;

    nacANDretranssmitHeader_s_V_TREADY_int_regslice_assign_proc : process(state, ap_CS_fsm_pp0_stage0, icmp_ln90_fu_721_p2, ap_block_pp0_stage0_11001, nacANDretranssmitHeader_s_V_TVALID_int_regslice)
    begin
        if (((nacANDretranssmitHeader_s_V_TVALID_int_regslice = ap_const_logic_1) and (icmp_ln90_fu_721_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            nacANDretranssmitHeader_s_V_TREADY_int_regslice <= ap_const_logic_1;
        else 
            nacANDretranssmitHeader_s_V_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 <= (0=>(nacANDretranssmitHeader_s_V_TVALID_int_regslice), others=>'-');
    or_ln1346_2_fu_361_p3 <= (ap_const_lv1_1 & read_r_4_fu_313_p1);
    or_ln1346_3_fu_645_p3 <= (ap_const_lv1_1 & read_r_5_fu_591_p1);
    or_ln1347_2_fu_335_p3 <= (ap_const_lv1_1 & write_r_4_fu_317_p1);
    or_ln1347_3_fu_619_p3 <= (ap_const_lv1_1 & write_r_5_fu_595_p1);
    or_ln1_fu_472_p3 <= (ap_const_lv1_1 & write_r_fu_454_p1);
    or_ln2_fu_498_p3 <= (ap_const_lv1_1 & read_r_fu_450_p1);
    or_ln40_fu_775_p2 <= (icmp_ln84_fu_769_p2 or ap_phi_mux_empty_phi_fu_217_p6);
    or_ln_fu_812_p5 <= (((header_size_V_reg_898 & ap_const_lv3_0) & header_qp_V_reg_893) & ap_const_lv32_0);

    outToWRITEData_s_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, state_load_reg_833, icmp_ln90_reg_847, p_vld_reg_851, ap_enable_reg_pp0_iter2, state_load_reg_833_pp0_iter1_reg, icmp_ln90_reg_847_pp0_iter1_reg, p_vld_reg_851_pp0_iter1_reg, or_ln40_reg_880, p_vld2_reg_884, or_ln40_reg_880_pp0_iter1_reg, p_vld2_reg_884_pp0_iter1_reg, outToWRITEData_s_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (state_load_reg_833 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (state_load_reg_833 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_vld_reg_851 = ap_const_lv1_1) and (icmp_ln90_reg_847 = ap_const_lv1_0) and (state_load_reg_833 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_vld2_reg_884 = ap_const_lv1_1) and (or_ln40_reg_880 = ap_const_lv1_0) and (icmp_ln90_reg_847 = ap_const_lv1_1) and (state_load_reg_833 = ap_const_lv2_0)) or ((p_vld2_reg_884 = ap_const_lv1_1) and (or_ln40_reg_880 = ap_const_lv1_0) and (p_vld_reg_851 = ap_const_lv1_0) and (state_load_reg_833 = ap_const_lv2_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (p_vld_reg_851_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln90_reg_847_pp0_iter1_reg = ap_const_lv1_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_vld2_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (or_ln40_reg_880_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln90_reg_847_pp0_iter1_reg = ap_const_lv1_1) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_0)) or ((p_vld2_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (or_ln40_reg_880_pp0_iter1_reg = ap_const_lv1_0) and (p_vld_reg_851_pp0_iter1_reg = ap_const_lv1_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_0)))))) then 
            outToWRITEData_s_TDATA_blk_n <= outToWRITEData_s_TREADY_int_regslice;
        else 
            outToWRITEData_s_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outToWRITEData_s_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, state_load_reg_833, reg_278, ap_predicate_op183_write_state2, ap_predicate_op187_write_state2, reg_288, ap_block_pp0_stage0_01001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (state_load_reg_833 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op183_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            outToWRITEData_s_TDATA_int_regslice <= reg_288;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (state_load_reg_833 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op187_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            outToWRITEData_s_TDATA_int_regslice <= reg_278;
        else 
            outToWRITEData_s_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    outToWRITEData_s_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, state_load_reg_833, ap_predicate_op183_write_state2, ap_predicate_op187_write_state2, reg_283, reg_293, ap_block_pp0_stage0_01001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (state_load_reg_833 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op183_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            outToWRITEData_s_TKEEP_int_regslice <= reg_293;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (state_load_reg_833 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op187_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            outToWRITEData_s_TKEEP_int_regslice <= reg_283;
        else 
            outToWRITEData_s_TKEEP_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    outToWRITEData_s_TLAST_int_regslice_assign_proc : process(state_load_reg_833, ap_predicate_op183_write_state2, ap_predicate_op187_write_state2, data_last_V_reg_837, tmp_i15_last_reg_842, tmp_i67_last_reg_875, data_last_V_1_reg_888, ap_condition_413)
    begin
        if ((ap_const_boolean_1 = ap_condition_413)) then
            if ((ap_predicate_op187_write_state2 = ap_const_boolean_1)) then 
                outToWRITEData_s_TLAST_int_regslice <= data_last_V_1_reg_888;
            elsif ((ap_predicate_op183_write_state2 = ap_const_boolean_1)) then 
                outToWRITEData_s_TLAST_int_regslice <= tmp_i67_last_reg_875;
            elsif ((state_load_reg_833 = ap_const_lv2_1)) then 
                outToWRITEData_s_TLAST_int_regslice <= tmp_i15_last_reg_842;
            elsif ((state_load_reg_833 = ap_const_lv2_2)) then 
                outToWRITEData_s_TLAST_int_regslice <= data_last_V_reg_837;
            else 
                outToWRITEData_s_TLAST_int_regslice <= "X";
            end if;
        else 
            outToWRITEData_s_TLAST_int_regslice <= "X";
        end if; 
    end process;


    outToWRITEData_s_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, state_load_reg_833, ap_predicate_op183_write_state2, ap_predicate_op187_write_state2, reg_298, ap_block_pp0_stage0_01001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (state_load_reg_833 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op183_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            outToWRITEData_s_TSTRB_int_regslice <= reg_298;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (state_load_reg_833 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op187_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            outToWRITEData_s_TSTRB_int_regslice <= ap_const_lv64_0;
        else 
            outToWRITEData_s_TSTRB_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    outToWRITEData_s_TVALID <= regslice_both_outToWRITEData_s_V_data_V_U_vld_out;

    outToWRITEData_s_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, state_load_reg_833, ap_predicate_op183_write_state2, ap_predicate_op187_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (state_load_reg_833 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (state_load_reg_833 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op187_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op183_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            outToWRITEData_s_TVALID_int_regslice <= ap_const_logic_1;
        else 
            outToWRITEData_s_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    outToWRITEHeader_s_V_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, state_load_reg_833, icmp_ln90_reg_847, p_vld_reg_851, ap_enable_reg_pp0_iter2, state_load_reg_833_pp0_iter1_reg, icmp_ln90_reg_847_pp0_iter1_reg, p_vld_reg_851_pp0_iter1_reg, or_ln40_reg_880, p_vld2_reg_884, or_ln40_reg_880_pp0_iter1_reg, p_vld2_reg_884_pp0_iter1_reg, outToWRITEHeader_s_V_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_vld_reg_851 = ap_const_lv1_1) and (icmp_ln90_reg_847 = ap_const_lv1_0) and (state_load_reg_833 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_vld2_reg_884 = ap_const_lv1_1) and (or_ln40_reg_880 = ap_const_lv1_0) and (icmp_ln90_reg_847 = ap_const_lv1_1) and (state_load_reg_833 = ap_const_lv2_0)) or ((p_vld2_reg_884 = ap_const_lv1_1) and (or_ln40_reg_880 = ap_const_lv1_0) and (p_vld_reg_851 = ap_const_lv1_0) and (state_load_reg_833 = ap_const_lv2_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (p_vld_reg_851_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln90_reg_847_pp0_iter1_reg = ap_const_lv1_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_vld2_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (or_ln40_reg_880_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln90_reg_847_pp0_iter1_reg = ap_const_lv1_1) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_0)) or ((p_vld2_reg_884_pp0_iter1_reg = ap_const_lv1_1) and (or_ln40_reg_880_pp0_iter1_reg = ap_const_lv1_0) and (p_vld_reg_851_pp0_iter1_reg = ap_const_lv1_0) and (state_load_reg_833_pp0_iter1_reg = ap_const_lv2_0)))))) then 
            outToWRITEHeader_s_V_TDATA_blk_n <= outToWRITEHeader_s_V_TREADY_int_regslice;
        else 
            outToWRITEHeader_s_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outToWRITEHeader_s_V_TDATA_int_regslice_assign_proc : process(ap_predicate_op182_write_state2, ap_predicate_op186_write_state2, tmp_7_fu_797_p8, zext_ln174_fu_822_p1, ap_condition_413)
    begin
        if ((ap_const_boolean_1 = ap_condition_413)) then
            if ((ap_predicate_op186_write_state2 = ap_const_boolean_1)) then 
                outToWRITEHeader_s_V_TDATA_int_regslice <= zext_ln174_fu_822_p1;
            elsif ((ap_predicate_op182_write_state2 = ap_const_boolean_1)) then 
                outToWRITEHeader_s_V_TDATA_int_regslice <= tmp_7_fu_797_p8;
            else 
                outToWRITEHeader_s_V_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            outToWRITEHeader_s_V_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    outToWRITEHeader_s_V_TVALID <= regslice_both_outToWRITEHeader_s_V_U_vld_out;

    outToWRITEHeader_s_V_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op182_write_state2, ap_predicate_op186_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op186_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op182_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            outToWRITEHeader_s_V_TVALID_int_regslice <= ap_const_logic_1;
        else 
            outToWRITEHeader_s_V_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    readPSN_l_V_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, readPSN_l_V_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            readPSN_l_V_TDATA_blk_n <= readPSN_l_V_TVALID_int_regslice;
        else 
            readPSN_l_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    readPSN_l_V_TREADY <= regslice_both_readPSN_l_V_U_ack_in;

    readPSN_l_V_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            readPSN_l_V_TREADY_int_regslice <= ap_const_logic_1;
        else 
            readPSN_l_V_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    read_r_4_fu_313_p1 <= readPSN_l_V_TDATA_int_regslice(20 - 1 downto 0);
    read_r_5_fu_591_p1 <= readPSN_l_V_TDATA_int_regslice(20 - 1 downto 0);
    read_r_fu_450_p1 <= readPSN_l_V_TDATA_int_regslice(20 - 1 downto 0);
    ret_1_fu_663_p2 <= std_logic_vector(unsigned(zext_ln1347_7_fu_615_p1) - unsigned(zext_ln44_4_fu_631_p1));
    ret_fu_379_p2 <= std_logic_vector(unsigned(zext_ln1347_4_fu_331_p1) - unsigned(zext_ln44_2_fu_347_p1));
    select_ln878_1_fu_558_p3 <= 
        sub_ln44_fu_492_p2 when (and_ln878_fu_526_p2(0) = '1') else 
        sext_ln878_fu_522_p1;
    select_ln878_2_fu_566_p3 <= 
        select_ln878_fu_544_p3 when (xor_ln878_1_fu_552_p2(0) = '1') else 
        select_ln878_1_fu_558_p3;
    select_ln878_3_fu_407_p3 <= 
        sub_ln44_1_fu_355_p2 when (and_ln878_3_fu_401_p2(0) = '1') else 
        sub_ln46_1_fu_373_p2;
    select_ln878_4_fu_421_p3 <= 
        sub_ln44_1_fu_355_p2 when (and_ln878_2_fu_389_p2(0) = '1') else 
        sext_ln878_1_fu_385_p1;
    select_ln878_5_fu_429_p3 <= 
        select_ln878_3_fu_407_p3 when (xor_ln878_3_fu_415_p2(0) = '1') else 
        select_ln878_4_fu_421_p3;
    select_ln878_6_fu_691_p3 <= 
        sub_ln44_2_fu_639_p2 when (and_ln878_5_fu_685_p2(0) = '1') else 
        sub_ln46_2_fu_657_p2;
    select_ln878_7_fu_705_p3 <= 
        sub_ln44_2_fu_639_p2 when (and_ln878_4_fu_673_p2(0) = '1') else 
        sext_ln1347_fu_669_p1;
    select_ln878_8_fu_713_p3 <= 
        select_ln878_6_fu_691_p3 when (xor_ln878_5_fu_699_p2(0) = '1') else 
        select_ln878_7_fu_705_p3;
    select_ln878_fu_544_p3 <= 
        sub_ln44_fu_492_p2 when (and_ln878_1_fu_538_p2(0) = '1') else 
        sub_ln46_fu_510_p2;
        sext_ln1347_fu_669_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_1_fu_663_p2),22));

        sext_ln878_1_fu_385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_fu_379_p2),22));

        sext_ln878_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1347_fu_516_p2),22));

    stopUserData_read_read_fu_146_p2 <= stopUserData;
    sub_ln1347_fu_516_p2 <= std_logic_vector(unsigned(zext_ln1347_1_fu_468_p1) - unsigned(zext_ln44_fu_484_p1));
    sub_ln44_1_fu_355_p2 <= std_logic_vector(unsigned(zext_ln1347_5_fu_343_p1) - unsigned(zext_ln44_3_fu_351_p1));
    sub_ln44_2_fu_639_p2 <= std_logic_vector(unsigned(zext_ln1347_8_fu_627_p1) - unsigned(zext_ln44_5_fu_635_p1));
    sub_ln44_fu_492_p2 <= std_logic_vector(unsigned(zext_ln1347_2_fu_480_p1) - unsigned(zext_ln44_1_fu_488_p1));
    sub_ln46_1_fu_373_p2 <= std_logic_vector(unsigned(zext_ln46_1_fu_369_p1) - unsigned(zext_ln1347_3_fu_327_p1));
    sub_ln46_2_fu_657_p2 <= std_logic_vector(unsigned(zext_ln46_2_fu_653_p1) - unsigned(zext_ln1347_6_fu_611_p1));
    sub_ln46_fu_510_p2 <= std_logic_vector(unsigned(zext_ln46_fu_506_p1) - unsigned(zext_ln1347_fu_464_p1));
    tmp_7_fu_797_p8 <= ((((((trunc_ln164_4_reg_865 & ap_const_lv6_0) & trunc_ln164_3_reg_860) & ap_const_lv3_0) & tmp_reg_870) & ap_const_lv14_0) & trunc_ln164_reg_855);
    trunc_ln164_fu_735_p1 <= nacANDretranssmitHeader_s_V_TDATA_int_regslice(2 - 1 downto 0);
    userDataSize_s_V_TREADY <= regslice_both_userDataSize_s_V_U_ack_in;

    userDataSize_s_V_TREADY_int_regslice_assign_proc : process(state, ap_CS_fsm_pp0_stage0, or_ln40_fu_775_p2, icmp_ln90_fu_721_p2, ap_block_pp0_stage0_11001, nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0, userDataSize_s_V_TVALID_int_regslice)
    begin
        if (((userDataSize_s_V_TVALID_int_regslice = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln90_fu_721_p2 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0)) or ((or_ln40_fu_775_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_0) and (state = ap_const_lv2_0))))) then 
            userDataSize_s_V_TREADY_int_regslice <= ap_const_logic_1;
        else 
            userDataSize_s_V_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    userDataSize_s_V_read_nbread_fu_184_p2_0 <= (0=>(userDataSize_s_V_TVALID_int_regslice), others=>'-');

    userData_s_TDATA_blk_n_assign_proc : process(state, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, or_ln40_fu_775_p2, icmp_ln90_fu_721_p2, nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0, userDataSize_s_V_read_nbread_fu_184_p2_0, userData_s_TVALID_int_regslice)
    begin
        if ((((state = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln90_fu_721_p2 = ap_const_lv1_1) and (userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (state = ap_const_lv2_0)) or ((userDataSize_s_V_read_nbread_fu_184_p2_0 = ap_const_lv1_1) and (or_ln40_fu_775_p2 = ap_const_lv1_0) and (nacANDretranssmitHeader_s_V_read_nbread_fu_178_p2_0 = ap_const_lv1_0) and (state = ap_const_lv2_0)))))) then 
            userData_s_TDATA_blk_n <= userData_s_TVALID_int_regslice;
        else 
            userData_s_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    userData_s_TREADY <= regslice_both_userData_s_V_data_V_U_ack_in;

    userData_s_TREADY_int_regslice_assign_proc : process(state, ap_CS_fsm_pp0_stage0, ap_predicate_op168_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((state = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op168_read_state1 = ap_const_boolean_1)))) then 
            userData_s_TREADY_int_regslice <= ap_const_logic_1;
        else 
            userData_s_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    writePSN_l_V_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, writePSN_l_V_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            writePSN_l_V_TDATA_blk_n <= writePSN_l_V_TVALID_int_regslice;
        else 
            writePSN_l_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    writePSN_l_V_TREADY <= regslice_both_writePSN_l_V_U_ack_in;

    writePSN_l_V_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            writePSN_l_V_TREADY_int_regslice <= ap_const_logic_1;
        else 
            writePSN_l_V_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    write_r_4_fu_317_p1 <= writePSN_l_V_TDATA_int_regslice(20 - 1 downto 0);
    write_r_5_fu_595_p1 <= writePSN_l_V_TDATA_int_regslice(20 - 1 downto 0);
    write_r_fu_454_p1 <= writePSN_l_V_TDATA_int_regslice(20 - 1 downto 0);
    xor_ln878_1_fu_552_p2 <= (icmp_ln878_1_fu_458_p2 xor grp_fu_226_p2);
    xor_ln878_2_fu_395_p2 <= (grp_fu_226_p2 xor ap_const_lv1_1);
    xor_ln878_3_fu_415_p2 <= (icmp_ln878_3_fu_321_p2 xor grp_fu_226_p2);
    xor_ln878_4_fu_679_p2 <= (icmp_ln878_4_fu_599_p2 xor ap_const_lv1_1);
    xor_ln878_5_fu_699_p2 <= (icmp_ln878_5_fu_605_p2 xor icmp_ln878_4_fu_599_p2);
    xor_ln878_fu_532_p2 <= (grp_fu_226_p2 xor ap_const_lv1_1);
    zext_ln1347_1_fu_468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(write_r_fu_454_p1),21));
    zext_ln1347_2_fu_480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_472_p3),22));
    zext_ln1347_3_fu_327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(write_r_4_fu_317_p1),22));
    zext_ln1347_4_fu_331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(write_r_4_fu_317_p1),21));
    zext_ln1347_5_fu_343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1347_2_fu_335_p3),22));
    zext_ln1347_6_fu_611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(write_r_5_fu_595_p1),22));
    zext_ln1347_7_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(write_r_5_fu_595_p1),21));
    zext_ln1347_8_fu_627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1347_3_fu_619_p3),22));
    zext_ln1347_fu_464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(write_r_fu_454_p1),22));
    zext_ln174_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_812_p5),128));
    zext_ln44_1_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_r_fu_450_p1),22));
    zext_ln44_2_fu_347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_r_4_fu_313_p1),21));
    zext_ln44_3_fu_351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_r_4_fu_313_p1),22));
    zext_ln44_4_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_r_5_fu_591_p1),21));
    zext_ln44_5_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_r_5_fu_591_p1),22));
    zext_ln44_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_r_fu_450_p1),21));
    zext_ln46_1_fu_369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1346_2_fu_361_p3),22));
    zext_ln46_2_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1346_3_fu_645_p3),22));
    zext_ln46_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln2_fu_498_p3),22));
end behav;
