{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 00:58:20 2008 " "Info: Processing started: Tue Nov 11 00:58:20 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off drawTile -c drawTile --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off drawTile -c drawTile --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 6 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Q.INC_X register nBitRegister:AddressReg\|Q\[6\] 363.37 MHz 2.752 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 363.37 MHz between source register \"Q.INC_X\" and destination register \"nBitRegister:AddressReg\|Q\[6\]\" (period= 2.752 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.542 ns + Longest register register " "Info: + Longest register to register delay is 2.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q.INC_X 1 REG LCFF_X36_Y29_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y29_N11; Fanout = 5; REG Node = 'Q.INC_X'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q.INC_X } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.438 ns) 0.778 ns EnableMemCounter 2 COMB LCCOMB_X36_Y29_N28 2 " "Info: 2: + IC(0.340 ns) + CELL(0.438 ns) = 0.778 ns; Loc. = LCCOMB_X36_Y29_N28; Fanout = 2; COMB Node = 'EnableMemCounter'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { Q.INC_X EnableMemCounter } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.393 ns) 1.605 ns nBitRegister:AddressReg\|Q\[0\]~108 3 COMB LCCOMB_X37_Y29_N8 2 " "Info: 3: + IC(0.434 ns) + CELL(0.393 ns) = 1.605 ns; Loc. = LCCOMB_X37_Y29_N8; Fanout = 2; COMB Node = 'nBitRegister:AddressReg\|Q\[0\]~108'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { EnableMemCounter nBitRegister:AddressReg|Q[0]~108 } "NODE_NAME" } } { "nBitRegister.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/nBitRegister.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.676 ns nBitRegister:AddressReg\|Q\[1\]~110 4 COMB LCCOMB_X37_Y29_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.676 ns; Loc. = LCCOMB_X37_Y29_N10; Fanout = 2; COMB Node = 'nBitRegister:AddressReg\|Q\[1\]~110'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nBitRegister:AddressReg|Q[0]~108 nBitRegister:AddressReg|Q[1]~110 } "NODE_NAME" } } { "nBitRegister.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/nBitRegister.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.747 ns nBitRegister:AddressReg\|Q\[2\]~112 5 COMB LCCOMB_X37_Y29_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.747 ns; Loc. = LCCOMB_X37_Y29_N12; Fanout = 2; COMB Node = 'nBitRegister:AddressReg\|Q\[2\]~112'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nBitRegister:AddressReg|Q[1]~110 nBitRegister:AddressReg|Q[2]~112 } "NODE_NAME" } } { "nBitRegister.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/nBitRegister.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.906 ns nBitRegister:AddressReg\|Q\[3\]~114 6 COMB LCCOMB_X37_Y29_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.906 ns; Loc. = LCCOMB_X37_Y29_N14; Fanout = 2; COMB Node = 'nBitRegister:AddressReg\|Q\[3\]~114'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { nBitRegister:AddressReg|Q[2]~112 nBitRegister:AddressReg|Q[3]~114 } "NODE_NAME" } } { "nBitRegister.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/nBitRegister.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.977 ns nBitRegister:AddressReg\|Q\[4\]~116 7 COMB LCCOMB_X37_Y29_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.977 ns; Loc. = LCCOMB_X37_Y29_N16; Fanout = 2; COMB Node = 'nBitRegister:AddressReg\|Q\[4\]~116'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nBitRegister:AddressReg|Q[3]~114 nBitRegister:AddressReg|Q[4]~116 } "NODE_NAME" } } { "nBitRegister.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/nBitRegister.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.048 ns nBitRegister:AddressReg\|Q\[5\]~118 8 COMB LCCOMB_X37_Y29_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.048 ns; Loc. = LCCOMB_X37_Y29_N18; Fanout = 1; COMB Node = 'nBitRegister:AddressReg\|Q\[5\]~118'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nBitRegister:AddressReg|Q[4]~116 nBitRegister:AddressReg|Q[5]~118 } "NODE_NAME" } } { "nBitRegister.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/nBitRegister.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.458 ns nBitRegister:AddressReg\|Q\[6\]~119 9 COMB LCCOMB_X37_Y29_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.458 ns; Loc. = LCCOMB_X37_Y29_N20; Fanout = 1; COMB Node = 'nBitRegister:AddressReg\|Q\[6\]~119'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { nBitRegister:AddressReg|Q[5]~118 nBitRegister:AddressReg|Q[6]~119 } "NODE_NAME" } } { "nBitRegister.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/nBitRegister.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.542 ns nBitRegister:AddressReg\|Q\[6\] 10 REG LCFF_X37_Y29_N21 4 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 2.542 ns; Loc. = LCFF_X37_Y29_N21; Fanout = 4; REG Node = 'nBitRegister:AddressReg\|Q\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { nBitRegister:AddressReg|Q[6]~119 nBitRegister:AddressReg|Q[6] } "NODE_NAME" } } { "nBitRegister.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/nBitRegister.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.768 ns ( 69.55 % ) " "Info: Total cell delay = 1.768 ns ( 69.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 30.45 % ) " "Info: Total interconnect delay = 0.774 ns ( 30.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.542 ns" { Q.INC_X EnableMemCounter nBitRegister:AddressReg|Q[0]~108 nBitRegister:AddressReg|Q[1]~110 nBitRegister:AddressReg|Q[2]~112 nBitRegister:AddressReg|Q[3]~114 nBitRegister:AddressReg|Q[4]~116 nBitRegister:AddressReg|Q[5]~118 nBitRegister:AddressReg|Q[6]~119 nBitRegister:AddressReg|Q[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.542 ns" { Q.INC_X {} EnableMemCounter {} nBitRegister:AddressReg|Q[0]~108 {} nBitRegister:AddressReg|Q[1]~110 {} nBitRegister:AddressReg|Q[2]~112 {} nBitRegister:AddressReg|Q[3]~114 {} nBitRegister:AddressReg|Q[4]~116 {} nBitRegister:AddressReg|Q[5]~118 {} nBitRegister:AddressReg|Q[6]~119 {} nBitRegister:AddressReg|Q[6] {} } { 0.000ns 0.340ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.653 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns nBitRegister:AddressReg\|Q\[6\] 3 REG LCFF_X37_Y29_N21 4 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X37_Y29_N21; Fanout = 4; REG Node = 'nBitRegister:AddressReg\|Q\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { Clock~clkctrl nBitRegister:AddressReg|Q[6] } "NODE_NAME" } } { "nBitRegister.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/nBitRegister.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { Clock Clock~clkctrl nBitRegister:AddressReg|Q[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { Clock {} Clock~combout {} Clock~clkctrl {} nBitRegister:AddressReg|Q[6] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.649 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.649 ns Q.INC_X 3 REG LCFF_X36_Y29_N11 5 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X36_Y29_N11; Fanout = 5; REG Node = 'Q.INC_X'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { Clock~clkctrl Q.INC_X } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.98 % ) " "Info: Total cell delay = 1.536 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.113 ns ( 42.02 % ) " "Info: Total interconnect delay = 1.113 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { Clock Clock~clkctrl Q.INC_X } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Q.INC_X {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { Clock Clock~clkctrl nBitRegister:AddressReg|Q[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { Clock {} Clock~combout {} Clock~clkctrl {} nBitRegister:AddressReg|Q[6] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { Clock Clock~clkctrl Q.INC_X } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Q.INC_X {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "nBitRegister.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/nBitRegister.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.542 ns" { Q.INC_X EnableMemCounter nBitRegister:AddressReg|Q[0]~108 nBitRegister:AddressReg|Q[1]~110 nBitRegister:AddressReg|Q[2]~112 nBitRegister:AddressReg|Q[3]~114 nBitRegister:AddressReg|Q[4]~116 nBitRegister:AddressReg|Q[5]~118 nBitRegister:AddressReg|Q[6]~119 nBitRegister:AddressReg|Q[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.542 ns" { Q.INC_X {} EnableMemCounter {} nBitRegister:AddressReg|Q[0]~108 {} nBitRegister:AddressReg|Q[1]~110 {} nBitRegister:AddressReg|Q[2]~112 {} nBitRegister:AddressReg|Q[3]~114 {} nBitRegister:AddressReg|Q[4]~116 {} nBitRegister:AddressReg|Q[5]~118 {} nBitRegister:AddressReg|Q[6]~119 {} nBitRegister:AddressReg|Q[6] {} } { 0.000ns 0.340ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { Clock Clock~clkctrl nBitRegister:AddressReg|Q[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { Clock {} Clock~combout {} Clock~clkctrl {} nBitRegister:AddressReg|Q[6] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { Clock Clock~clkctrl Q.INC_X } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Q.INC_X {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Q.IDLE Enable Clock 4.863 ns register " "Info: tsu for register \"Q.IDLE\" (data pin = \"Enable\", clock pin = \"Clock\") is 4.863 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.552 ns + Longest pin register " "Info: + Longest pin to register delay is 7.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Enable 1 PIN PIN_G14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G14; Fanout = 2; PIN Node = 'Enable'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enable } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.160 ns) + CELL(0.438 ns) 6.428 ns Selector0~28 2 COMB LCCOMB_X36_Y29_N30 1 " "Info: 2: + IC(5.160 ns) + CELL(0.438 ns) = 6.428 ns; Loc. = LCCOMB_X36_Y29_N30; Fanout = 1; COMB Node = 'Selector0~28'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.598 ns" { Enable Selector0~28 } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.245 ns) 7.068 ns D.IDLE 3 COMB LCCOMB_X37_Y29_N28 1 " "Info: 3: + IC(0.395 ns) + CELL(0.245 ns) = 7.068 ns; Loc. = LCCOMB_X37_Y29_N28; Fanout = 1; COMB Node = 'D.IDLE'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { Selector0~28 D.IDLE } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 7.468 ns Q~68 4 COMB LCCOMB_X37_Y29_N24 1 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 7.468 ns; Loc. = LCCOMB_X37_Y29_N24; Fanout = 1; COMB Node = 'Q~68'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { D.IDLE Q~68 } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.552 ns Q.IDLE 5 REG LCFF_X37_Y29_N25 4 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.552 ns; Loc. = LCFF_X37_Y29_N25; Fanout = 4; REG Node = 'Q.IDLE'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~68 Q.IDLE } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.747 ns ( 23.13 % ) " "Info: Total cell delay = 1.747 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.805 ns ( 76.87 % ) " "Info: Total interconnect delay = 5.805 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.552 ns" { Enable Selector0~28 D.IDLE Q~68 Q.IDLE } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.552 ns" { Enable {} Enable~combout {} Selector0~28 {} D.IDLE {} Q~68 {} Q.IDLE {} } { 0.000ns 0.000ns 5.160ns 0.395ns 0.250ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.653 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns Q.IDLE 3 REG LCFF_X37_Y29_N25 4 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X37_Y29_N25; Fanout = 4; REG Node = 'Q.IDLE'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { Clock~clkctrl Q.IDLE } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { Clock Clock~clkctrl Q.IDLE } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Q.IDLE {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.552 ns" { Enable Selector0~28 D.IDLE Q~68 Q.IDLE } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.552 ns" { Enable {} Enable~combout {} Selector0~28 {} D.IDLE {} Q~68 {} Q.IDLE {} } { 0.000ns 0.000ns 5.160ns 0.395ns 0.250ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { Clock Clock~clkctrl Q.IDLE } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Q.IDLE {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Address\[8\] nBitRegister:AddressReg\|Q\[6\] 11.013 ns register " "Info: tco from clock \"Clock\" to destination pin \"Address\[8\]\" through register \"nBitRegister:AddressReg\|Q\[6\]\" is 11.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.653 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns nBitRegister:AddressReg\|Q\[6\] 3 REG LCFF_X37_Y29_N21 4 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X37_Y29_N21; Fanout = 4; REG Node = 'nBitRegister:AddressReg\|Q\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { Clock~clkctrl nBitRegister:AddressReg|Q[6] } "NODE_NAME" } } { "nBitRegister.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/nBitRegister.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { Clock Clock~clkctrl nBitRegister:AddressReg|Q[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { Clock {} Clock~combout {} Clock~clkctrl {} nBitRegister:AddressReg|Q[6] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "nBitRegister.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/nBitRegister.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.110 ns + Longest register pin " "Info: + Longest register to pin delay is 8.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nBitRegister:AddressReg\|Q\[6\] 1 REG LCFF_X37_Y29_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y29_N21; Fanout = 4; REG Node = 'nBitRegister:AddressReg\|Q\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nBitRegister:AddressReg|Q[6] } "NODE_NAME" } } { "nBitRegister.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/nBitRegister.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.589 ns) + CELL(0.414 ns) 4.003 ns memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[6\]~21 2 COMB LCCOMB_X53_Y2_N8 2 " "Info: 2: + IC(3.589 ns) + CELL(0.414 ns) = 4.003 ns; Loc. = LCCOMB_X53_Y2_N8; Fanout = 2; COMB Node = 'memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[6\]~21'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.003 ns" { nBitRegister:AddressReg|Q[6] memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[6]~21 } "NODE_NAME" } } { "db/add_sub_llh.tdf" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/db/add_sub_llh.tdf" 26 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.074 ns memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[7\]~23 3 COMB LCCOMB_X53_Y2_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 4.074 ns; Loc. = LCCOMB_X53_Y2_N10; Fanout = 2; COMB Node = 'memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[7\]~23'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[6]~21 memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[7]~23 } "NODE_NAME" } } { "db/add_sub_llh.tdf" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/db/add_sub_llh.tdf" 26 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.484 ns memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[8\]~24 4 COMB LCCOMB_X53_Y2_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 4.484 ns; Loc. = LCCOMB_X53_Y2_N12; Fanout = 1; COMB Node = 'memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\|result\[8\]~24'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[7]~23 memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[8]~24 } "NODE_NAME" } } { "db/add_sub_llh.tdf" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/db/add_sub_llh.tdf" 26 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(2.778 ns) 8.110 ns Address\[8\] 5 PIN PIN_W17 0 " "Info: 5: + IC(0.848 ns) + CELL(2.778 ns) = 8.110 ns; Loc. = PIN_W17; Fanout = 0; PIN Node = 'Address\[8\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[8]~24 Address[8] } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.673 ns ( 45.29 % ) " "Info: Total cell delay = 3.673 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.437 ns ( 54.71 % ) " "Info: Total interconnect delay = 4.437 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { nBitRegister:AddressReg|Q[6] memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[6]~21 memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[7]~23 memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[8]~24 Address[8] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { nBitRegister:AddressReg|Q[6] {} memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[6]~21 {} memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[7]~23 {} memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[8]~24 {} Address[8] {} } { 0.000ns 3.589ns 0.000ns 0.000ns 0.848ns } { 0.000ns 0.414ns 0.071ns 0.410ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { Clock Clock~clkctrl nBitRegister:AddressReg|Q[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { Clock {} Clock~combout {} Clock~clkctrl {} nBitRegister:AddressReg|Q[6] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { nBitRegister:AddressReg|Q[6] memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[6]~21 memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[7]~23 memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[8]~24 Address[8] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { nBitRegister:AddressReg|Q[6] {} memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[6]~21 {} memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[7]~23 {} memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|result[8]~24 {} Address[8] {} } { 0.000ns 3.589ns 0.000ns 0.000ns 0.848ns } { 0.000ns 0.414ns 0.071ns 0.410ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Xin\[1\] X\[3\] 12.778 ns Longest " "Info: Longest tpd from source pin \"Xin\[1\]\" to destination pin \"X\[3\]\" is 12.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns Xin\[1\] 1 PIN PIN_H8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_H8; Fanout = 2; PIN Node = 'Xin\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[1] } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.322 ns) + CELL(0.414 ns) 7.596 ns addx:XoutAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|op_1~107 2 COMB LCCOMB_X38_Y29_N2 2 " "Info: 2: + IC(6.322 ns) + CELL(0.414 ns) = 7.596 ns; Loc. = LCCOMB_X38_Y29_N2; Fanout = 2; COMB Node = 'addx:XoutAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|op_1~107'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.736 ns" { Xin[1] addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~107 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.667 ns addx:XoutAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|op_1~109 3 COMB LCCOMB_X38_Y29_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.667 ns; Loc. = LCCOMB_X38_Y29_N4; Fanout = 2; COMB Node = 'addx:XoutAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|op_1~109'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~107 addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~109 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.077 ns addx:XoutAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|op_1~110 4 COMB LCCOMB_X38_Y29_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 8.077 ns; Loc. = LCCOMB_X38_Y29_N6; Fanout = 1; COMB Node = 'addx:XoutAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\|op_1~110'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~109 addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(2.652 ns) 12.778 ns X\[3\] 5 PIN PIN_F26 0 " "Info: 5: + IC(2.049 ns) + CELL(2.652 ns) = 12.778 ns; Loc. = PIN_F26; Fanout = 0; PIN Node = 'X\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.701 ns" { addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~110 X[3] } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.407 ns ( 34.49 % ) " "Info: Total cell delay = 4.407 ns ( 34.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.371 ns ( 65.51 % ) " "Info: Total interconnect delay = 8.371 ns ( 65.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.778 ns" { Xin[1] addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~107 addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~109 addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~110 X[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.778 ns" { Xin[1] {} Xin[1]~combout {} addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~107 {} addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~109 {} addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~110 {} X[3] {} } { 0.000ns 0.000ns 6.322ns 0.000ns 0.000ns 2.049ns } { 0.000ns 0.860ns 0.414ns 0.071ns 0.410ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Q.INC_X Resetn Clock -3.458 ns register " "Info: th for register \"Q.INC_X\" (data pin = \"Resetn\", clock pin = \"Clock\") is -3.458 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.649 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.649 ns Q.INC_X 3 REG LCFF_X36_Y29_N11 5 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X36_Y29_N11; Fanout = 5; REG Node = 'Q.INC_X'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { Clock~clkctrl Q.INC_X } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.98 % ) " "Info: Total cell delay = 1.536 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.113 ns ( 42.02 % ) " "Info: Total interconnect delay = 1.113 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { Clock Clock~clkctrl Q.INC_X } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Q.INC_X {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.373 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Resetn 1 PIN PIN_C16 5 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 5; PIN Node = 'Resetn'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.168 ns) + CELL(0.271 ns) 6.289 ns Q~70 2 COMB LCCOMB_X36_Y29_N10 1 " "Info: 2: + IC(5.168 ns) + CELL(0.271 ns) = 6.289 ns; Loc. = LCCOMB_X36_Y29_N10; Fanout = 1; COMB Node = 'Q~70'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.439 ns" { Resetn Q~70 } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.373 ns Q.INC_X 3 REG LCFF_X36_Y29_N11 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.373 ns; Loc. = LCFF_X36_Y29_N11; Fanout = 5; REG Node = 'Q.INC_X'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~70 Q.INC_X } "NODE_NAME" } } { "drawTile.v" "" { Text "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/drawTile/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.205 ns ( 18.91 % ) " "Info: Total cell delay = 1.205 ns ( 18.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.168 ns ( 81.09 % ) " "Info: Total interconnect delay = 5.168 ns ( 81.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.373 ns" { Resetn Q~70 Q.INC_X } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.373 ns" { Resetn {} Resetn~combout {} Q~70 {} Q.INC_X {} } { 0.000ns 0.000ns 5.168ns 0.000ns } { 0.000ns 0.850ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { Clock Clock~clkctrl Q.INC_X } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Q.INC_X {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.373 ns" { Resetn Q~70 Q.INC_X } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.373 ns" { Resetn {} Resetn~combout {} Q~70 {} Q.INC_X {} } { 0.000ns 0.000ns 5.168ns 0.000ns } { 0.000ns 0.850ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 00:58:22 2008 " "Info: Processing ended: Tue Nov 11 00:58:22 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
