
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v
# synth_design -part xc7z020clg484-3 -top reduction_unit -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top reduction_unit -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 59998 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 27.895 ; free physical = 221333 ; free virtual = 289203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'reduction_unit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:8]
INFO: [Synth 8-6157] synthesizing module 'processing_element' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:950]
	Parameter IN_DWIDTH bound to: 16 - type: integer 
	Parameter OUT_DWIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:950]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:950]
	Parameter IN_DWIDTH bound to: 20 - type: integer 
	Parameter OUT_DWIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized0' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:950]
INFO: [Synth 8-6155] done synthesizing module 'reduction_unit' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1547.297 ; gain = 73.660 ; free physical = 221327 ; free virtual = 289198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.297 ; gain = 73.660 ; free physical = 221336 ; free virtual = 289206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.293 ; gain = 81.656 ; free physical = 221336 ; free virtual = 289206
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1563.297 ; gain = 89.660 ; free physical = 221246 ; free virtual = 289117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 64    
	   2 Input     17 Bit       Adders := 64    
+---Registers : 
	               20 Bit    Registers := 128   
+---Muxes : 
	   2 Input     20 Bit        Muxes := 256   
	   2 Input     17 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 192   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reduction_unit 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 128   
Module processing_element 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
Module processing_element__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute63_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute63_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute63_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute62_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute62_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute62_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute61_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute61_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute61_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute60_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute60_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute60_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute59_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute59_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute59_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute58_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute58_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute58_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute57_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute57_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute57_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute56_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute56_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute56_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute55_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute55_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute55_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute54_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute54_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute54_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute53_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute53_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute53_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute52_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute52_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute52_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute51_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute51_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute51_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute50_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute50_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute50_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute49_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute49_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute49_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute48_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute48_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute48_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute47_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute47_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute47_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute46_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute46_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute46_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute45_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute45_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute45_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute44_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute44_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute44_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute43_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute43_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute43_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute42_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute42_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute42_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute41_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute41_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute41_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute40_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute40_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute40_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute39_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute39_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute39_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute38_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute38_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute38_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute37_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute37_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute37_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute36_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute36_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute36_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute35_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute35_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute35_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute34_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute34_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute34_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute33_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute33_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute33_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute32_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute32_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute32_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute31_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute31_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute31_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compute30_out_stage7_reg_reg[17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1748.113 ; gain = 274.477 ; free physical = 220531 ; free virtual = 288405
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1748.117 ; gain = 274.480 ; free physical = 220554 ; free virtual = 288428
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1770.160 ; gain = 296.523 ; free physical = 220528 ; free virtual = 288402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1770.164 ; gain = 296.527 ; free physical = 220500 ; free virtual = 288374
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1770.164 ; gain = 296.527 ; free physical = 220512 ; free virtual = 288386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1770.164 ; gain = 296.527 ; free physical = 220499 ; free virtual = 288373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1770.164 ; gain = 296.527 ; free physical = 220497 ; free virtual = 288372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1770.164 ; gain = 296.527 ; free physical = 220494 ; free virtual = 288368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1770.164 ; gain = 296.527 ; free physical = 220491 ; free virtual = 288366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  1408|
|2     |LUT2   |  2401|
|3     |LUT3   |    64|
|4     |LUT4   |  4448|
|5     |LUT5   |  1024|
|6     |LUT6   |  1144|
|7     |FDRE   |  2288|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 12777|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1770.164 ; gain = 296.527 ; free physical = 220491 ; free virtual = 288365
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1770.164 ; gain = 296.527 ; free physical = 220489 ; free virtual = 288363
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1770.168 ; gain = 296.527 ; free physical = 220493 ; free virtual = 288367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1408 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'reduction_unit' is not ideal for floorplanning, since the cellview 'reduction_unit' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1881.332 ; gain = 0.000 ; free physical = 220063 ; free virtual = 287937
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1881.332 ; gain = 407.793 ; free physical = 220120 ; free virtual = 287994
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2436.988 ; gain = 555.656 ; free physical = 219640 ; free virtual = 287514
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.988 ; gain = 0.000 ; free physical = 219637 ; free virtual = 287512
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.000 ; gain = 0.000 ; free physical = 219615 ; free virtual = 287499
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219577 ; free virtual = 287453

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 9b1358aa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219576 ; free virtual = 287453

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9b1358aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219550 ; free virtual = 287426
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9b1358aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219549 ; free virtual = 287425
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1074c0206

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219554 ; free virtual = 287431
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1074c0206

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219550 ; free virtual = 287427
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f041a1ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219533 ; free virtual = 287409
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f041a1ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219545 ; free virtual = 287422
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219542 ; free virtual = 287419
Ending Logic Optimization Task | Checksum: f041a1ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219538 ; free virtual = 287414

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f041a1ae

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219549 ; free virtual = 287425

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f041a1ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219548 ; free virtual = 287425

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219548 ; free virtual = 287425
Ending Netlist Obfuscation Task | Checksum: f041a1ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219548 ; free virtual = 287425
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2551.188 ; gain = 0.000 ; free physical = 219548 ; free virtual = 287424
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: f041a1ae
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module reduction_unit ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2567.180 ; gain = 0.000 ; free physical = 219432 ; free virtual = 287309
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.842 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2591.176 ; gain = 23.996 ; free physical = 219361 ; free virtual = 287238
IDT: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2689.219 ; gain = 122.039 ; free physical = 219357 ; free virtual = 287233
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2809.691 ; gain = 120.473 ; free physical = 219313 ; free virtual = 287190
Power optimization passes: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2809.691 ; gain = 242.512 ; free physical = 219313 ; free virtual = 287190

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219375 ; free virtual = 287252


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design reduction_unit ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 2288
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: f041a1ae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219391 ; free virtual = 287268
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: f041a1ae
Power optimization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2809.691 ; gain = 258.504 ; free physical = 219396 ; free virtual = 287273
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 24994416 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f041a1ae

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219441 ; free virtual = 287318
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: f041a1ae

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219440 ; free virtual = 287317
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: f041a1ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219439 ; free virtual = 287315
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: f041a1ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219439 ; free virtual = 287315
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f041a1ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219439 ; free virtual = 287315

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219439 ; free virtual = 287315
Ending Netlist Obfuscation Task | Checksum: f041a1ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219439 ; free virtual = 287316
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2809.691 ; gain = 258.504 ; free physical = 219439 ; free virtual = 287316
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219408 ; free virtual = 287285
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b4d76c78

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219408 ; free virtual = 287285
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219420 ; free virtual = 287297

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 870ee048

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219395 ; free virtual = 287272

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1675f8c18

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219404 ; free virtual = 287281

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1675f8c18

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219404 ; free virtual = 287281
Phase 1 Placer Initialization | Checksum: 1675f8c18

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219404 ; free virtual = 287281

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9b87872b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219397 ; free virtual = 287274

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219367 ; free virtual = 287244

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: c87ebbf9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219367 ; free virtual = 287244
Phase 2 Global Placement | Checksum: b3ba4034

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219367 ; free virtual = 287244

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b3ba4034

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219366 ; free virtual = 287243

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: dfd7c0e1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219342 ; free virtual = 287220

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18252ef24

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219353 ; free virtual = 287230

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bb24a299

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219346 ; free virtual = 287223

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16ed96209

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219332 ; free virtual = 287209

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17468f94b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219321 ; free virtual = 287198

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a592b5be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219332 ; free virtual = 287210
Phase 3 Detail Placement | Checksum: 1a592b5be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219332 ; free virtual = 287210

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e09f5b0a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: e09f5b0a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219333 ; free virtual = 287210
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.872. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12c88431c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219333 ; free virtual = 287210
Phase 4.1 Post Commit Optimization | Checksum: 12c88431c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219333 ; free virtual = 287210

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12c88431c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219333 ; free virtual = 287210

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12c88431c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219333 ; free virtual = 287210

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219333 ; free virtual = 287210
Phase 4.4 Final Placement Cleanup | Checksum: 187190293

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219333 ; free virtual = 287210
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 187190293

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219332 ; free virtual = 287209
Ending Placer Task | Checksum: 108738ba6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219348 ; free virtual = 287225
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219348 ; free virtual = 287225
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219310 ; free virtual = 287187
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219292 ; free virtual = 287171
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219283 ; free virtual = 287173
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4d871f86 ConstDB: 0 ShapeSum: baec6c20 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "inp93[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp93[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp92[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp92[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp93[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp93[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp92[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp92[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp93[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp93[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp92[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp92[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp93[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp93[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp92[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp92[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp34[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp34[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp35[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp35[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp27[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp27[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp26[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp26[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp27[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp27[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp26[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp26[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp27[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp27[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp26[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp26[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp27[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp27[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp26[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp26[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp25[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp25[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp24[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp24[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp25[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp25[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp24[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp24[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp27[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp27[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp26[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp26[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp27[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp27[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp26[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp26[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp27[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp27[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp26[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp26[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp27[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp27[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp26[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp26[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp27[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp27[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp26[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp26[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp27[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp27[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp26[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp26[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp27[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp27[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp26[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp26[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp27[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp27[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp26[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp26[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp27[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp27[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp26[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp26[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp23[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp23[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp22[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp22[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp23[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp23[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp22[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp22[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp23[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp23[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp22[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp22[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp23[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp23[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp22[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp22[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp23[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp23[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp22[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp22[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp23[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp23[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp22[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp22[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp23[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp23[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp22[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp22[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp23[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp23[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp22[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp22[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp106[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp106[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp107[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp107[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp107[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp107[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp106[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp106[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp106[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp106[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp107[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp107[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp107[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp107[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp106[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp106[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp106[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp106[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp107[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp107[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp107[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp107[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp106[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp106[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp106[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp106[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1530a51a2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219768 ; free virtual = 287648
Post Restoration Checksum: NetGraph: e6dbaf78 NumContArr: 6c2ea22a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1530a51a2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219775 ; free virtual = 287655

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1530a51a2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219734 ; free virtual = 287614

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1530a51a2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219733 ; free virtual = 287613
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15639286b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219712 ; free virtual = 287592
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.972  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 13ad98b06

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219708 ; free virtual = 287588

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 134249b2e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219699 ; free virtual = 287579

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 354
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.208  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14384d4dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219681 ; free virtual = 287561
Phase 4 Rip-up And Reroute | Checksum: 14384d4dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219680 ; free virtual = 287560

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14384d4dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219678 ; free virtual = 287558

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14384d4dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219677 ; free virtual = 287557
Phase 5 Delay and Skew Optimization | Checksum: 14384d4dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219677 ; free virtual = 287557

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 231108e78

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219678 ; free virtual = 287558
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.208  | TNS=0.000  | WHS=0.144  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 231108e78

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219677 ; free virtual = 287557
Phase 6 Post Hold Fix | Checksum: 231108e78

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219676 ; free virtual = 287556

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.949001 %
  Global Horizontal Routing Utilization  = 1.21476 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 217d23b17

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219667 ; free virtual = 287547

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 217d23b17

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219663 ; free virtual = 287543

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 213d3bfb9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219668 ; free virtual = 287548

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.208  | TNS=0.000  | WHS=0.144  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 213d3bfb9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219665 ; free virtual = 287545
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219699 ; free virtual = 287579

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219699 ; free virtual = 287579
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219696 ; free virtual = 287576
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219682 ; free virtual = 287566
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2809.691 ; gain = 0.000 ; free physical = 219661 ; free virtual = 287556
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2898.766 ; gain = 0.000 ; free physical = 219219 ; free virtual = 287103
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 03:51:17 2022...
