$date
	Thu Jul 15 22:06:25 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FDC_t $end
$var wire 1 ! output_q $end
$var reg 1 " clock $end
$var reg 1 # input_clear $end
$var reg 1 $ input_d $end
$scope module fdc $end
$var wire 1 # clear $end
$var wire 1 " clock $end
$var wire 1 $ d $end
$var reg 1 ! q $end
$upscope $end
$scope task test $end
$var reg 1 % CLR $end
$var reg 1 & D $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
x!
$end
#25
0!
1"
#50
0"
#75
1"
#100
0"
1#
1%
#125
1"
#150
0"
#175
1"
#200
0"
1$
1&
#225
1"
#250
0"
#275
1"
#300
0"
0#
0$
0%
0&
#325
1"
#350
0"
#375
1"
#400
0"
1$
1&
#425
1!
1"
#450
0"
#475
1"
#500
0"
