$comment
	File created using the following command:
		vcd file RAM16.msim.vcd -direction
$end
$date
	Tue Oct 23 22:46:15 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ram16_vhd_vec_tst $end
$var wire 1 ! ADDRESS [3] $end
$var wire 1 " ADDRESS [2] $end
$var wire 1 # ADDRESS [1] $end
$var wire 1 $ ADDRESS [0] $end
$var wire 1 % CLOCK $end
$var wire 1 & DATAIN [15] $end
$var wire 1 ' DATAIN [14] $end
$var wire 1 ( DATAIN [13] $end
$var wire 1 ) DATAIN [12] $end
$var wire 1 * DATAIN [11] $end
$var wire 1 + DATAIN [10] $end
$var wire 1 , DATAIN [9] $end
$var wire 1 - DATAIN [8] $end
$var wire 1 . DATAIN [7] $end
$var wire 1 / DATAIN [6] $end
$var wire 1 0 DATAIN [5] $end
$var wire 1 1 DATAIN [4] $end
$var wire 1 2 DATAIN [3] $end
$var wire 1 3 DATAIN [2] $end
$var wire 1 4 DATAIN [1] $end
$var wire 1 5 DATAIN [0] $end
$var wire 1 6 DATAOUT [15] $end
$var wire 1 7 DATAOUT [14] $end
$var wire 1 8 DATAOUT [13] $end
$var wire 1 9 DATAOUT [12] $end
$var wire 1 : DATAOUT [11] $end
$var wire 1 ; DATAOUT [10] $end
$var wire 1 < DATAOUT [9] $end
$var wire 1 = DATAOUT [8] $end
$var wire 1 > DATAOUT [7] $end
$var wire 1 ? DATAOUT [6] $end
$var wire 1 @ DATAOUT [5] $end
$var wire 1 A DATAOUT [4] $end
$var wire 1 B DATAOUT [3] $end
$var wire 1 C DATAOUT [2] $end
$var wire 1 D DATAOUT [1] $end
$var wire 1 E DATAOUT [0] $end
$var wire 1 F ROW $end

$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var wire 1 J devoe $end
$var wire 1 K devclrn $end
$var wire 1 L devpor $end
$var wire 1 M ww_devoe $end
$var wire 1 N ww_devclrn $end
$var wire 1 O ww_devpor $end
$var wire 1 P ww_CLOCK $end
$var wire 1 Q ww_ROW $end
$var wire 1 R ww_ADDRESS [3] $end
$var wire 1 S ww_ADDRESS [2] $end
$var wire 1 T ww_ADDRESS [1] $end
$var wire 1 U ww_ADDRESS [0] $end
$var wire 1 V ww_DATAIN [15] $end
$var wire 1 W ww_DATAIN [14] $end
$var wire 1 X ww_DATAIN [13] $end
$var wire 1 Y ww_DATAIN [12] $end
$var wire 1 Z ww_DATAIN [11] $end
$var wire 1 [ ww_DATAIN [10] $end
$var wire 1 \ ww_DATAIN [9] $end
$var wire 1 ] ww_DATAIN [8] $end
$var wire 1 ^ ww_DATAIN [7] $end
$var wire 1 _ ww_DATAIN [6] $end
$var wire 1 ` ww_DATAIN [5] $end
$var wire 1 a ww_DATAIN [4] $end
$var wire 1 b ww_DATAIN [3] $end
$var wire 1 c ww_DATAIN [2] $end
$var wire 1 d ww_DATAIN [1] $end
$var wire 1 e ww_DATAIN [0] $end
$var wire 1 f ww_DATAOUT [15] $end
$var wire 1 g ww_DATAOUT [14] $end
$var wire 1 h ww_DATAOUT [13] $end
$var wire 1 i ww_DATAOUT [12] $end
$var wire 1 j ww_DATAOUT [11] $end
$var wire 1 k ww_DATAOUT [10] $end
$var wire 1 l ww_DATAOUT [9] $end
$var wire 1 m ww_DATAOUT [8] $end
$var wire 1 n ww_DATAOUT [7] $end
$var wire 1 o ww_DATAOUT [6] $end
$var wire 1 p ww_DATAOUT [5] $end
$var wire 1 q ww_DATAOUT [4] $end
$var wire 1 r ww_DATAOUT [3] $end
$var wire 1 s ww_DATAOUT [2] $end
$var wire 1 t ww_DATAOUT [1] $end
$var wire 1 u ww_DATAOUT [0] $end
$var wire 1 v \RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 w \RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 x \RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 y \RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 z \RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 { \RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 | \RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 } \RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 ~ \RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 !! \RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 "! \RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 #! \RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [0] $end
$var wire 1 $! \RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 %! \RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 &! \RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 '! \RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 (! \RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 )! \RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [0] $end
$var wire 1 *! \RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 +! \RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 ,! \RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 -! \RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 .! \RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 /! \RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ [0] $end
$var wire 1 0! \RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 1! \RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 2! \RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 3! \RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 4! \RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 5! \RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [0] $end
$var wire 1 6! \RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 7! \RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 8! \RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 9! \RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 :! \RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 ;! \RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ [0] $end
$var wire 1 <! \RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 =! \RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 >! \RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 ?! \RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 @! \RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 A! \RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [0] $end
$var wire 1 B! \RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 C! \RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 D! \RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 E! \RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 F! \RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 G! \RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ [0] $end
$var wire 1 H! \RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 I! \RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 J! \RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 K! \RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 L! \RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 M! \RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ [0] $end
$var wire 1 N! \RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 O! \RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 P! \RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 Q! \RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 R! \RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 S! \RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [0] $end
$var wire 1 T! \RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 U! \RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 V! \RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 W! \RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 X! \RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 Y! \RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ [0] $end
$var wire 1 Z! \RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 [! \RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 \! \RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 ]! \RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 ^! \RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 _! \RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ [0] $end
$var wire 1 `! \RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 a! \RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 b! \RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 c! \RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 d! \RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 e! \RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [0] $end
$var wire 1 f! \RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 g! \RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 h! \RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 i! \RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 j! \RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 k! \RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ [0] $end
$var wire 1 l! \RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 m! \RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 n! \RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 o! \RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 p! \RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 q! \RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ [0] $end
$var wire 1 r! \RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 s! \RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 t! \RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 u! \RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 v! \RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 w! \RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ [0] $end
$var wire 1 x! \DATAOUT[0]~output_o\ $end
$var wire 1 y! \DATAOUT[1]~output_o\ $end
$var wire 1 z! \DATAOUT[2]~output_o\ $end
$var wire 1 {! \DATAOUT[3]~output_o\ $end
$var wire 1 |! \DATAOUT[4]~output_o\ $end
$var wire 1 }! \DATAOUT[5]~output_o\ $end
$var wire 1 ~! \DATAOUT[6]~output_o\ $end
$var wire 1 !" \DATAOUT[7]~output_o\ $end
$var wire 1 "" \DATAOUT[8]~output_o\ $end
$var wire 1 #" \DATAOUT[9]~output_o\ $end
$var wire 1 $" \DATAOUT[10]~output_o\ $end
$var wire 1 %" \DATAOUT[11]~output_o\ $end
$var wire 1 &" \DATAOUT[12]~output_o\ $end
$var wire 1 '" \DATAOUT[13]~output_o\ $end
$var wire 1 (" \DATAOUT[14]~output_o\ $end
$var wire 1 )" \DATAOUT[15]~output_o\ $end
$var wire 1 *" \ROW~input_o\ $end
$var wire 1 +" \CLOCK~input_o\ $end
$var wire 1 ," \DATAIN[0]~input_o\ $end
$var wire 1 -" \ADDRESS[0]~input_o\ $end
$var wire 1 ." \ADDRESS[1]~input_o\ $end
$var wire 1 /" \ADDRESS[2]~input_o\ $end
$var wire 1 0" \ADDRESS[3]~input_o\ $end
$var wire 1 1" \RAM_rtl_0|auto_generated|ram_block1a0~portadataout\ $end
$var wire 1 2" \DATAOUT[0]$latch~combout\ $end
$var wire 1 3" \DATAIN[1]~input_o\ $end
$var wire 1 4" \RAM_rtl_0|auto_generated|ram_block1a1~portadataout\ $end
$var wire 1 5" \DATAOUT[1]$latch~combout\ $end
$var wire 1 6" \DATAIN[2]~input_o\ $end
$var wire 1 7" \RAM_rtl_0|auto_generated|ram_block1a2~portadataout\ $end
$var wire 1 8" \DATAOUT[2]$latch~combout\ $end
$var wire 1 9" \DATAIN[3]~input_o\ $end
$var wire 1 :" \RAM_rtl_0|auto_generated|ram_block1a3~portadataout\ $end
$var wire 1 ;" \DATAOUT[3]$latch~combout\ $end
$var wire 1 <" \DATAIN[4]~input_o\ $end
$var wire 1 =" \RAM_rtl_0|auto_generated|ram_block1a4~portadataout\ $end
$var wire 1 >" \DATAOUT[4]$latch~combout\ $end
$var wire 1 ?" \DATAIN[5]~input_o\ $end
$var wire 1 @" \RAM_rtl_0|auto_generated|ram_block1a5~portadataout\ $end
$var wire 1 A" \DATAOUT[5]$latch~combout\ $end
$var wire 1 B" \DATAIN[6]~input_o\ $end
$var wire 1 C" \RAM_rtl_0|auto_generated|ram_block1a6~portadataout\ $end
$var wire 1 D" \DATAOUT[6]$latch~combout\ $end
$var wire 1 E" \DATAIN[7]~input_o\ $end
$var wire 1 F" \RAM_rtl_0|auto_generated|ram_block1a7~portadataout\ $end
$var wire 1 G" \DATAOUT[7]$latch~combout\ $end
$var wire 1 H" \DATAIN[8]~input_o\ $end
$var wire 1 I" \RAM_rtl_0|auto_generated|ram_block1a8~portadataout\ $end
$var wire 1 J" \DATAOUT[8]$latch~combout\ $end
$var wire 1 K" \DATAIN[9]~input_o\ $end
$var wire 1 L" \RAM_rtl_0|auto_generated|ram_block1a9~portadataout\ $end
$var wire 1 M" \DATAOUT[9]$latch~combout\ $end
$var wire 1 N" \DATAIN[10]~input_o\ $end
$var wire 1 O" \RAM_rtl_0|auto_generated|ram_block1a10~portadataout\ $end
$var wire 1 P" \DATAOUT[10]$latch~combout\ $end
$var wire 1 Q" \DATAIN[11]~input_o\ $end
$var wire 1 R" \RAM_rtl_0|auto_generated|ram_block1a11~portadataout\ $end
$var wire 1 S" \DATAOUT[11]$latch~combout\ $end
$var wire 1 T" \DATAIN[12]~input_o\ $end
$var wire 1 U" \RAM_rtl_0|auto_generated|ram_block1a12~portadataout\ $end
$var wire 1 V" \DATAOUT[12]$latch~combout\ $end
$var wire 1 W" \DATAIN[13]~input_o\ $end
$var wire 1 X" \RAM_rtl_0|auto_generated|ram_block1a13~portadataout\ $end
$var wire 1 Y" \DATAOUT[13]$latch~combout\ $end
$var wire 1 Z" \DATAIN[14]~input_o\ $end
$var wire 1 [" \RAM_rtl_0|auto_generated|ram_block1a14~portadataout\ $end
$var wire 1 \" \DATAOUT[14]$latch~combout\ $end
$var wire 1 ]" \DATAIN[15]~input_o\ $end
$var wire 1 ^" \RAM_rtl_0|auto_generated|ram_block1a15~portadataout\ $end
$var wire 1 _" \DATAOUT[15]$latch~combout\ $end
$var wire 1 `" \ALT_INV_ROW~input_o\ $end
$var wire 1 a" \ALT_INV_DATAOUT[15]$latch~combout\ $end
$var wire 1 b" \ALT_INV_DATAOUT[14]$latch~combout\ $end
$var wire 1 c" \ALT_INV_DATAOUT[13]$latch~combout\ $end
$var wire 1 d" \ALT_INV_DATAOUT[12]$latch~combout\ $end
$var wire 1 e" \ALT_INV_DATAOUT[11]$latch~combout\ $end
$var wire 1 f" \ALT_INV_DATAOUT[10]$latch~combout\ $end
$var wire 1 g" \ALT_INV_DATAOUT[9]$latch~combout\ $end
$var wire 1 h" \ALT_INV_DATAOUT[8]$latch~combout\ $end
$var wire 1 i" \ALT_INV_DATAOUT[7]$latch~combout\ $end
$var wire 1 j" \ALT_INV_DATAOUT[6]$latch~combout\ $end
$var wire 1 k" \ALT_INV_DATAOUT[5]$latch~combout\ $end
$var wire 1 l" \ALT_INV_DATAOUT[4]$latch~combout\ $end
$var wire 1 m" \ALT_INV_DATAOUT[3]$latch~combout\ $end
$var wire 1 n" \ALT_INV_DATAOUT[2]$latch~combout\ $end
$var wire 1 o" \ALT_INV_DATAOUT[1]$latch~combout\ $end
$var wire 1 p" \ALT_INV_DATAOUT[0]$latch~combout\ $end
$var wire 1 q" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a15~portadataout\ $end
$var wire 1 r" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a14~portadataout\ $end
$var wire 1 s" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a13~portadataout\ $end
$var wire 1 t" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a12~portadataout\ $end
$var wire 1 u" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a11~portadataout\ $end
$var wire 1 v" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a10~portadataout\ $end
$var wire 1 w" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a9~portadataout\ $end
$var wire 1 x" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a8~portadataout\ $end
$var wire 1 y" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a7~portadataout\ $end
$var wire 1 z" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a6~portadataout\ $end
$var wire 1 {" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a5~portadataout\ $end
$var wire 1 |" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\ $end
$var wire 1 }" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a3~portadataout\ $end
$var wire 1 ~" \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a2~portadataout\ $end
$var wire 1 !# \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a1~portadataout\ $end
$var wire 1 "# \RAM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0F
0G
1H
xI
1J
1K
1L
1M
1N
1O
0P
0Q
xx!
xy!
xz!
x{!
x|!
x}!
x~!
x!"
x""
x#"
x$"
x%"
x&"
x'"
x("
x)"
0*"
0+"
1,"
0-"
0."
0/"
00"
01"
x2"
03"
04"
x5"
06"
07"
x8"
19"
0:"
x;"
0<"
0="
x>"
0?"
0@"
xA"
0B"
0C"
xD"
0E"
0F"
xG"
0H"
0I"
xJ"
0K"
0L"
xM"
0N"
0O"
xP"
0Q"
0R"
xS"
0T"
0U"
xV"
0W"
0X"
xY"
0Z"
0["
x\"
0]"
0^"
x_"
1`"
xa"
xb"
xc"
xd"
xe"
xf"
xg"
xh"
xi"
xj"
xk"
xl"
xm"
xn"
xo"
xp"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
0!
0"
0#
0$
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
12
03
04
15
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
1b
0c
0d
1e
xf
xg
xh
xi
xj
xk
xl
xm
xn
xo
xp
xq
xr
xs
xt
xu
1v
0{
0|
0#!
0$!
0)!
1*!
0/!
00!
05!
06!
0;!
0<!
0A!
0B!
0G!
0H!
0M!
0N!
0S!
0T!
0Y!
0Z!
0_!
0`!
0e!
0f!
0k!
0l!
0q!
0r!
0w!
0w
0x
0y
0z
0}
0~
0!!
0"!
0%!
0&!
0'!
0(!
0+!
0,!
0-!
0.!
01!
02!
03!
04!
07!
08!
09!
0:!
0=!
0>!
0?!
0@!
0C!
0D!
0E!
0F!
0I!
0J!
0K!
0L!
0O!
0P!
0Q!
0R!
0U!
0V!
0W!
0X!
0[!
0\!
0]!
0^!
0a!
0b!
0c!
0d!
0g!
0h!
0i!
0j!
0m!
0n!
0o!
0p!
0s!
0t!
0u!
0v!
x6
x7
x8
x9
x:
x;
x<
x=
x>
x?
x@
xA
xB
xC
xD
xE
$end
#50000
1$
1%
1F
1U
1P
1Q
1*"
1+"
1-"
0`"
1v!
1p!
1j!
1d!
1^!
1X!
1R!
1L!
1F!
1@!
1:!
14!
1.!
1(!
1"!
1z
02"
05"
08"
0;"
0>"
0A"
0D"
0G"
0J"
0M"
0P"
0S"
0V"
0Y"
0\"
0_"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
#50001
1{
1/!
11"
1:"
0}"
0"#
12"
1;"
0m"
0p"
1{!
1x!
1r
1u
1E
1B
#100000
0$
0%
0F
1#
0U
1T
0P
0Q
0*"
0+"
1."
0-"
1`"
0v!
1u!
0p!
1o!
0j!
1i!
0d!
1c!
0^!
1]!
0X!
1W!
0R!
1Q!
0L!
1K!
0F!
1E!
0@!
1?!
0:!
19!
04!
13!
0.!
1-!
0(!
1'!
0"!
1!!
0z
1y
#150000
1$
1%
1F
1U
1P
1Q
1*"
1+"
1-"
0`"
1v!
1p!
1j!
1d!
1^!
1X!
1R!
1L!
1F!
1@!
1:!
14!
1.!
1(!
1"!
1z
#200000
0$
0%
0F
0#
1"
0U
0T
1S
0P
0Q
0*"
0+"
1/"
0."
0-"
1`"
0v!
0u!
1t!
0p!
0o!
1n!
0j!
0i!
1h!
0d!
0c!
1b!
0^!
0]!
1\!
0X!
0W!
1V!
0R!
0Q!
1P!
0L!
0K!
1J!
0F!
0E!
1D!
0@!
0?!
1>!
0:!
09!
18!
04!
03!
12!
0.!
0-!
1,!
0(!
0'!
1&!
0"!
0!!
1~
0z
0y
1x
#250000
1$
1%
1F
1U
1P
1Q
1*"
1+"
1-"
0`"
1v!
1p!
1j!
1d!
1^!
1X!
1R!
1L!
1F!
1@!
1:!
14!
1.!
1(!
1"!
1z
#300000
0$
0%
0F
1#
0U
1T
0P
0Q
0*"
0+"
1."
0-"
1`"
0v!
1u!
0p!
1o!
0j!
1i!
0d!
1c!
0^!
1]!
0X!
1W!
0R!
1Q!
0L!
1K!
0F!
1E!
0@!
1?!
0:!
19!
04!
13!
0.!
1-!
0(!
1'!
0"!
1!!
0z
1y
#350000
1$
1%
1F
1U
1P
1Q
1*"
1+"
1-"
0`"
1v!
1p!
1j!
1d!
1^!
1X!
1R!
1L!
1F!
1@!
1:!
14!
1.!
1(!
1"!
1z
#400000
0$
0%
0F
0#
0"
1!
0U
0T
0S
1R
0P
0Q
0*"
0+"
10"
0/"
0."
0-"
1`"
0v!
0u!
0t!
1s!
0p!
0o!
0n!
1m!
0j!
0i!
0h!
1g!
0d!
0c!
0b!
1a!
0^!
0]!
0\!
1[!
0X!
0W!
0V!
1U!
0R!
0Q!
0P!
1O!
0L!
0K!
0J!
1I!
0F!
0E!
0D!
1C!
0@!
0?!
0>!
1=!
0:!
09!
08!
17!
04!
03!
02!
11!
0.!
0-!
0,!
1+!
0(!
0'!
0&!
1%!
0"!
0!!
0~
1}
0z
0y
0x
1w
#450000
1$
1%
1F
1U
1P
1Q
1*"
1+"
1-"
0`"
1v!
1p!
1j!
1d!
1^!
1X!
1R!
1L!
1F!
1@!
1:!
14!
1.!
1(!
1"!
1z
#500000
0$
0%
0F
1#
0U
1T
0P
0Q
0*"
0+"
1."
0-"
1`"
0v!
1u!
0p!
1o!
0j!
1i!
0d!
1c!
0^!
1]!
0X!
1W!
0R!
1Q!
0L!
1K!
0F!
1E!
0@!
1?!
0:!
19!
04!
13!
0.!
1-!
0(!
1'!
0"!
1!!
0z
1y
#550000
1$
1%
1F
1U
1P
1Q
1*"
1+"
1-"
0`"
1v!
1p!
1j!
1d!
1^!
1X!
1R!
1L!
1F!
1@!
1:!
14!
1.!
1(!
1"!
1z
#600000
0$
0%
0F
0#
1"
0U
0T
1S
0P
0Q
0*"
0+"
1/"
0."
0-"
1`"
0v!
0u!
1t!
0p!
0o!
1n!
0j!
0i!
1h!
0d!
0c!
1b!
0^!
0]!
1\!
0X!
0W!
1V!
0R!
0Q!
1P!
0L!
0K!
1J!
0F!
0E!
1D!
0@!
0?!
1>!
0:!
09!
18!
04!
03!
12!
0.!
0-!
1,!
0(!
0'!
1&!
0"!
0!!
1~
0z
0y
1x
#650000
1$
1%
1F
1U
1P
1Q
1*"
1+"
1-"
0`"
1v!
1p!
1j!
1d!
1^!
1X!
1R!
1L!
1F!
1@!
1:!
14!
1.!
1(!
1"!
1z
#700000
0$
0%
0F
1#
0U
1T
0P
0Q
0*"
0+"
1."
0-"
1`"
0v!
1u!
0p!
1o!
0j!
1i!
0d!
1c!
0^!
1]!
0X!
1W!
0R!
1Q!
0L!
1K!
0F!
1E!
0@!
1?!
0:!
19!
04!
13!
0.!
1-!
0(!
1'!
0"!
1!!
0z
1y
#750000
1$
1%
1F
1U
1P
1Q
1*"
1+"
1-"
0`"
1v!
1p!
1j!
1d!
1^!
1X!
1R!
1L!
1F!
1@!
1:!
14!
1.!
1(!
1"!
1z
#800000
0$
0%
0F
0#
0"
0!
0U
0T
0S
0R
0P
0Q
0*"
0+"
00"
0/"
0."
0-"
1`"
0v!
0u!
0t!
0s!
0p!
0o!
0n!
0m!
0j!
0i!
0h!
0g!
0d!
0c!
0b!
0a!
0^!
0]!
0\!
0[!
0X!
0W!
0V!
0U!
0R!
0Q!
0P!
0O!
0L!
0K!
0J!
0I!
0F!
0E!
0D!
0C!
0@!
0?!
0>!
0=!
0:!
09!
08!
07!
04!
03!
02!
01!
0.!
0-!
0,!
0+!
0(!
0'!
0&!
0%!
0"!
0!!
0~
0}
0z
0y
0x
0w
#850000
1$
1%
1F
1U
1P
1Q
1*"
1+"
1-"
0`"
1v!
1p!
1j!
1d!
1^!
1X!
1R!
1L!
1F!
1@!
1:!
14!
1.!
1(!
1"!
1z
#900000
0$
0%
0F
1#
0U
1T
0P
0Q
0*"
0+"
1."
0-"
1`"
0v!
1u!
0p!
1o!
0j!
1i!
0d!
1c!
0^!
1]!
0X!
1W!
0R!
1Q!
0L!
1K!
0F!
1E!
0@!
1?!
0:!
19!
04!
13!
0.!
1-!
0(!
1'!
0"!
1!!
0z
1y
#950000
1$
1%
1F
1U
1P
1Q
1*"
1+"
1-"
0`"
1v!
1p!
1j!
1d!
1^!
1X!
1R!
1L!
1F!
1@!
1:!
14!
1.!
1(!
1"!
1z
#1000000
