<stg><name>main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1</name>


<trans_list>

<trans id="165" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln12 = store i7 0, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln13 = store i7 0, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc.i.i:0 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i.i:1 %icmp_ln15 = icmp_eq  i14 %indvar_flatten_load, i14 10000

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i.i:2 %add_ln15_2 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln15_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:3 %br_ln15 = br i1 %icmp_ln15, void %for.inc.i, void %for.body21.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_1_load = load i7 %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:4 %icmp_ln14 = icmp_eq  i7 %i_1_load, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc.i:5 %select_ln13 = select i1 %icmp_ln14, i7 0, i7 %i_1_load

]]></Node>
<StgValue><ssdm name="select_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="7">
<![CDATA[
for.inc.i:9 %zext_ln14_1 = zext i7 %select_ln13

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="7">
<![CDATA[
for.inc.i:13 %zext_ln13_1 = zext i7 %select_ln13

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i:14 %mul_ln13 = mul i15 %zext_ln13_1, i15 171

]]></Node>
<StgValue><ssdm name="mul_ln13"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="11" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:17 %urem_ln13 = urem i7 %select_ln13, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln13"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i:19 %mul_ln15 = mul i14 %zext_ln14_1, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i:1 %j_1_load = load i7 %j_1

]]></Node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:6 %add_ln15_3 = add i7 %j_1_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln15_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i:14 %mul_ln13 = mul i15 %zext_ln13_1, i15 171

]]></Node>
<StgValue><ssdm name="mul_ln13"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="10" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:17 %urem_ln13 = urem i7 %select_ln13, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln13"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i:19 %mul_ln15 = mul i14 %zext_ln14_1, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="47" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc.i:7 %select_ln15 = select i1 %icmp_ln14, i7 %add_ln15_3, i7 %j_1_load

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="7">
<![CDATA[
for.inc.i:8 %zext_ln14 = zext i7 %select_ln15

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i:14 %mul_ln13 = mul i15 %zext_ln13_1, i15 171

]]></Node>
<StgValue><ssdm name="mul_ln13"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i:15 %tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln13, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="9" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:17 %urem_ln13 = urem i7 %select_ln13, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln13"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i:19 %mul_ln15 = mul i14 %zext_ln14_1, i14 100

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i:20 %add_ln15 = add i14 %mul_ln15, i14 %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx6.i.i16.exit:0 %add_ln14 = add i7 %select_ln13, i7 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6.i.i16.exit:1 %store_ln15 = store i14 %add_ln15_2, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6.i.i16.exit:2 %store_ln12 = store i7 %select_ln15, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6.i.i16.exit:3 %store_ln13 = store i7 %add_ln14, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6.i.i16.exit:4 %br_ln14 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="59" st_id="5" stage="8" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:17 %urem_ln13 = urem i7 %select_ln13, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln13"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i:20 %add_ln15 = add i14 %mul_ln15, i14 %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="61" st_id="6" stage="7" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:17 %urem_ln13 = urem i7 %select_ln13, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln13"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="14">
<![CDATA[
for.inc.i:21 %zext_ln15 = zext i14 %add_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:22 %w_addr = getelementptr i4 %w, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="14">
<![CDATA[
for.inc.i:23 %w_load = load i14 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="65" st_id="7" stage="6" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:17 %urem_ln13 = urem i7 %select_ln13, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln13"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="14">
<![CDATA[
for.inc.i:23 %w_load = load i14 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="67" st_id="8" stage="5" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:17 %urem_ln13 = urem i7 %select_ln13, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln13"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="68" st_id="9" stage="4" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:17 %urem_ln13 = urem i7 %select_ln13, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln13"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="69" st_id="10" stage="3" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:17 %urem_ln13 = urem i7 %select_ln13, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln13"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
for.body21.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i:16 %zext_ln13 = zext i6 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="2" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:17 %urem_ln13 = urem i7 %select_ln13, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln13"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:25 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:26 %data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="data_1_addr"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:27 %data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="data_2_addr"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i:28 %data_load = load i7 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i:29 %data_1_load = load i7 %data_1_addr

]]></Node>
<StgValue><ssdm name="data_1_load"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i:30 %data_2_load = load i7 %data_2_addr

]]></Node>
<StgValue><ssdm name="data_2_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="7">
<![CDATA[
for.inc.i:10 %zext_ln14_2 = zext i7 %select_ln13

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i:12 %add_ln13 = add i8 %zext_ln14_2, i8 100

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:17 %urem_ln13 = urem i7 %select_ln13, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln13"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i:28 %data_load = load i7 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i:29 %data_1_load = load i7 %data_1_addr

]]></Node>
<StgValue><ssdm name="data_1_load"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i:30 %data_2_load = load i7 %data_2_addr

]]></Node>
<StgValue><ssdm name="data_2_load"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="8">
<![CDATA[
for.inc.i:33 %zext_ln15_3 = zext i8 %add_ln13

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc.i:34 %mul_ln15_2 = mul i17 %zext_ln15_3, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln15_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2">
<![CDATA[
for.inc.i:18 %trunc_ln13 = trunc i2 %urem_ln13

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="2">
<![CDATA[
for.inc.i:31 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3i32.i32.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i32 0, i2 %trunc_ln13

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc.i:34 %mul_ln15_2 = mul i17 %zext_ln15_3, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln15_2"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.i:45 %switch_ln15 = switch i2 %trunc_ln13, void %arrayidx6.i.i16.case.0, i2 1, void %arrayidx6.i.i16.case.2, i2 0, void %arrayidx6.i.i16.case.1

]]></Node>
<StgValue><ssdm name="switch_ln15"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
for.inc.i:24 %zext_ln15_1 = zext i4 %w_load

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:32 %mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc.i:34 %mul_ln15_2 = mul i17 %zext_ln15_3, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln15_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="93" st_id="15" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:32 %mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc.i:34 %mul_ln15_2 = mul i17 %zext_ln15_3, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln15_2"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i:35 %tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln15_2, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="96" st_id="16" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:32 %mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i:36 %zext_ln15_2 = zext i7 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:37 %data_addr_2 = getelementptr i32 %data, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="data_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:38 %data_1_addr_2 = getelementptr i32 %data_1, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="data_1_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:39 %data_2_addr_2 = getelementptr i32 %data_2, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="data_2_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i:40 %data_load_1 = load i7 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i:41 %data_1_load_1 = load i7 %data_1_addr_2

]]></Node>
<StgValue><ssdm name="data_1_load_1"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i:42 %data_2_load_1 = load i7 %data_2_addr_2

]]></Node>
<StgValue><ssdm name="data_2_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="104" st_id="17" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:32 %mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i:40 %data_load_1 = load i7 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i:41 %data_1_load_1 = load i7 %data_1_addr_2

]]></Node>
<StgValue><ssdm name="data_1_load_1"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i:42 %data_2_load_1 = load i7 %data_2_addr_2

]]></Node>
<StgValue><ssdm name="data_2_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="108" st_id="18" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:32 %mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
</operation>

<operation id="109" st_id="18" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="2">
<![CDATA[
for.inc.i:43 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3i32.i32.i2, i2 2, i32 %data_load_1, i2 0, i32 %data_1_load_1, i2 1, i32 %data_2_load_1, i32 0, i2 %trunc_ln13

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_14_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10000, i64 10000, i64 10000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="112" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:11 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="113" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:44 %add_ln15_1 = add i32 %tmp_1, i32 %mul_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="114" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx6.i.i16.case.1:0 %store_ln15 = store i32 %add_ln15_1, i7 %data_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6.i.i16.case.1:1 %br_ln15 = br void %arrayidx6.i.i16.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx6.i.i16.case.2:0 %store_ln15 = store i32 %add_ln15_1, i7 %data_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6.i.i16.case.2:1 %br_ln15 = br void %arrayidx6.i.i16.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="118" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="!1"/>
<literal name="trunc_ln13" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx6.i.i16.case.0:0 %store_ln15 = store i32 %add_ln15_1, i7 %data_addr_2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="!1"/>
<literal name="trunc_ln13" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6.i.i16.case.0:1 %br_ln15 = br void %arrayidx6.i.i16.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
