// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module p_convertColorSpace (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        JpegEncoder_buffer_address0,
        JpegEncoder_buffer_ce0,
        JpegEncoder_buffer_q0,
        JpegEncoder_buffer_address1,
        JpegEncoder_buffer_ce1,
        JpegEncoder_buffer_q1,
        xPos,
        yData_0_address0,
        yData_0_ce0,
        yData_0_we0,
        yData_0_d0,
        yData_0_address1,
        yData_0_ce1,
        yData_0_we1,
        yData_0_d1,
        yData_1_address0,
        yData_1_ce0,
        yData_1_we0,
        yData_1_d0,
        yData_1_address1,
        yData_1_ce1,
        yData_1_we1,
        yData_1_d1,
        yData_2_address0,
        yData_2_ce0,
        yData_2_we0,
        yData_2_d0,
        yData_2_address1,
        yData_2_ce1,
        yData_2_we1,
        yData_2_d1,
        yData_3_address0,
        yData_3_ce0,
        yData_3_we0,
        yData_3_d0,
        yData_3_address1,
        yData_3_ce1,
        yData_3_we1,
        yData_3_d1,
        yData_4_address0,
        yData_4_ce0,
        yData_4_we0,
        yData_4_d0,
        yData_4_address1,
        yData_4_ce1,
        yData_4_we1,
        yData_4_d1,
        yData_5_address0,
        yData_5_ce0,
        yData_5_we0,
        yData_5_d0,
        yData_5_address1,
        yData_5_ce1,
        yData_5_we1,
        yData_5_d1,
        yData_6_address0,
        yData_6_ce0,
        yData_6_we0,
        yData_6_d0,
        yData_6_address1,
        yData_6_ce1,
        yData_6_we1,
        yData_6_d1,
        yData_7_address0,
        yData_7_ce0,
        yData_7_we0,
        yData_7_d0,
        yData_7_address1,
        yData_7_ce1,
        yData_7_we1,
        yData_7_d1,
        cbData_0_address0,
        cbData_0_ce0,
        cbData_0_we0,
        cbData_0_d0,
        cbData_1_address0,
        cbData_1_ce0,
        cbData_1_we0,
        cbData_1_d0,
        cbData_2_address0,
        cbData_2_ce0,
        cbData_2_we0,
        cbData_2_d0,
        cbData_3_address0,
        cbData_3_ce0,
        cbData_3_we0,
        cbData_3_d0,
        cbData_4_address0,
        cbData_4_ce0,
        cbData_4_we0,
        cbData_4_d0,
        cbData_5_address0,
        cbData_5_ce0,
        cbData_5_we0,
        cbData_5_d0,
        cbData_6_address0,
        cbData_6_ce0,
        cbData_6_we0,
        cbData_6_d0,
        cbData_7_address0,
        cbData_7_ce0,
        cbData_7_we0,
        cbData_7_d0,
        crData_0_address0,
        crData_0_ce0,
        crData_0_we0,
        crData_0_d0,
        crData_1_address0,
        crData_1_ce0,
        crData_1_we0,
        crData_1_d0,
        crData_2_address0,
        crData_2_ce0,
        crData_2_we0,
        crData_2_d0,
        crData_3_address0,
        crData_3_ce0,
        crData_3_we0,
        crData_3_d0,
        crData_4_address0,
        crData_4_ce0,
        crData_4_we0,
        crData_4_d0,
        crData_5_address0,
        crData_5_ce0,
        crData_5_we0,
        crData_5_d0,
        crData_6_address0,
        crData_6_ce0,
        crData_6_we0,
        crData_6_d0,
        crData_7_address0,
        crData_7_ce0,
        crData_7_we0,
        crData_7_d0
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_pp0_stage0 = 14'd2;
parameter    ap_ST_fsm_pp0_stage1 = 14'd4;
parameter    ap_ST_fsm_pp0_stage2 = 14'd8;
parameter    ap_ST_fsm_pp0_stage3 = 14'd16;
parameter    ap_ST_fsm_pp0_stage4 = 14'd32;
parameter    ap_ST_fsm_pp0_stage5 = 14'd64;
parameter    ap_ST_fsm_pp0_stage6 = 14'd128;
parameter    ap_ST_fsm_pp0_stage7 = 14'd256;
parameter    ap_ST_fsm_pp0_stage8 = 14'd512;
parameter    ap_ST_fsm_pp0_stage9 = 14'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 14'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 14'd4096;
parameter    ap_ST_fsm_state31 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] JpegEncoder_buffer_address0;
output   JpegEncoder_buffer_ce0;
input  [7:0] JpegEncoder_buffer_q0;
output  [13:0] JpegEncoder_buffer_address1;
output   JpegEncoder_buffer_ce1;
input  [7:0] JpegEncoder_buffer_q1;
input  [9:0] xPos;
output  [2:0] yData_0_address0;
output   yData_0_ce0;
output   yData_0_we0;
output  [7:0] yData_0_d0;
output  [2:0] yData_0_address1;
output   yData_0_ce1;
output   yData_0_we1;
output  [7:0] yData_0_d1;
output  [2:0] yData_1_address0;
output   yData_1_ce0;
output   yData_1_we0;
output  [7:0] yData_1_d0;
output  [2:0] yData_1_address1;
output   yData_1_ce1;
output   yData_1_we1;
output  [7:0] yData_1_d1;
output  [2:0] yData_2_address0;
output   yData_2_ce0;
output   yData_2_we0;
output  [7:0] yData_2_d0;
output  [2:0] yData_2_address1;
output   yData_2_ce1;
output   yData_2_we1;
output  [7:0] yData_2_d1;
output  [2:0] yData_3_address0;
output   yData_3_ce0;
output   yData_3_we0;
output  [7:0] yData_3_d0;
output  [2:0] yData_3_address1;
output   yData_3_ce1;
output   yData_3_we1;
output  [7:0] yData_3_d1;
output  [2:0] yData_4_address0;
output   yData_4_ce0;
output   yData_4_we0;
output  [7:0] yData_4_d0;
output  [2:0] yData_4_address1;
output   yData_4_ce1;
output   yData_4_we1;
output  [7:0] yData_4_d1;
output  [2:0] yData_5_address0;
output   yData_5_ce0;
output   yData_5_we0;
output  [7:0] yData_5_d0;
output  [2:0] yData_5_address1;
output   yData_5_ce1;
output   yData_5_we1;
output  [7:0] yData_5_d1;
output  [2:0] yData_6_address0;
output   yData_6_ce0;
output   yData_6_we0;
output  [7:0] yData_6_d0;
output  [2:0] yData_6_address1;
output   yData_6_ce1;
output   yData_6_we1;
output  [7:0] yData_6_d1;
output  [2:0] yData_7_address0;
output   yData_7_ce0;
output   yData_7_we0;
output  [7:0] yData_7_d0;
output  [2:0] yData_7_address1;
output   yData_7_ce1;
output   yData_7_we1;
output  [7:0] yData_7_d1;
output  [2:0] cbData_0_address0;
output   cbData_0_ce0;
output   cbData_0_we0;
output  [7:0] cbData_0_d0;
output  [2:0] cbData_1_address0;
output   cbData_1_ce0;
output   cbData_1_we0;
output  [7:0] cbData_1_d0;
output  [2:0] cbData_2_address0;
output   cbData_2_ce0;
output   cbData_2_we0;
output  [7:0] cbData_2_d0;
output  [2:0] cbData_3_address0;
output   cbData_3_ce0;
output   cbData_3_we0;
output  [7:0] cbData_3_d0;
output  [2:0] cbData_4_address0;
output   cbData_4_ce0;
output   cbData_4_we0;
output  [7:0] cbData_4_d0;
output  [2:0] cbData_5_address0;
output   cbData_5_ce0;
output   cbData_5_we0;
output  [7:0] cbData_5_d0;
output  [2:0] cbData_6_address0;
output   cbData_6_ce0;
output   cbData_6_we0;
output  [7:0] cbData_6_d0;
output  [2:0] cbData_7_address0;
output   cbData_7_ce0;
output   cbData_7_we0;
output  [7:0] cbData_7_d0;
output  [2:0] crData_0_address0;
output   crData_0_ce0;
output   crData_0_we0;
output  [7:0] crData_0_d0;
output  [2:0] crData_1_address0;
output   crData_1_ce0;
output   crData_1_we0;
output  [7:0] crData_1_d0;
output  [2:0] crData_2_address0;
output   crData_2_ce0;
output   crData_2_we0;
output  [7:0] crData_2_d0;
output  [2:0] crData_3_address0;
output   crData_3_ce0;
output   crData_3_we0;
output  [7:0] crData_3_d0;
output  [2:0] crData_4_address0;
output   crData_4_ce0;
output   crData_4_we0;
output  [7:0] crData_4_d0;
output  [2:0] crData_5_address0;
output   crData_5_ce0;
output   crData_5_we0;
output  [7:0] crData_5_d0;
output  [2:0] crData_6_address0;
output   crData_6_ce0;
output   crData_6_we0;
output  [7:0] crData_6_d0;
output  [2:0] crData_7_address0;
output   crData_7_ce0;
output   crData_7_we0;
output  [7:0] crData_7_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] JpegEncoder_buffer_address0;
reg JpegEncoder_buffer_ce0;
reg[13:0] JpegEncoder_buffer_address1;
reg JpegEncoder_buffer_ce1;
reg[2:0] yData_0_address0;
reg yData_0_ce0;
reg yData_0_we0;
reg[7:0] yData_0_d0;
reg[2:0] yData_0_address1;
reg yData_0_ce1;
reg yData_0_we1;
reg[7:0] yData_0_d1;
reg[2:0] yData_1_address0;
reg yData_1_ce0;
reg yData_1_we0;
reg[7:0] yData_1_d0;
reg[2:0] yData_1_address1;
reg yData_1_ce1;
reg yData_1_we1;
reg[7:0] yData_1_d1;
reg[2:0] yData_2_address0;
reg yData_2_ce0;
reg yData_2_we0;
reg[7:0] yData_2_d0;
reg[2:0] yData_2_address1;
reg yData_2_ce1;
reg yData_2_we1;
reg[7:0] yData_2_d1;
reg[2:0] yData_3_address0;
reg yData_3_ce0;
reg yData_3_we0;
reg[7:0] yData_3_d0;
reg[2:0] yData_3_address1;
reg yData_3_ce1;
reg yData_3_we1;
reg[7:0] yData_3_d1;
reg[2:0] yData_4_address0;
reg yData_4_ce0;
reg yData_4_we0;
reg[7:0] yData_4_d0;
reg[2:0] yData_4_address1;
reg yData_4_ce1;
reg yData_4_we1;
reg[7:0] yData_4_d1;
reg[2:0] yData_5_address0;
reg yData_5_ce0;
reg yData_5_we0;
reg[7:0] yData_5_d0;
reg[2:0] yData_5_address1;
reg yData_5_ce1;
reg yData_5_we1;
reg[7:0] yData_5_d1;
reg[2:0] yData_6_address0;
reg yData_6_ce0;
reg yData_6_we0;
reg[7:0] yData_6_d0;
reg[2:0] yData_6_address1;
reg yData_6_ce1;
reg yData_6_we1;
reg[7:0] yData_6_d1;
reg[2:0] yData_7_address0;
reg yData_7_ce0;
reg yData_7_we0;
reg[7:0] yData_7_d0;
reg[2:0] yData_7_address1;
reg yData_7_ce1;
reg yData_7_we1;
reg[7:0] yData_7_d1;
reg[2:0] cbData_0_address0;
reg cbData_0_ce0;
reg cbData_0_we0;
reg[7:0] cbData_0_d0;
reg[2:0] cbData_1_address0;
reg cbData_1_ce0;
reg cbData_1_we0;
reg[7:0] cbData_1_d0;
reg[2:0] cbData_2_address0;
reg cbData_2_ce0;
reg cbData_2_we0;
reg[7:0] cbData_2_d0;
reg[2:0] cbData_3_address0;
reg cbData_3_ce0;
reg cbData_3_we0;
reg[7:0] cbData_3_d0;
reg[2:0] cbData_4_address0;
reg cbData_4_ce0;
reg cbData_4_we0;
reg[7:0] cbData_4_d0;
reg[2:0] cbData_5_address0;
reg cbData_5_ce0;
reg cbData_5_we0;
reg[7:0] cbData_5_d0;
reg[2:0] cbData_6_address0;
reg cbData_6_ce0;
reg cbData_6_we0;
reg[7:0] cbData_6_d0;
reg[2:0] cbData_7_address0;
reg cbData_7_ce0;
reg cbData_7_we0;
reg[7:0] cbData_7_d0;
reg[2:0] crData_0_address0;
reg crData_0_ce0;
reg crData_0_we0;
reg[7:0] crData_0_d0;
reg[2:0] crData_1_address0;
reg crData_1_ce0;
reg crData_1_we0;
reg[7:0] crData_1_d0;
reg[2:0] crData_2_address0;
reg crData_2_ce0;
reg crData_2_we0;
reg[7:0] crData_2_d0;
reg[2:0] crData_3_address0;
reg crData_3_ce0;
reg crData_3_we0;
reg[7:0] crData_3_d0;
reg[2:0] crData_4_address0;
reg crData_4_ce0;
reg crData_4_we0;
reg[7:0] crData_4_d0;
reg[2:0] crData_5_address0;
reg crData_5_ce0;
reg crData_5_we0;
reg[7:0] crData_5_d0;
reg[2:0] crData_6_address0;
reg crData_6_ce0;
reg crData_6_we0;
reg[7:0] crData_6_d0;
reg[2:0] crData_7_address0;
reg crData_7_ce0;
reg crData_7_we0;
reg[7:0] crData_7_d0;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] y_0_reg_2069;
reg   [7:0] reg_2080;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state17_pp0_stage3_iter1;
wire    ap_block_state29_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] icmp_ln345_reg_5041;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state18_pp0_stage4_iter1;
wire    ap_block_state30_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
reg   [7:0] reg_2085;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_state25_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state16_pp0_stage2_iter1;
wire    ap_block_state28_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
reg   [7:0] reg_2089;
wire   [12:0] zext_ln350_2_fu_2093_p1;
reg   [12:0] zext_ln350_2_reg_5025;
wire   [13:0] zext_ln350_4_fu_2097_p1;
reg   [13:0] zext_ln350_4_reg_5030;
wire   [0:0] icmp_ln345_fu_2101_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state14_pp0_stage0_iter1;
wire    ap_block_state26_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] y_fu_2107_p2;
reg   [3:0] y_reg_5045;
wire   [2:0] trunc_ln345_fu_2113_p1;
reg   [2:0] trunc_ln345_reg_5050;
reg   [2:0] trunc_ln345_reg_5050_pp0_iter1_reg;
reg   [2:0] trunc_ln345_reg_5050_pp0_iter2_reg;
wire   [12:0] add_ln350_1_fu_2141_p2;
reg   [12:0] add_ln350_1_reg_5054;
wire   [12:0] add_ln350_fu_2147_p2;
reg   [12:0] add_ln350_reg_5065;
wire  signed [15:0] sub_ln350_fu_2166_p2;
reg  signed [15:0] sub_ln350_reg_5071;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state15_pp0_stage1_iter1;
wire    ap_block_state27_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
wire   [15:0] add_ln352_fu_2172_p2;
reg   [15:0] add_ln352_reg_5077;
wire   [13:0] add_ln350_2_fu_2187_p2;
reg   [13:0] add_ln350_2_reg_5082;
wire  signed [16:0] sub_ln350_1_fu_2214_p2;
reg  signed [16:0] sub_ln350_1_reg_5098;
wire   [16:0] add_ln352_1_fu_2220_p2;
reg   [16:0] add_ln352_1_reg_5104;
wire   [13:0] add_ln350_3_fu_2235_p2;
reg   [13:0] add_ln350_3_reg_5109;
reg   [7:0] JpegEncoder_buffer_l_reg_5115;
wire  signed [16:0] sub_ln350_2_fu_2266_p2;
reg  signed [16:0] sub_ln350_2_reg_5135;
wire   [16:0] add_ln352_2_fu_2272_p2;
reg   [16:0] add_ln352_2_reg_5141;
wire   [13:0] add_ln350_4_fu_2287_p2;
reg   [13:0] add_ln350_4_reg_5146;
wire   [16:0] mul_ln1192_fu_2296_p2;
reg   [16:0] mul_ln1192_reg_5152;
wire  signed [16:0] sub_ln350_3_fu_2328_p2;
reg  signed [16:0] sub_ln350_3_reg_5172;
wire   [16:0] add_ln352_3_fu_2334_p2;
reg   [16:0] add_ln352_3_reg_5178;
wire   [13:0] add_ln350_5_fu_2349_p2;
reg   [13:0] add_ln350_5_reg_5183;
wire   [16:0] grp_fu_3945_p3;
reg   [16:0] add_ln1192_reg_5189;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state19_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire   [16:0] mul_ln1118_78_fu_2358_p2;
reg   [16:0] mul_ln1118_78_reg_5194;
reg   [7:0] JpegEncoder_buffer_l_6_reg_5199;
wire  signed [16:0] sub_ln350_4_fu_2390_p2;
reg  signed [16:0] sub_ln350_4_reg_5220;
wire   [16:0] add_ln352_4_fu_2396_p2;
reg   [16:0] add_ln352_4_reg_5226;
wire   [13:0] add_ln350_6_fu_2411_p2;
reg   [13:0] add_ln350_6_reg_5231;
wire   [16:0] grp_fu_3952_p3;
reg   [16:0] add_ln1192_64_reg_5237;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state20_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire   [16:0] mul_ln1118_82_fu_2419_p2;
reg   [16:0] mul_ln1118_82_reg_5242;
reg   [7:0] JpegEncoder_buffer_l_9_reg_5247;
wire  signed [16:0] sub_ln350_5_fu_2451_p2;
reg  signed [16:0] sub_ln350_5_reg_5268;
wire   [16:0] add_ln352_5_fu_2457_p2;
reg   [16:0] add_ln352_5_reg_5274;
wire   [13:0] add_ln350_7_fu_2472_p2;
reg   [13:0] add_ln350_7_reg_5279;
wire   [13:0] add_ln350_8_fu_2486_p2;
reg   [13:0] add_ln350_8_reg_5285;
wire   [16:0] grp_fu_3959_p3;
reg   [16:0] add_ln1192_66_reg_5291;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state21_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire   [16:0] mul_ln1118_86_fu_2494_p2;
reg   [16:0] mul_ln1118_86_reg_5296;
reg   [7:0] JpegEncoder_buffer_l_12_reg_5301;
wire  signed [16:0] sub_ln350_6_fu_2526_p2;
reg  signed [16:0] sub_ln350_6_reg_5322;
wire   [16:0] add_ln352_6_fu_2532_p2;
reg   [16:0] add_ln352_6_reg_5328;
wire   [16:0] grp_fu_3966_p3;
reg   [16:0] add_ln1192_68_reg_5333;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_state22_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire   [16:0] mul_ln1118_90_fu_2541_p2;
reg   [16:0] mul_ln1118_90_reg_5338;
reg   [7:0] JpegEncoder_buffer_l_15_reg_5343;
wire  signed [16:0] sub_ln350_7_fu_2573_p2;
reg  signed [16:0] sub_ln350_7_reg_5364;
wire   [16:0] add_ln352_7_fu_2579_p2;
reg   [16:0] add_ln352_7_reg_5370;
wire   [15:0] add_ln353_fu_2585_p2;
reg   [15:0] add_ln353_reg_5375;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_state23_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
wire   [16:0] add_ln353_1_fu_2590_p2;
reg   [16:0] add_ln353_1_reg_5380;
wire   [16:0] grp_fu_3973_p3;
reg   [16:0] add_ln1192_70_reg_5385;
wire   [16:0] mul_ln1118_94_fu_2598_p2;
reg   [16:0] mul_ln1118_94_reg_5390;
reg   [7:0] JpegEncoder_buffer_l_18_reg_5395;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_state24_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
wire   [16:0] add_ln353_2_fu_2624_p2;
reg   [16:0] add_ln353_2_reg_5426;
wire   [16:0] add_ln353_3_fu_2629_p2;
reg   [16:0] add_ln353_3_reg_5431;
wire   [16:0] grp_fu_3980_p3;
reg   [16:0] add_ln1192_72_reg_5436;
wire   [16:0] mul_ln1118_98_fu_2637_p2;
reg   [16:0] mul_ln1118_98_reg_5441;
reg   [7:0] JpegEncoder_buffer_l_21_reg_5446;
wire   [16:0] add_ln353_4_fu_2663_p2;
reg   [16:0] add_ln353_4_reg_5477;
wire   [16:0] add_ln353_5_fu_2668_p2;
reg   [16:0] add_ln353_5_reg_5482;
wire   [16:0] grp_fu_3987_p3;
reg   [16:0] add_ln1192_74_reg_5487;
wire   [16:0] mul_ln1118_102_fu_2676_p2;
reg   [16:0] mul_ln1118_102_reg_5492;
reg   [7:0] JpegEncoder_buffer_l_8_reg_5497;
reg   [7:0] JpegEncoder_buffer_l_11_reg_5507;
wire   [16:0] add_ln353_6_fu_2698_p2;
reg   [16:0] add_ln353_6_reg_5527;
wire   [16:0] add_ln353_7_fu_2703_p2;
reg   [16:0] add_ln353_7_reg_5532;
wire   [16:0] grp_fu_3994_p3;
reg   [16:0] add_ln1192_76_reg_5537;
reg   [7:0] tmp_s_reg_5542;
reg   [7:0] tmp_24_reg_5548;
reg   [7:0] JpegEncoder_buffer_l_14_reg_5554;
reg   [7:0] JpegEncoder_buffer_l_17_reg_5564;
wire   [8:0] sub_ln356_fu_2762_p2;
reg   [8:0] sub_ln356_reg_5584;
wire   [8:0] sub_ln357_fu_2771_p2;
reg   [8:0] sub_ln357_reg_5589;
wire   [8:0] sub_ln356_1_fu_2797_p2;
reg   [8:0] sub_ln356_1_reg_5594;
wire   [8:0] sub_ln357_1_fu_2807_p2;
reg   [8:0] sub_ln357_1_reg_5599;
reg   [7:0] tmp_25_reg_5604;
reg   [7:0] tmp_26_reg_5610;
wire   [18:0] mul_ln1118_76_fu_2842_p2;
reg   [18:0] mul_ln1118_76_reg_5626;
wire   [8:0] trunc_ln851_fu_2848_p1;
reg   [8:0] trunc_ln851_reg_5631;
reg   [7:0] trunc_ln_reg_5636;
wire   [18:0] mul_ln1118_77_fu_2865_p2;
reg   [18:0] mul_ln1118_77_reg_5643;
wire   [8:0] trunc_ln851_78_fu_2871_p1;
reg   [8:0] trunc_ln851_78_reg_5648;
reg   [7:0] trunc_ln851_s_reg_5653;
wire   [8:0] sub_ln356_2_fu_2904_p2;
reg   [8:0] sub_ln356_2_reg_5660;
wire   [8:0] sub_ln357_2_fu_2913_p2;
reg   [8:0] sub_ln357_2_reg_5665;
wire   [8:0] sub_ln356_3_fu_2938_p2;
reg   [8:0] sub_ln356_3_reg_5670;
wire   [8:0] sub_ln357_3_fu_2947_p2;
reg   [8:0] sub_ln357_3_reg_5675;
reg   [7:0] tmp_27_reg_5680;
reg   [7:0] tmp_28_reg_5686;
wire   [7:0] select_ln850_fu_2995_p3;
reg   [7:0] select_ln850_reg_5692;
wire   [7:0] select_ln850_80_fu_3026_p3;
reg   [7:0] select_ln850_80_reg_5704;
wire   [18:0] mul_ln1118_80_fu_3036_p2;
reg   [18:0] mul_ln1118_80_reg_5716;
wire   [8:0] trunc_ln851_79_fu_3042_p1;
reg   [8:0] trunc_ln851_79_reg_5721;
reg   [7:0] trunc_ln851_15_reg_5726;
wire   [8:0] sub_ln356_4_fu_3075_p2;
reg   [8:0] sub_ln356_4_reg_5733;
wire   [8:0] sub_ln357_4_fu_3084_p2;
reg   [8:0] sub_ln357_4_reg_5738;
wire   [8:0] sub_ln356_5_fu_3109_p2;
reg   [8:0] sub_ln356_5_reg_5743;
wire   [8:0] sub_ln357_5_fu_3118_p2;
reg   [8:0] sub_ln357_5_reg_5748;
reg   [7:0] tmp_29_reg_5753;
reg   [7:0] tmp_30_reg_5759;
wire   [7:0] select_ln850_81_fu_3166_p3;
reg   [7:0] select_ln850_81_reg_5765;
wire   [18:0] mul_ln1118_81_fu_3176_p2;
reg   [18:0] mul_ln1118_81_reg_5777;
wire   [8:0] trunc_ln851_80_fu_3182_p1;
reg   [8:0] trunc_ln851_80_reg_5782;
reg   [7:0] trunc_ln851_16_reg_5787;
wire   [8:0] sub_ln356_6_fu_3216_p2;
reg   [8:0] sub_ln356_6_reg_5794;
wire   [8:0] sub_ln357_6_fu_3225_p2;
reg   [8:0] sub_ln357_6_reg_5799;
wire   [8:0] sub_ln356_7_fu_3251_p2;
reg   [8:0] sub_ln356_7_reg_5804;
wire   [8:0] sub_ln357_7_fu_3260_p2;
reg   [8:0] sub_ln357_7_reg_5809;
wire   [7:0] select_ln850_82_fu_3290_p3;
reg   [7:0] select_ln850_82_reg_5814;
wire   [18:0] mul_ln1118_84_fu_3300_p2;
reg   [18:0] mul_ln1118_84_reg_5826;
wire   [8:0] trunc_ln851_81_fu_3306_p1;
reg   [8:0] trunc_ln851_81_reg_5831;
reg   [7:0] trunc_ln851_17_reg_5836;
wire   [7:0] select_ln850_83_fu_3344_p3;
reg   [7:0] select_ln850_83_reg_5843;
wire   [18:0] mul_ln1118_85_fu_3354_p2;
reg   [18:0] mul_ln1118_85_reg_5855;
wire   [8:0] trunc_ln851_82_fu_3360_p1;
reg   [8:0] trunc_ln851_82_reg_5860;
reg   [7:0] trunc_ln851_18_reg_5865;
wire   [7:0] select_ln850_84_fu_3398_p3;
reg   [7:0] select_ln850_84_reg_5872;
wire   [18:0] mul_ln1118_88_fu_3408_p2;
reg   [18:0] mul_ln1118_88_reg_5884;
wire   [8:0] trunc_ln851_83_fu_3414_p1;
reg   [8:0] trunc_ln851_83_reg_5889;
reg   [7:0] trunc_ln851_19_reg_5894;
wire   [7:0] select_ln850_85_fu_3452_p3;
reg   [7:0] select_ln850_85_reg_5901;
wire   [18:0] mul_ln1118_89_fu_3462_p2;
reg   [18:0] mul_ln1118_89_reg_5913;
wire   [8:0] trunc_ln851_84_fu_3468_p1;
reg   [8:0] trunc_ln851_84_reg_5918;
reg   [7:0] trunc_ln851_20_reg_5923;
wire   [7:0] select_ln850_86_fu_3506_p3;
reg   [7:0] select_ln850_86_reg_5930;
wire   [18:0] mul_ln1118_92_fu_3516_p2;
reg   [18:0] mul_ln1118_92_reg_5942;
wire   [8:0] trunc_ln851_85_fu_3522_p1;
reg   [8:0] trunc_ln851_85_reg_5947;
reg   [7:0] trunc_ln851_21_reg_5952;
wire   [7:0] select_ln850_87_fu_3560_p3;
reg   [7:0] select_ln850_87_reg_5959;
wire   [18:0] mul_ln1118_93_fu_3570_p2;
reg   [18:0] mul_ln1118_93_reg_5971;
wire   [8:0] trunc_ln851_86_fu_3576_p1;
reg   [8:0] trunc_ln851_86_reg_5976;
reg   [7:0] trunc_ln851_22_reg_5981;
wire   [7:0] select_ln850_88_fu_3614_p3;
reg   [7:0] select_ln850_88_reg_5988;
wire   [18:0] mul_ln1118_96_fu_3624_p2;
reg   [18:0] mul_ln1118_96_reg_6000;
wire   [8:0] trunc_ln851_87_fu_3630_p1;
reg   [8:0] trunc_ln851_87_reg_6005;
reg   [7:0] trunc_ln851_23_reg_6010;
wire   [18:0] mul_ln1118_97_fu_3647_p2;
reg   [18:0] mul_ln1118_97_reg_6017;
wire   [8:0] trunc_ln851_88_fu_3653_p1;
reg   [8:0] trunc_ln851_88_reg_6022;
reg   [7:0] trunc_ln851_24_reg_6027;
wire   [7:0] select_ln850_89_fu_3691_p3;
reg   [7:0] select_ln850_89_reg_6034;
wire   [7:0] select_ln850_90_fu_3722_p3;
reg   [7:0] select_ln850_90_reg_6046;
wire   [18:0] mul_ln1118_100_fu_3732_p2;
reg   [18:0] mul_ln1118_100_reg_6058;
wire   [8:0] trunc_ln851_89_fu_3738_p1;
reg   [8:0] trunc_ln851_89_reg_6063;
reg   [7:0] trunc_ln851_25_reg_6068;
wire   [18:0] mul_ln1118_101_fu_3755_p2;
reg   [18:0] mul_ln1118_101_reg_6075;
wire   [8:0] trunc_ln851_90_fu_3761_p1;
reg   [8:0] trunc_ln851_90_reg_6080;
reg   [7:0] trunc_ln851_26_reg_6085;
wire   [7:0] select_ln850_91_fu_3799_p3;
reg   [7:0] select_ln850_91_reg_6092;
wire   [7:0] select_ln850_92_fu_3830_p3;
reg   [7:0] select_ln850_92_reg_6104;
wire   [18:0] mul_ln1118_104_fu_3840_p2;
reg   [18:0] mul_ln1118_104_reg_6116;
wire   [8:0] trunc_ln851_91_fu_3846_p1;
reg   [8:0] trunc_ln851_91_reg_6121;
reg   [7:0] trunc_ln851_27_reg_6126;
wire   [18:0] mul_ln1118_105_fu_3863_p2;
reg   [18:0] mul_ln1118_105_reg_6133;
wire   [8:0] trunc_ln851_92_fu_3869_p1;
reg   [8:0] trunc_ln851_92_reg_6138;
reg   [7:0] trunc_ln851_28_reg_6143;
wire   [7:0] select_ln850_93_fu_3907_p3;
reg   [7:0] select_ln850_93_reg_6150;
wire   [7:0] select_ln850_94_fu_3938_p3;
reg   [7:0] select_ln850_94_reg_6162;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage4_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [3:0] ap_phi_mux_y_0_phi_fu_2073_p4;
wire    ap_block_pp0_stage0;
wire  signed [63:0] sext_ln351_fu_2192_p1;
wire    ap_block_pp0_stage2;
wire  signed [63:0] sext_ln352_fu_2196_p1;
wire  signed [63:0] sext_ln351_1_fu_2244_p1;
wire    ap_block_pp0_stage3;
wire  signed [63:0] sext_ln352_1_fu_2248_p1;
wire  signed [63:0] sext_ln351_2_fu_2306_p1;
wire    ap_block_pp0_stage4;
wire  signed [63:0] sext_ln352_2_fu_2310_p1;
wire  signed [63:0] sext_ln351_3_fu_2368_p1;
wire    ap_block_pp0_stage5;
wire  signed [63:0] sext_ln352_3_fu_2372_p1;
wire  signed [63:0] sext_ln351_4_fu_2429_p1;
wire    ap_block_pp0_stage6;
wire  signed [63:0] sext_ln352_4_fu_2433_p1;
wire  signed [63:0] sext_ln351_5_fu_2504_p1;
wire    ap_block_pp0_stage7;
wire  signed [63:0] sext_ln352_5_fu_2508_p1;
wire  signed [63:0] sext_ln351_6_fu_2551_p1;
wire    ap_block_pp0_stage8;
wire  signed [63:0] sext_ln352_6_fu_2555_p1;
wire  signed [63:0] sext_ln351_7_fu_2608_p1;
wire    ap_block_pp0_stage9;
wire  signed [63:0] sext_ln352_7_fu_2612_p1;
wire  signed [63:0] sext_ln353_fu_2616_p1;
wire    ap_block_pp0_stage10;
wire  signed [63:0] sext_ln353_1_fu_2620_p1;
wire  signed [63:0] sext_ln353_2_fu_2655_p1;
wire    ap_block_pp0_stage11;
wire  signed [63:0] sext_ln353_3_fu_2659_p1;
wire  signed [63:0] sext_ln353_4_fu_2690_p1;
wire  signed [63:0] sext_ln353_5_fu_2694_p1;
wire  signed [63:0] sext_ln353_6_fu_2734_p1;
wire    ap_block_pp0_stage1;
wire  signed [63:0] sext_ln353_7_fu_2738_p1;
wire   [7:0] xor_ln355_fu_2742_p2;
wire   [7:0] xor_ln355_1_fu_2777_p2;
wire   [7:0] xor_ln355_2_fu_2885_p2;
wire   [7:0] xor_ln355_3_fu_2919_p2;
wire   [7:0] xor_ln355_4_fu_3056_p2;
wire   [7:0] xor_ln355_5_fu_3090_p2;
wire   [7:0] xor_ln355_6_fu_3196_p2;
wire   [7:0] xor_ln355_7_fu_3231_p2;
wire   [11:0] shl_ln350_8_fu_2117_p3;
wire   [9:0] shl_ln350_9_fu_2129_p3;
wire   [12:0] zext_ln350_1_fu_2137_p1;
wire   [12:0] zext_ln350_fu_2125_p1;
wire   [14:0] shl_ln_fu_2155_p3;
wire   [15:0] zext_ln350_5_fu_2162_p1;
wire   [15:0] zext_ln350_3_fu_2152_p1;
wire   [12:0] or_ln350_fu_2178_p2;
wire   [13:0] zext_ln350_6_fu_2183_p1;
wire   [15:0] shl_ln350_1_fu_2203_p3;
wire   [16:0] zext_ln350_8_fu_2210_p1;
wire   [16:0] zext_ln350_7_fu_2200_p1;
wire   [12:0] or_ln350_1_fu_2226_p2;
wire   [13:0] zext_ln350_9_fu_2231_p1;
wire   [15:0] shl_ln350_2_fu_2255_p3;
wire   [16:0] zext_ln350_11_fu_2262_p1;
wire   [16:0] zext_ln350_10_fu_2252_p1;
wire   [12:0] or_ln350_2_fu_2278_p2;
wire   [13:0] zext_ln350_12_fu_2283_p1;
wire   [7:0] mul_ln1192_fu_2296_p1;
wire   [15:0] shl_ln350_3_fu_2317_p3;
wire   [16:0] zext_ln350_14_fu_2324_p1;
wire   [16:0] zext_ln350_13_fu_2314_p1;
wire   [12:0] or_ln350_3_fu_2340_p2;
wire   [13:0] zext_ln350_15_fu_2345_p1;
wire   [7:0] mul_ln1118_78_fu_2358_p1;
wire   [15:0] shl_ln350_4_fu_2379_p3;
wire   [16:0] zext_ln350_17_fu_2386_p1;
wire   [16:0] zext_ln350_16_fu_2376_p1;
wire   [12:0] or_ln350_4_fu_2402_p2;
wire   [13:0] zext_ln350_18_fu_2407_p1;
wire   [7:0] mul_ln1118_82_fu_2419_p1;
wire   [15:0] shl_ln350_5_fu_2440_p3;
wire   [16:0] zext_ln350_20_fu_2447_p1;
wire   [16:0] zext_ln350_19_fu_2437_p1;
wire   [12:0] or_ln350_5_fu_2463_p2;
wire   [13:0] zext_ln350_21_fu_2468_p1;
wire   [12:0] or_ln350_6_fu_2477_p2;
wire   [13:0] zext_ln350_24_fu_2482_p1;
wire   [7:0] mul_ln1118_86_fu_2494_p1;
wire   [15:0] shl_ln350_6_fu_2515_p3;
wire   [16:0] zext_ln350_23_fu_2522_p1;
wire   [16:0] zext_ln350_22_fu_2512_p1;
wire   [7:0] mul_ln1118_90_fu_2541_p1;
wire   [15:0] shl_ln350_7_fu_2562_p3;
wire   [16:0] zext_ln350_26_fu_2569_p1;
wire   [16:0] zext_ln350_25_fu_2559_p1;
wire   [7:0] mul_ln1118_94_fu_2598_p1;
wire   [7:0] mul_ln1118_98_fu_2637_p1;
wire   [7:0] mul_ln1118_102_fu_2676_p1;
wire   [16:0] grp_fu_4001_p3;
wire   [16:0] grp_fu_4009_p3;
wire   [8:0] zext_ln356_fu_2755_p1;
wire   [8:0] zext_ln356_1_fu_2759_p1;
wire   [8:0] zext_ln357_fu_2768_p1;
wire   [8:0] zext_ln356_2_fu_2790_p1;
wire   [8:0] zext_ln356_3_fu_2794_p1;
wire   [8:0] zext_ln357_1_fu_2803_p1;
wire   [16:0] grp_fu_4017_p3;
wire   [16:0] grp_fu_4025_p3;
wire  signed [8:0] mul_ln1118_76_fu_2842_p1;
wire  signed [8:0] mul_ln1118_77_fu_2865_p1;
wire   [8:0] zext_ln356_4_fu_2898_p1;
wire   [8:0] zext_ln356_5_fu_2901_p1;
wire   [8:0] zext_ln357_2_fu_2910_p1;
wire   [8:0] zext_ln356_6_fu_2932_p1;
wire   [8:0] zext_ln356_7_fu_2935_p1;
wire   [8:0] zext_ln357_3_fu_2944_p1;
wire   [16:0] grp_fu_4033_p3;
wire   [16:0] grp_fu_4041_p3;
wire   [0:0] icmp_ln851_fu_2978_p2;
wire   [7:0] add_ln851_fu_2983_p2;
wire   [0:0] tmp_139_fu_2971_p3;
wire   [7:0] select_ln851_fu_2988_p3;
wire   [0:0] icmp_ln851_80_fu_3009_p2;
wire   [7:0] add_ln851_16_fu_3014_p2;
wire   [0:0] tmp_140_fu_3002_p3;
wire   [7:0] select_ln851_80_fu_3019_p3;
wire  signed [8:0] mul_ln1118_80_fu_3036_p1;
wire   [8:0] zext_ln356_8_fu_3069_p1;
wire   [8:0] zext_ln356_9_fu_3072_p1;
wire   [8:0] zext_ln357_4_fu_3081_p1;
wire   [8:0] zext_ln356_10_fu_3103_p1;
wire   [8:0] zext_ln356_11_fu_3106_p1;
wire   [8:0] zext_ln357_5_fu_3115_p1;
wire   [16:0] grp_fu_4049_p3;
wire   [16:0] grp_fu_4057_p3;
wire   [0:0] icmp_ln851_81_fu_3149_p2;
wire   [7:0] add_ln851_17_fu_3154_p2;
wire   [0:0] tmp_141_fu_3142_p3;
wire   [7:0] select_ln851_81_fu_3159_p3;
wire  signed [8:0] mul_ln1118_81_fu_3176_p1;
wire   [8:0] zext_ln356_12_fu_3209_p1;
wire   [8:0] zext_ln356_13_fu_3213_p1;
wire   [8:0] zext_ln357_6_fu_3222_p1;
wire   [8:0] zext_ln356_14_fu_3244_p1;
wire   [8:0] zext_ln356_15_fu_3248_p1;
wire   [8:0] zext_ln357_7_fu_3257_p1;
wire   [0:0] icmp_ln851_82_fu_3273_p2;
wire   [7:0] add_ln851_18_fu_3278_p2;
wire   [0:0] tmp_142_fu_3266_p3;
wire   [7:0] select_ln851_82_fu_3283_p3;
wire  signed [8:0] mul_ln1118_84_fu_3300_p1;
wire   [0:0] icmp_ln851_83_fu_3327_p2;
wire   [7:0] add_ln851_19_fu_3332_p2;
wire   [0:0] tmp_143_fu_3320_p3;
wire   [7:0] select_ln851_83_fu_3337_p3;
wire  signed [8:0] mul_ln1118_85_fu_3354_p1;
wire   [0:0] icmp_ln851_84_fu_3381_p2;
wire   [7:0] add_ln851_20_fu_3386_p2;
wire   [0:0] tmp_144_fu_3374_p3;
wire   [7:0] select_ln851_84_fu_3391_p3;
wire  signed [8:0] mul_ln1118_88_fu_3408_p1;
wire   [0:0] icmp_ln851_85_fu_3435_p2;
wire   [7:0] add_ln851_21_fu_3440_p2;
wire   [0:0] tmp_145_fu_3428_p3;
wire   [7:0] select_ln851_85_fu_3445_p3;
wire  signed [8:0] mul_ln1118_89_fu_3462_p1;
wire   [0:0] icmp_ln851_86_fu_3489_p2;
wire   [7:0] add_ln851_22_fu_3494_p2;
wire   [0:0] tmp_146_fu_3482_p3;
wire   [7:0] select_ln851_86_fu_3499_p3;
wire  signed [8:0] mul_ln1118_92_fu_3516_p1;
wire   [0:0] icmp_ln851_87_fu_3543_p2;
wire   [7:0] add_ln851_23_fu_3548_p2;
wire   [0:0] tmp_147_fu_3536_p3;
wire   [7:0] select_ln851_87_fu_3553_p3;
wire  signed [8:0] mul_ln1118_93_fu_3570_p1;
wire   [0:0] icmp_ln851_88_fu_3597_p2;
wire   [7:0] add_ln851_24_fu_3602_p2;
wire   [0:0] tmp_148_fu_3590_p3;
wire   [7:0] select_ln851_88_fu_3607_p3;
wire  signed [8:0] mul_ln1118_96_fu_3624_p1;
wire  signed [8:0] mul_ln1118_97_fu_3647_p1;
wire   [0:0] icmp_ln851_89_fu_3674_p2;
wire   [7:0] add_ln851_25_fu_3679_p2;
wire   [0:0] tmp_149_fu_3667_p3;
wire   [7:0] select_ln851_89_fu_3684_p3;
wire   [0:0] icmp_ln851_90_fu_3705_p2;
wire   [7:0] add_ln851_26_fu_3710_p2;
wire   [0:0] tmp_150_fu_3698_p3;
wire   [7:0] select_ln851_90_fu_3715_p3;
wire  signed [8:0] mul_ln1118_100_fu_3732_p1;
wire  signed [8:0] mul_ln1118_101_fu_3755_p1;
wire   [0:0] icmp_ln851_91_fu_3782_p2;
wire   [7:0] add_ln851_27_fu_3787_p2;
wire   [0:0] tmp_151_fu_3775_p3;
wire   [7:0] select_ln851_91_fu_3792_p3;
wire   [0:0] icmp_ln851_92_fu_3813_p2;
wire   [7:0] add_ln851_28_fu_3818_p2;
wire   [0:0] tmp_152_fu_3806_p3;
wire   [7:0] select_ln851_92_fu_3823_p3;
wire  signed [8:0] mul_ln1118_104_fu_3840_p1;
wire  signed [8:0] mul_ln1118_105_fu_3863_p1;
wire   [0:0] icmp_ln851_93_fu_3890_p2;
wire   [7:0] add_ln851_29_fu_3895_p2;
wire   [0:0] tmp_153_fu_3883_p3;
wire   [7:0] select_ln851_93_fu_3900_p3;
wire   [0:0] icmp_ln851_94_fu_3921_p2;
wire   [7:0] add_ln851_30_fu_3926_p2;
wire   [0:0] tmp_154_fu_3914_p3;
wire   [7:0] select_ln851_94_fu_3931_p3;
wire   [8:0] grp_fu_3945_p0;
wire   [7:0] grp_fu_3945_p1;
wire   [9:0] grp_fu_3952_p0;
wire   [7:0] grp_fu_3952_p1;
wire   [9:0] grp_fu_3959_p0;
wire   [7:0] grp_fu_3959_p1;
wire   [9:0] grp_fu_3966_p0;
wire   [7:0] grp_fu_3966_p1;
wire   [9:0] grp_fu_3973_p0;
wire   [7:0] grp_fu_3973_p1;
wire   [9:0] grp_fu_3980_p0;
wire   [7:0] grp_fu_3980_p1;
wire   [9:0] grp_fu_3987_p0;
wire   [7:0] grp_fu_3987_p1;
wire   [9:0] grp_fu_3994_p0;
wire   [7:0] grp_fu_3994_p1;
wire   [6:0] grp_fu_4001_p0;
wire   [7:0] grp_fu_4001_p1;
wire   [6:0] grp_fu_4009_p0;
wire   [7:0] grp_fu_4009_p1;
wire   [6:0] grp_fu_4017_p0;
wire   [7:0] grp_fu_4017_p1;
wire   [6:0] grp_fu_4025_p0;
wire   [7:0] grp_fu_4025_p1;
wire   [6:0] grp_fu_4033_p0;
wire   [7:0] grp_fu_4033_p1;
wire   [6:0] grp_fu_4041_p0;
wire   [7:0] grp_fu_4041_p1;
wire   [6:0] grp_fu_4049_p0;
wire   [7:0] grp_fu_4049_p1;
wire   [6:0] grp_fu_4057_p0;
wire   [7:0] grp_fu_4057_p1;
wire    ap_CS_fsm_state31;
reg   [13:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [16:0] grp_fu_3945_p10;
wire   [16:0] grp_fu_3952_p10;
wire   [16:0] grp_fu_3959_p10;
wire   [16:0] grp_fu_3966_p10;
wire   [16:0] grp_fu_3973_p10;
wire   [16:0] grp_fu_3980_p10;
wire   [16:0] grp_fu_3987_p10;
wire   [16:0] grp_fu_3994_p10;
wire   [14:0] grp_fu_4001_p10;
wire   [14:0] grp_fu_4009_p10;
wire   [14:0] grp_fu_4017_p10;
wire   [14:0] grp_fu_4025_p10;
wire   [14:0] grp_fu_4033_p10;
wire   [14:0] grp_fu_4041_p10;
wire   [14:0] grp_fu_4049_p10;
wire   [14:0] grp_fu_4057_p10;
wire   [16:0] mul_ln1118_102_fu_2676_p10;
wire   [16:0] mul_ln1118_78_fu_2358_p10;
wire   [16:0] mul_ln1118_82_fu_2419_p10;
wire   [16:0] mul_ln1118_86_fu_2494_p10;
wire   [16:0] mul_ln1118_90_fu_2541_p10;
wire   [16:0] mul_ln1118_94_fu_2598_p10;
wire   [16:0] mul_ln1118_98_fu_2637_p10;
wire   [16:0] mul_ln1192_fu_2296_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

jpeg2_mac_muladd_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_kbM_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3945_p0),
    .din1(grp_fu_3945_p1),
    .din2(mul_ln1192_reg_5152),
    .ce(1'b1),
    .dout(grp_fu_3945_p3)
);

jpeg2_mac_muladd_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_lbW_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3952_p0),
    .din1(grp_fu_3952_p1),
    .din2(mul_ln1118_78_reg_5194),
    .ce(1'b1),
    .dout(grp_fu_3952_p3)
);

jpeg2_mac_muladd_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_lbW_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3959_p0),
    .din1(grp_fu_3959_p1),
    .din2(mul_ln1118_82_reg_5242),
    .ce(1'b1),
    .dout(grp_fu_3959_p3)
);

jpeg2_mac_muladd_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_lbW_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3966_p0),
    .din1(grp_fu_3966_p1),
    .din2(mul_ln1118_86_reg_5296),
    .ce(1'b1),
    .dout(grp_fu_3966_p3)
);

jpeg2_mac_muladd_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_lbW_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3973_p0),
    .din1(grp_fu_3973_p1),
    .din2(mul_ln1118_90_reg_5338),
    .ce(1'b1),
    .dout(grp_fu_3973_p3)
);

jpeg2_mac_muladd_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_lbW_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3980_p0),
    .din1(grp_fu_3980_p1),
    .din2(mul_ln1118_94_reg_5390),
    .ce(1'b1),
    .dout(grp_fu_3980_p3)
);

jpeg2_mac_muladd_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_lbW_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3987_p0),
    .din1(grp_fu_3987_p1),
    .din2(mul_ln1118_98_reg_5441),
    .ce(1'b1),
    .dout(grp_fu_3987_p3)
);

jpeg2_mac_muladd_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_lbW_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3994_p0),
    .din1(grp_fu_3994_p1),
    .din2(mul_ln1118_102_reg_5492),
    .ce(1'b1),
    .dout(grp_fu_3994_p3)
);

jpeg2_mac_muladd_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_mb6_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4001_p0),
    .din1(grp_fu_4001_p1),
    .din2(add_ln1192_reg_5189),
    .ce(1'b1),
    .dout(grp_fu_4001_p3)
);

jpeg2_mac_muladd_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_mb6_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4009_p0),
    .din1(grp_fu_4009_p1),
    .din2(add_ln1192_64_reg_5237),
    .ce(1'b1),
    .dout(grp_fu_4009_p3)
);

jpeg2_mac_muladd_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_mb6_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4017_p0),
    .din1(grp_fu_4017_p1),
    .din2(add_ln1192_66_reg_5291),
    .ce(1'b1),
    .dout(grp_fu_4017_p3)
);

jpeg2_mac_muladd_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_mb6_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4025_p0),
    .din1(grp_fu_4025_p1),
    .din2(add_ln1192_68_reg_5333),
    .ce(1'b1),
    .dout(grp_fu_4025_p3)
);

jpeg2_mac_muladd_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_mb6_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4033_p0),
    .din1(grp_fu_4033_p1),
    .din2(add_ln1192_70_reg_5385),
    .ce(1'b1),
    .dout(grp_fu_4033_p3)
);

jpeg2_mac_muladd_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_mb6_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4041_p0),
    .din1(grp_fu_4041_p1),
    .din2(add_ln1192_72_reg_5436),
    .ce(1'b1),
    .dout(grp_fu_4041_p3)
);

jpeg2_mac_muladd_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_mb6_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4049_p0),
    .din1(grp_fu_4049_p1),
    .din2(add_ln1192_74_reg_5487),
    .ce(1'b1),
    .dout(grp_fu_4049_p3)
);

jpeg2_mac_muladd_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
jpeg2_mac_muladd_mb6_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4057_p0),
    .din1(grp_fu_4057_p1),
    .din2(add_ln1192_76_reg_5537),
    .ce(1'b1),
    .dout(grp_fu_4057_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln345_reg_5041 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_2080 <= JpegEncoder_buffer_q0;
        end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            reg_2080 <= JpegEncoder_buffer_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        y_0_reg_2069 <= y_reg_5045;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        y_0_reg_2069 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        JpegEncoder_buffer_l_11_reg_5507 <= JpegEncoder_buffer_q1;
        JpegEncoder_buffer_l_8_reg_5497 <= JpegEncoder_buffer_q0;
        add_ln1192_76_reg_5537 <= grp_fu_3994_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        JpegEncoder_buffer_l_12_reg_5301 <= JpegEncoder_buffer_q0;
        add_ln1192_66_reg_5291 <= grp_fu_3959_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        JpegEncoder_buffer_l_14_reg_5554 <= JpegEncoder_buffer_q0;
        JpegEncoder_buffer_l_17_reg_5564 <= JpegEncoder_buffer_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        JpegEncoder_buffer_l_15_reg_5343 <= JpegEncoder_buffer_q0;
        add_ln1192_68_reg_5333 <= grp_fu_3966_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        JpegEncoder_buffer_l_18_reg_5395 <= JpegEncoder_buffer_q0;
        add_ln1192_70_reg_5385 <= grp_fu_3973_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        JpegEncoder_buffer_l_21_reg_5446 <= JpegEncoder_buffer_q0;
        add_ln1192_72_reg_5436 <= grp_fu_3980_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        JpegEncoder_buffer_l_6_reg_5199 <= JpegEncoder_buffer_q0;
        add_ln1192_reg_5189 <= grp_fu_3945_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        JpegEncoder_buffer_l_9_reg_5247 <= JpegEncoder_buffer_q0;
        add_ln1192_64_reg_5237 <= grp_fu_3952_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln345_reg_5041 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        JpegEncoder_buffer_l_reg_5115 <= JpegEncoder_buffer_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln1192_74_reg_5487 <= grp_fu_3987_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln345_fu_2101_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln350_1_reg_5054[12 : 7] <= add_ln350_1_fu_2141_p2[12 : 7];
        add_ln350_reg_5065 <= add_ln350_fu_2147_p2;
        trunc_ln345_reg_5050 <= trunc_ln345_fu_2113_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln350_2_reg_5082 <= add_ln350_2_fu_2187_p2;
        add_ln352_reg_5077 <= add_ln352_fu_2172_p2;
        sub_ln350_reg_5071 <= sub_ln350_fu_2166_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln350_3_reg_5109 <= add_ln350_3_fu_2235_p2;
        add_ln352_1_reg_5104 <= add_ln352_1_fu_2220_p2;
        sub_ln350_1_reg_5098 <= sub_ln350_1_fu_2214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln345_reg_5041 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln350_4_reg_5146 <= add_ln350_4_fu_2287_p2;
        add_ln352_2_reg_5141 <= add_ln352_2_fu_2272_p2;
        sub_ln350_2_reg_5135 <= sub_ln350_2_fu_2266_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln350_5_reg_5183 <= add_ln350_5_fu_2349_p2;
        add_ln352_3_reg_5178 <= add_ln352_3_fu_2334_p2;
        mul_ln1192_reg_5152 <= mul_ln1192_fu_2296_p2;
        sub_ln350_3_reg_5172 <= sub_ln350_3_fu_2328_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln350_6_reg_5231 <= add_ln350_6_fu_2411_p2;
        add_ln352_4_reg_5226 <= add_ln352_4_fu_2396_p2;
        mul_ln1118_78_reg_5194 <= mul_ln1118_78_fu_2358_p2;
        sub_ln350_4_reg_5220 <= sub_ln350_4_fu_2390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln350_7_reg_5279 <= add_ln350_7_fu_2472_p2;
        add_ln350_8_reg_5285 <= add_ln350_8_fu_2486_p2;
        add_ln352_5_reg_5274 <= add_ln352_5_fu_2457_p2;
        mul_ln1118_82_reg_5242 <= mul_ln1118_82_fu_2419_p2;
        sub_ln350_5_reg_5268 <= sub_ln350_5_fu_2451_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln352_6_reg_5328 <= add_ln352_6_fu_2532_p2;
        mul_ln1118_86_reg_5296 <= mul_ln1118_86_fu_2494_p2;
        sub_ln350_6_reg_5322 <= sub_ln350_6_fu_2526_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln352_7_reg_5370 <= add_ln352_7_fu_2579_p2;
        mul_ln1118_90_reg_5338 <= mul_ln1118_90_fu_2541_p2;
        sub_ln350_7_reg_5364 <= sub_ln350_7_fu_2573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln353_1_reg_5380 <= add_ln353_1_fu_2590_p2;
        add_ln353_reg_5375 <= add_ln353_fu_2585_p2;
        mul_ln1118_94_reg_5390 <= mul_ln1118_94_fu_2598_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        add_ln353_2_reg_5426 <= add_ln353_2_fu_2624_p2;
        add_ln353_3_reg_5431 <= add_ln353_3_fu_2629_p2;
        mul_ln1118_98_reg_5441 <= mul_ln1118_98_fu_2637_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        add_ln353_4_reg_5477 <= add_ln353_4_fu_2663_p2;
        add_ln353_5_reg_5482 <= add_ln353_5_fu_2668_p2;
        mul_ln1118_102_reg_5492 <= mul_ln1118_102_fu_2676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln353_6_reg_5527 <= add_ln353_6_fu_2698_p2;
        add_ln353_7_reg_5532 <= add_ln353_7_fu_2703_p2;
        icmp_ln345_reg_5041 <= icmp_ln345_fu_2101_p2;
        mul_ln1118_96_reg_6000 <= mul_ln1118_96_fu_3624_p2;
        mul_ln1118_97_reg_6017 <= mul_ln1118_97_fu_3647_p2;
        select_ln850_88_reg_5988 <= select_ln850_88_fu_3614_p3;
        trunc_ln345_reg_5050_pp0_iter1_reg <= trunc_ln345_reg_5050;
        trunc_ln345_reg_5050_pp0_iter2_reg <= trunc_ln345_reg_5050_pp0_iter1_reg;
        trunc_ln851_23_reg_6010 <= {{mul_ln1118_96_fu_3624_p2[16:9]}};
        trunc_ln851_24_reg_6027 <= {{mul_ln1118_97_fu_3647_p2[16:9]}};
        trunc_ln851_87_reg_6005 <= trunc_ln851_87_fu_3630_p1;
        trunc_ln851_88_reg_6022 <= trunc_ln851_88_fu_3653_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln1118_100_reg_6058 <= mul_ln1118_100_fu_3732_p2;
        mul_ln1118_101_reg_6075 <= mul_ln1118_101_fu_3755_p2;
        select_ln850_89_reg_6034 <= select_ln850_89_fu_3691_p3;
        select_ln850_90_reg_6046 <= select_ln850_90_fu_3722_p3;
        tmp_24_reg_5548 <= {{grp_fu_4009_p3[16:9]}};
        tmp_s_reg_5542 <= {{grp_fu_4001_p3[16:9]}};
        trunc_ln851_25_reg_6068 <= {{mul_ln1118_100_fu_3732_p2[16:9]}};
        trunc_ln851_26_reg_6085 <= {{mul_ln1118_101_fu_3755_p2[16:9]}};
        trunc_ln851_89_reg_6063 <= trunc_ln851_89_fu_3738_p1;
        trunc_ln851_90_reg_6080 <= trunc_ln851_90_fu_3761_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln1118_104_reg_6116 <= mul_ln1118_104_fu_3840_p2;
        mul_ln1118_105_reg_6133 <= mul_ln1118_105_fu_3863_p2;
        select_ln850_91_reg_6092 <= select_ln850_91_fu_3799_p3;
        select_ln850_92_reg_6104 <= select_ln850_92_fu_3830_p3;
        sub_ln356_1_reg_5594 <= sub_ln356_1_fu_2797_p2;
        sub_ln356_reg_5584 <= sub_ln356_fu_2762_p2;
        sub_ln357_1_reg_5599 <= sub_ln357_1_fu_2807_p2;
        sub_ln357_reg_5589 <= sub_ln357_fu_2771_p2;
        tmp_25_reg_5604 <= {{grp_fu_4017_p3[16:9]}};
        tmp_26_reg_5610 <= {{grp_fu_4025_p3[16:9]}};
        trunc_ln851_27_reg_6126 <= {{mul_ln1118_104_fu_3840_p2[16:9]}};
        trunc_ln851_28_reg_6143 <= {{mul_ln1118_105_fu_3863_p2[16:9]}};
        trunc_ln851_91_reg_6121 <= trunc_ln851_91_fu_3846_p1;
        trunc_ln851_92_reg_6138 <= trunc_ln851_92_fu_3869_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_ln1118_76_reg_5626 <= mul_ln1118_76_fu_2842_p2;
        mul_ln1118_77_reg_5643 <= mul_ln1118_77_fu_2865_p2;
        select_ln850_93_reg_6150 <= select_ln850_93_fu_3907_p3;
        select_ln850_94_reg_6162 <= select_ln850_94_fu_3938_p3;
        sub_ln356_2_reg_5660 <= sub_ln356_2_fu_2904_p2;
        sub_ln356_3_reg_5670 <= sub_ln356_3_fu_2938_p2;
        sub_ln357_2_reg_5665 <= sub_ln357_2_fu_2913_p2;
        sub_ln357_3_reg_5675 <= sub_ln357_3_fu_2947_p2;
        tmp_27_reg_5680 <= {{grp_fu_4033_p3[16:9]}};
        tmp_28_reg_5686 <= {{grp_fu_4041_p3[16:9]}};
        trunc_ln851_78_reg_5648 <= trunc_ln851_78_fu_2871_p1;
        trunc_ln851_reg_5631 <= trunc_ln851_fu_2848_p1;
        trunc_ln851_s_reg_5653 <= {{mul_ln1118_77_fu_2865_p2[16:9]}};
        trunc_ln_reg_5636 <= {{mul_ln1118_76_fu_2842_p2[16:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_ln1118_80_reg_5716 <= mul_ln1118_80_fu_3036_p2;
        select_ln850_80_reg_5704 <= select_ln850_80_fu_3026_p3;
        select_ln850_reg_5692 <= select_ln850_fu_2995_p3;
        sub_ln356_4_reg_5733 <= sub_ln356_4_fu_3075_p2;
        sub_ln356_5_reg_5743 <= sub_ln356_5_fu_3109_p2;
        sub_ln357_4_reg_5738 <= sub_ln357_4_fu_3084_p2;
        sub_ln357_5_reg_5748 <= sub_ln357_5_fu_3118_p2;
        tmp_29_reg_5753 <= {{grp_fu_4049_p3[16:9]}};
        tmp_30_reg_5759 <= {{grp_fu_4057_p3[16:9]}};
        trunc_ln851_15_reg_5726 <= {{mul_ln1118_80_fu_3036_p2[16:9]}};
        trunc_ln851_79_reg_5721 <= trunc_ln851_79_fu_3042_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_ln1118_81_reg_5777 <= mul_ln1118_81_fu_3176_p2;
        select_ln850_81_reg_5765 <= select_ln850_81_fu_3166_p3;
        sub_ln356_6_reg_5794 <= sub_ln356_6_fu_3216_p2;
        sub_ln356_7_reg_5804 <= sub_ln356_7_fu_3251_p2;
        sub_ln357_6_reg_5799 <= sub_ln357_6_fu_3225_p2;
        sub_ln357_7_reg_5809 <= sub_ln357_7_fu_3260_p2;
        trunc_ln851_16_reg_5787 <= {{mul_ln1118_81_fu_3176_p2[16:9]}};
        trunc_ln851_80_reg_5782 <= trunc_ln851_80_fu_3182_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_ln1118_84_reg_5826 <= mul_ln1118_84_fu_3300_p2;
        select_ln850_82_reg_5814 <= select_ln850_82_fu_3290_p3;
        trunc_ln851_17_reg_5836 <= {{mul_ln1118_84_fu_3300_p2[16:9]}};
        trunc_ln851_81_reg_5831 <= trunc_ln851_81_fu_3306_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_ln1118_85_reg_5855 <= mul_ln1118_85_fu_3354_p2;
        select_ln850_83_reg_5843 <= select_ln850_83_fu_3344_p3;
        trunc_ln851_18_reg_5865 <= {{mul_ln1118_85_fu_3354_p2[16:9]}};
        trunc_ln851_82_reg_5860 <= trunc_ln851_82_fu_3360_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_ln1118_88_reg_5884 <= mul_ln1118_88_fu_3408_p2;
        select_ln850_84_reg_5872 <= select_ln850_84_fu_3398_p3;
        trunc_ln851_19_reg_5894 <= {{mul_ln1118_88_fu_3408_p2[16:9]}};
        trunc_ln851_83_reg_5889 <= trunc_ln851_83_fu_3414_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_ln1118_89_reg_5913 <= mul_ln1118_89_fu_3462_p2;
        select_ln850_85_reg_5901 <= select_ln850_85_fu_3452_p3;
        trunc_ln851_20_reg_5923 <= {{mul_ln1118_89_fu_3462_p2[16:9]}};
        trunc_ln851_84_reg_5918 <= trunc_ln851_84_fu_3468_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_ln1118_92_reg_5942 <= mul_ln1118_92_fu_3516_p2;
        select_ln850_86_reg_5930 <= select_ln850_86_fu_3506_p3;
        trunc_ln851_21_reg_5952 <= {{mul_ln1118_92_fu_3516_p2[16:9]}};
        trunc_ln851_85_reg_5947 <= trunc_ln851_85_fu_3522_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_ln1118_93_reg_5971 <= mul_ln1118_93_fu_3570_p2;
        select_ln850_87_reg_5959 <= select_ln850_87_fu_3560_p3;
        trunc_ln851_22_reg_5981 <= {{mul_ln1118_93_fu_3570_p2[16:9]}};
        trunc_ln851_86_reg_5976 <= trunc_ln851_86_fu_3576_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_2085 <= JpegEncoder_buffer_q0;
        reg_2089 <= JpegEncoder_buffer_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        y_reg_5045 <= y_fu_2107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        zext_ln350_2_reg_5025[9 : 0] <= zext_ln350_2_fu_2093_p1[9 : 0];
        zext_ln350_4_reg_5030[9 : 0] <= zext_ln350_4_fu_2097_p1[9 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        JpegEncoder_buffer_address0 = sext_ln353_6_fu_2734_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        JpegEncoder_buffer_address0 = sext_ln353_4_fu_2690_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11))) begin
        JpegEncoder_buffer_address0 = sext_ln353_2_fu_2655_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        JpegEncoder_buffer_address0 = sext_ln353_fu_2616_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        JpegEncoder_buffer_address0 = sext_ln351_7_fu_2608_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        JpegEncoder_buffer_address0 = sext_ln351_6_fu_2551_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        JpegEncoder_buffer_address0 = sext_ln351_5_fu_2504_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        JpegEncoder_buffer_address0 = sext_ln351_4_fu_2429_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        JpegEncoder_buffer_address0 = sext_ln351_3_fu_2368_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        JpegEncoder_buffer_address0 = sext_ln351_2_fu_2306_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        JpegEncoder_buffer_address0 = sext_ln351_1_fu_2244_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        JpegEncoder_buffer_address0 = sext_ln351_fu_2192_p1;
    end else begin
        JpegEncoder_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        JpegEncoder_buffer_address1 = sext_ln353_7_fu_2738_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        JpegEncoder_buffer_address1 = sext_ln353_5_fu_2694_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11))) begin
        JpegEncoder_buffer_address1 = sext_ln353_3_fu_2659_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        JpegEncoder_buffer_address1 = sext_ln353_1_fu_2620_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        JpegEncoder_buffer_address1 = sext_ln352_7_fu_2612_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        JpegEncoder_buffer_address1 = sext_ln352_6_fu_2555_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        JpegEncoder_buffer_address1 = sext_ln352_5_fu_2508_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        JpegEncoder_buffer_address1 = sext_ln352_4_fu_2433_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        JpegEncoder_buffer_address1 = sext_ln352_3_fu_2372_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        JpegEncoder_buffer_address1 = sext_ln352_2_fu_2310_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        JpegEncoder_buffer_address1 = sext_ln352_1_fu_2248_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        JpegEncoder_buffer_address1 = sext_ln352_fu_2196_p1;
    end else begin
        JpegEncoder_buffer_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        JpegEncoder_buffer_ce0 = 1'b1;
    end else begin
        JpegEncoder_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        JpegEncoder_buffer_ce1 = 1'b1;
    end else begin
        JpegEncoder_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln345_fu_2101_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_5041 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_y_0_phi_fu_2073_p4 = y_reg_5045;
    end else begin
        ap_phi_mux_y_0_phi_fu_2073_p4 = y_0_reg_2069;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_0_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_0_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_0_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_0_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_0_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_0_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_0_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_0_address0 = 64'd0;
    end else begin
        cbData_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_0_ce0 = 1'b1;
    end else begin
        cbData_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_0_d0 = select_ln850_93_reg_6150;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_0_d0 = select_ln850_91_reg_6092;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_0_d0 = select_ln850_89_reg_6034;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_0_d0 = select_ln850_87_reg_5959;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_0_d0 = select_ln850_85_reg_5901;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_0_d0 = select_ln850_83_reg_5843;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_0_d0 = select_ln850_81_reg_5765;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_0_d0 = select_ln850_reg_5692;
    end else begin
        cbData_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_0_we0 = 1'b1;
    end else begin
        cbData_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_1_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_1_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_1_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_1_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_1_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_1_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_1_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_1_address0 = 64'd0;
    end else begin
        cbData_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_1_ce0 = 1'b1;
    end else begin
        cbData_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_1_d0 = select_ln850_93_reg_6150;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_1_d0 = select_ln850_91_reg_6092;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_1_d0 = select_ln850_89_reg_6034;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_1_d0 = select_ln850_87_reg_5959;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_1_d0 = select_ln850_85_reg_5901;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_1_d0 = select_ln850_83_reg_5843;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_1_d0 = select_ln850_81_reg_5765;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_1_d0 = select_ln850_reg_5692;
    end else begin
        cbData_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_1_we0 = 1'b1;
    end else begin
        cbData_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_2_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_2_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_2_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_2_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_2_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_2_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_2_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_2_address0 = 64'd0;
    end else begin
        cbData_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_2_ce0 = 1'b1;
    end else begin
        cbData_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_2_d0 = select_ln850_93_reg_6150;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_2_d0 = select_ln850_91_reg_6092;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_2_d0 = select_ln850_89_reg_6034;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_2_d0 = select_ln850_87_reg_5959;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_2_d0 = select_ln850_85_reg_5901;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_2_d0 = select_ln850_83_reg_5843;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_2_d0 = select_ln850_81_reg_5765;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_2_d0 = select_ln850_reg_5692;
    end else begin
        cbData_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd2) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_2_we0 = 1'b1;
    end else begin
        cbData_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_3_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_3_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_3_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_3_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_3_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_3_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_3_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_3_address0 = 64'd0;
    end else begin
        cbData_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_3_ce0 = 1'b1;
    end else begin
        cbData_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_3_d0 = select_ln850_93_reg_6150;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_3_d0 = select_ln850_91_reg_6092;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_3_d0 = select_ln850_89_reg_6034;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_3_d0 = select_ln850_87_reg_5959;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_3_d0 = select_ln850_85_reg_5901;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_3_d0 = select_ln850_83_reg_5843;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_3_d0 = select_ln850_81_reg_5765;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_3_d0 = select_ln850_reg_5692;
    end else begin
        cbData_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd3) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_3_we0 = 1'b1;
    end else begin
        cbData_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_4_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_4_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_4_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_4_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_4_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_4_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_4_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_4_address0 = 64'd0;
    end else begin
        cbData_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_4_ce0 = 1'b1;
    end else begin
        cbData_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_4_d0 = select_ln850_93_reg_6150;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_4_d0 = select_ln850_91_reg_6092;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_4_d0 = select_ln850_89_reg_6034;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_4_d0 = select_ln850_87_reg_5959;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_4_d0 = select_ln850_85_reg_5901;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_4_d0 = select_ln850_83_reg_5843;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_4_d0 = select_ln850_81_reg_5765;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_4_d0 = select_ln850_reg_5692;
    end else begin
        cbData_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_4_we0 = 1'b1;
    end else begin
        cbData_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_5_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_5_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_5_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_5_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_5_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_5_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_5_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_5_address0 = 64'd0;
    end else begin
        cbData_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_5_ce0 = 1'b1;
    end else begin
        cbData_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_5_d0 = select_ln850_93_reg_6150;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_5_d0 = select_ln850_91_reg_6092;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_5_d0 = select_ln850_89_reg_6034;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_5_d0 = select_ln850_87_reg_5959;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_5_d0 = select_ln850_85_reg_5901;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_5_d0 = select_ln850_83_reg_5843;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_5_d0 = select_ln850_81_reg_5765;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_5_d0 = select_ln850_reg_5692;
    end else begin
        cbData_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd5) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_5_we0 = 1'b1;
    end else begin
        cbData_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_6_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_6_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_6_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_6_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_6_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_6_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_6_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_6_address0 = 64'd0;
    end else begin
        cbData_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_6_ce0 = 1'b1;
    end else begin
        cbData_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_6_d0 = select_ln850_93_reg_6150;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_6_d0 = select_ln850_91_reg_6092;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_6_d0 = select_ln850_89_reg_6034;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_6_d0 = select_ln850_87_reg_5959;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_6_d0 = select_ln850_85_reg_5901;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_6_d0 = select_ln850_83_reg_5843;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_6_d0 = select_ln850_81_reg_5765;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_6_d0 = select_ln850_reg_5692;
    end else begin
        cbData_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd6) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_6_we0 = 1'b1;
    end else begin
        cbData_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_7_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_7_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_7_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_7_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_7_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_7_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_7_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_7_address0 = 64'd0;
    end else begin
        cbData_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_7_ce0 = 1'b1;
    end else begin
        cbData_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        cbData_7_d0 = select_ln850_93_reg_6150;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        cbData_7_d0 = select_ln850_91_reg_6092;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        cbData_7_d0 = select_ln850_89_reg_6034;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        cbData_7_d0 = select_ln850_87_reg_5959;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        cbData_7_d0 = select_ln850_85_reg_5901;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        cbData_7_d0 = select_ln850_83_reg_5843;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        cbData_7_d0 = select_ln850_81_reg_5765;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        cbData_7_d0 = select_ln850_reg_5692;
    end else begin
        cbData_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd7) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        cbData_7_we0 = 1'b1;
    end else begin
        cbData_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_0_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_0_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_0_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_0_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_0_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_0_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_0_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_0_address0 = 64'd0;
    end else begin
        crData_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_0_ce0 = 1'b1;
    end else begin
        crData_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_0_d0 = select_ln850_94_reg_6162;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_0_d0 = select_ln850_92_reg_6104;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_0_d0 = select_ln850_90_reg_6046;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_0_d0 = select_ln850_88_reg_5988;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_0_d0 = select_ln850_86_reg_5930;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_0_d0 = select_ln850_84_reg_5872;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_0_d0 = select_ln850_82_reg_5814;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_0_d0 = select_ln850_80_reg_5704;
    end else begin
        crData_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln345_reg_5050_pp0_iter2_reg == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_0_we0 = 1'b1;
    end else begin
        crData_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_1_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_1_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_1_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_1_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_1_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_1_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_1_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_1_address0 = 64'd0;
    end else begin
        crData_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_1_ce0 = 1'b1;
    end else begin
        crData_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_1_d0 = select_ln850_94_reg_6162;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_1_d0 = select_ln850_92_reg_6104;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_1_d0 = select_ln850_90_reg_6046;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_1_d0 = select_ln850_88_reg_5988;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_1_d0 = select_ln850_86_reg_5930;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_1_d0 = select_ln850_84_reg_5872;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_1_d0 = select_ln850_82_reg_5814;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_1_d0 = select_ln850_80_reg_5704;
    end else begin
        crData_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln345_reg_5050_pp0_iter2_reg == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_1_we0 = 1'b1;
    end else begin
        crData_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_2_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_2_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_2_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_2_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_2_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_2_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_2_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_2_address0 = 64'd0;
    end else begin
        crData_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_2_ce0 = 1'b1;
    end else begin
        crData_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_2_d0 = select_ln850_94_reg_6162;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_2_d0 = select_ln850_92_reg_6104;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_2_d0 = select_ln850_90_reg_6046;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_2_d0 = select_ln850_88_reg_5988;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_2_d0 = select_ln850_86_reg_5930;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_2_d0 = select_ln850_84_reg_5872;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_2_d0 = select_ln850_82_reg_5814;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_2_d0 = select_ln850_80_reg_5704;
    end else begin
        crData_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln345_reg_5050_pp0_iter2_reg == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd2) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_2_we0 = 1'b1;
    end else begin
        crData_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_3_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_3_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_3_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_3_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_3_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_3_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_3_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_3_address0 = 64'd0;
    end else begin
        crData_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_3_ce0 = 1'b1;
    end else begin
        crData_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_3_d0 = select_ln850_94_reg_6162;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_3_d0 = select_ln850_92_reg_6104;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_3_d0 = select_ln850_90_reg_6046;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_3_d0 = select_ln850_88_reg_5988;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_3_d0 = select_ln850_86_reg_5930;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_3_d0 = select_ln850_84_reg_5872;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_3_d0 = select_ln850_82_reg_5814;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_3_d0 = select_ln850_80_reg_5704;
    end else begin
        crData_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln345_reg_5050_pp0_iter2_reg == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd3) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_3_we0 = 1'b1;
    end else begin
        crData_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_4_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_4_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_4_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_4_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_4_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_4_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_4_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_4_address0 = 64'd0;
    end else begin
        crData_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_4_ce0 = 1'b1;
    end else begin
        crData_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_4_d0 = select_ln850_94_reg_6162;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_4_d0 = select_ln850_92_reg_6104;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_4_d0 = select_ln850_90_reg_6046;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_4_d0 = select_ln850_88_reg_5988;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_4_d0 = select_ln850_86_reg_5930;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_4_d0 = select_ln850_84_reg_5872;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_4_d0 = select_ln850_82_reg_5814;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_4_d0 = select_ln850_80_reg_5704;
    end else begin
        crData_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln345_reg_5050_pp0_iter2_reg == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_4_we0 = 1'b1;
    end else begin
        crData_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_5_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_5_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_5_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_5_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_5_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_5_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_5_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_5_address0 = 64'd0;
    end else begin
        crData_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_5_ce0 = 1'b1;
    end else begin
        crData_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_5_d0 = select_ln850_94_reg_6162;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_5_d0 = select_ln850_92_reg_6104;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_5_d0 = select_ln850_90_reg_6046;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_5_d0 = select_ln850_88_reg_5988;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_5_d0 = select_ln850_86_reg_5930;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_5_d0 = select_ln850_84_reg_5872;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_5_d0 = select_ln850_82_reg_5814;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_5_d0 = select_ln850_80_reg_5704;
    end else begin
        crData_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln345_reg_5050_pp0_iter2_reg == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd5) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_5_we0 = 1'b1;
    end else begin
        crData_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_6_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_6_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_6_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_6_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_6_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_6_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_6_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_6_address0 = 64'd0;
    end else begin
        crData_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_6_ce0 = 1'b1;
    end else begin
        crData_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_6_d0 = select_ln850_94_reg_6162;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_6_d0 = select_ln850_92_reg_6104;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_6_d0 = select_ln850_90_reg_6046;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_6_d0 = select_ln850_88_reg_5988;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_6_d0 = select_ln850_86_reg_5930;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_6_d0 = select_ln850_84_reg_5872;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_6_d0 = select_ln850_82_reg_5814;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_6_d0 = select_ln850_80_reg_5704;
    end else begin
        crData_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln345_reg_5050_pp0_iter2_reg == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd6) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_6_we0 = 1'b1;
    end else begin
        crData_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_7_address0 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_7_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_7_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_7_address0 = 64'd4;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_7_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_7_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_7_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_7_address0 = 64'd0;
    end else begin
        crData_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_7_ce0 = 1'b1;
    end else begin
        crData_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        crData_7_d0 = select_ln850_94_reg_6162;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        crData_7_d0 = select_ln850_92_reg_6104;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        crData_7_d0 = select_ln850_90_reg_6046;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        crData_7_d0 = select_ln850_88_reg_5988;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        crData_7_d0 = select_ln850_86_reg_5930;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        crData_7_d0 = select_ln850_84_reg_5872;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        crData_7_d0 = select_ln850_82_reg_5814;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        crData_7_d0 = select_ln850_80_reg_5704;
    end else begin
        crData_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln345_reg_5050_pp0_iter2_reg == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd7) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter2_reg == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        crData_7_we0 = 1'b1;
    end else begin
        crData_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_0_address0 = 64'd6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_0_address0 = 64'd4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_0_address0 = 64'd2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_0_address0 = 64'd0;
        end else begin
            yData_0_address0 = 'bx;
        end
    end else begin
        yData_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_0_address1 = 64'd7;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_0_address1 = 64'd5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_0_address1 = 64'd3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_0_address1 = 64'd1;
        end else begin
            yData_0_address1 = 'bx;
        end
    end else begin
        yData_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_0_ce0 = 1'b1;
    end else begin
        yData_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_0_ce1 = 1'b1;
    end else begin
        yData_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_0_d0 = xor_ln355_6_fu_3196_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_0_d0 = xor_ln355_4_fu_3056_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_0_d0 = xor_ln355_2_fu_2885_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_0_d0 = xor_ln355_fu_2742_p2;
        end else begin
            yData_0_d0 = 'bx;
        end
    end else begin
        yData_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_0_d1 = xor_ln355_7_fu_3231_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_0_d1 = xor_ln355_5_fu_3090_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_0_d1 = xor_ln355_3_fu_2919_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_0_d1 = xor_ln355_1_fu_2777_p2;
        end else begin
            yData_0_d1 = 'bx;
        end
    end else begin
        yData_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_0_we0 = 1'b1;
    end else begin
        yData_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_0_we1 = 1'b1;
    end else begin
        yData_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_1_address0 = 64'd6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_1_address0 = 64'd4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_1_address0 = 64'd2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_1_address0 = 64'd0;
        end else begin
            yData_1_address0 = 'bx;
        end
    end else begin
        yData_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_1_address1 = 64'd7;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_1_address1 = 64'd5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_1_address1 = 64'd3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_1_address1 = 64'd1;
        end else begin
            yData_1_address1 = 'bx;
        end
    end else begin
        yData_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_1_ce0 = 1'b1;
    end else begin
        yData_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_1_ce1 = 1'b1;
    end else begin
        yData_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_1_d0 = xor_ln355_6_fu_3196_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_1_d0 = xor_ln355_4_fu_3056_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_1_d0 = xor_ln355_2_fu_2885_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_1_d0 = xor_ln355_fu_2742_p2;
        end else begin
            yData_1_d0 = 'bx;
        end
    end else begin
        yData_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_1_d1 = xor_ln355_7_fu_3231_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_1_d1 = xor_ln355_5_fu_3090_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_1_d1 = xor_ln355_3_fu_2919_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_1_d1 = xor_ln355_1_fu_2777_p2;
        end else begin
            yData_1_d1 = 'bx;
        end
    end else begin
        yData_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_1_we0 = 1'b1;
    end else begin
        yData_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_1_we1 = 1'b1;
    end else begin
        yData_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_2_address0 = 64'd6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_2_address0 = 64'd4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_2_address0 = 64'd2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_2_address0 = 64'd0;
        end else begin
            yData_2_address0 = 'bx;
        end
    end else begin
        yData_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_2_address1 = 64'd7;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_2_address1 = 64'd5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_2_address1 = 64'd3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_2_address1 = 64'd1;
        end else begin
            yData_2_address1 = 'bx;
        end
    end else begin
        yData_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_2_ce0 = 1'b1;
    end else begin
        yData_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_2_ce1 = 1'b1;
    end else begin
        yData_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_2_d0 = xor_ln355_6_fu_3196_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_2_d0 = xor_ln355_4_fu_3056_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_2_d0 = xor_ln355_2_fu_2885_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_2_d0 = xor_ln355_fu_2742_p2;
        end else begin
            yData_2_d0 = 'bx;
        end
    end else begin
        yData_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_2_d1 = xor_ln355_7_fu_3231_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_2_d1 = xor_ln355_5_fu_3090_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_2_d1 = xor_ln355_3_fu_2919_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_2_d1 = xor_ln355_1_fu_2777_p2;
        end else begin
            yData_2_d1 = 'bx;
        end
    end else begin
        yData_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_2_we0 = 1'b1;
    end else begin
        yData_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_2_we1 = 1'b1;
    end else begin
        yData_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_3_address0 = 64'd6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_3_address0 = 64'd4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_3_address0 = 64'd2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_3_address0 = 64'd0;
        end else begin
            yData_3_address0 = 'bx;
        end
    end else begin
        yData_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_3_address1 = 64'd7;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_3_address1 = 64'd5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_3_address1 = 64'd3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_3_address1 = 64'd1;
        end else begin
            yData_3_address1 = 'bx;
        end
    end else begin
        yData_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_3_ce0 = 1'b1;
    end else begin
        yData_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_3_ce1 = 1'b1;
    end else begin
        yData_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_3_d0 = xor_ln355_6_fu_3196_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_3_d0 = xor_ln355_4_fu_3056_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_3_d0 = xor_ln355_2_fu_2885_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_3_d0 = xor_ln355_fu_2742_p2;
        end else begin
            yData_3_d0 = 'bx;
        end
    end else begin
        yData_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_3_d1 = xor_ln355_7_fu_3231_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_3_d1 = xor_ln355_5_fu_3090_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_3_d1 = xor_ln355_3_fu_2919_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_3_d1 = xor_ln355_1_fu_2777_p2;
        end else begin
            yData_3_d1 = 'bx;
        end
    end else begin
        yData_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_3_we0 = 1'b1;
    end else begin
        yData_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_3_we1 = 1'b1;
    end else begin
        yData_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_4_address0 = 64'd6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_4_address0 = 64'd4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_4_address0 = 64'd2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_4_address0 = 64'd0;
        end else begin
            yData_4_address0 = 'bx;
        end
    end else begin
        yData_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_4_address1 = 64'd7;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_4_address1 = 64'd5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_4_address1 = 64'd3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_4_address1 = 64'd1;
        end else begin
            yData_4_address1 = 'bx;
        end
    end else begin
        yData_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_4_ce0 = 1'b1;
    end else begin
        yData_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_4_ce1 = 1'b1;
    end else begin
        yData_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_4_d0 = xor_ln355_6_fu_3196_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_4_d0 = xor_ln355_4_fu_3056_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_4_d0 = xor_ln355_2_fu_2885_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_4_d0 = xor_ln355_fu_2742_p2;
        end else begin
            yData_4_d0 = 'bx;
        end
    end else begin
        yData_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_4_d1 = xor_ln355_7_fu_3231_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_4_d1 = xor_ln355_5_fu_3090_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_4_d1 = xor_ln355_3_fu_2919_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_4_d1 = xor_ln355_1_fu_2777_p2;
        end else begin
            yData_4_d1 = 'bx;
        end
    end else begin
        yData_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_4_we0 = 1'b1;
    end else begin
        yData_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_4_we1 = 1'b1;
    end else begin
        yData_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_5_address0 = 64'd6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_5_address0 = 64'd4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_5_address0 = 64'd2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_5_address0 = 64'd0;
        end else begin
            yData_5_address0 = 'bx;
        end
    end else begin
        yData_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_5_address1 = 64'd7;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_5_address1 = 64'd5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_5_address1 = 64'd3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_5_address1 = 64'd1;
        end else begin
            yData_5_address1 = 'bx;
        end
    end else begin
        yData_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_5_ce0 = 1'b1;
    end else begin
        yData_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_5_ce1 = 1'b1;
    end else begin
        yData_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_5_d0 = xor_ln355_6_fu_3196_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_5_d0 = xor_ln355_4_fu_3056_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_5_d0 = xor_ln355_2_fu_2885_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_5_d0 = xor_ln355_fu_2742_p2;
        end else begin
            yData_5_d0 = 'bx;
        end
    end else begin
        yData_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_5_d1 = xor_ln355_7_fu_3231_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_5_d1 = xor_ln355_5_fu_3090_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_5_d1 = xor_ln355_3_fu_2919_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_5_d1 = xor_ln355_1_fu_2777_p2;
        end else begin
            yData_5_d1 = 'bx;
        end
    end else begin
        yData_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_5_we0 = 1'b1;
    end else begin
        yData_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_5_we1 = 1'b1;
    end else begin
        yData_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_6_address0 = 64'd6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_6_address0 = 64'd4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_6_address0 = 64'd2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_6_address0 = 64'd0;
        end else begin
            yData_6_address0 = 'bx;
        end
    end else begin
        yData_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_6_address1 = 64'd7;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_6_address1 = 64'd5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_6_address1 = 64'd3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_6_address1 = 64'd1;
        end else begin
            yData_6_address1 = 'bx;
        end
    end else begin
        yData_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_6_ce0 = 1'b1;
    end else begin
        yData_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_6_ce1 = 1'b1;
    end else begin
        yData_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_6_d0 = xor_ln355_6_fu_3196_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_6_d0 = xor_ln355_4_fu_3056_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_6_d0 = xor_ln355_2_fu_2885_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_6_d0 = xor_ln355_fu_2742_p2;
        end else begin
            yData_6_d0 = 'bx;
        end
    end else begin
        yData_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_6_d1 = xor_ln355_7_fu_3231_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_6_d1 = xor_ln355_5_fu_3090_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_6_d1 = xor_ln355_3_fu_2919_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_6_d1 = xor_ln355_1_fu_2777_p2;
        end else begin
            yData_6_d1 = 'bx;
        end
    end else begin
        yData_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_6_we0 = 1'b1;
    end else begin
        yData_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_6_we1 = 1'b1;
    end else begin
        yData_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_7_address0 = 64'd6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_7_address0 = 64'd4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_7_address0 = 64'd2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_7_address0 = 64'd0;
        end else begin
            yData_7_address0 = 'bx;
        end
    end else begin
        yData_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_7_address1 = 64'd7;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_7_address1 = 64'd5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_7_address1 = 64'd3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_7_address1 = 64'd1;
        end else begin
            yData_7_address1 = 'bx;
        end
    end else begin
        yData_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_7_ce0 = 1'b1;
    end else begin
        yData_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_7_ce1 = 1'b1;
    end else begin
        yData_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_7_d0 = xor_ln355_6_fu_3196_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_7_d0 = xor_ln355_4_fu_3056_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_7_d0 = xor_ln355_2_fu_2885_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_7_d0 = xor_ln355_fu_2742_p2;
        end else begin
            yData_7_d0 = 'bx;
        end
    end else begin
        yData_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            yData_7_d1 = xor_ln355_7_fu_3231_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            yData_7_d1 = xor_ln355_5_fu_3090_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            yData_7_d1 = xor_ln355_3_fu_2919_p2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            yData_7_d1 = xor_ln355_1_fu_2777_p2;
        end else begin
            yData_7_d1 = 'bx;
        end
    end else begin
        yData_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_7_we0 = 1'b1;
    end else begin
        yData_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln345_reg_5050_pp0_iter1_reg == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        yData_7_we1 = 1'b1;
    end else begin
        yData_7_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln345_fu_2101_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln345_fu_2101_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone)) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln350_1_fu_2141_p2 = (zext_ln350_1_fu_2137_p1 + zext_ln350_fu_2125_p1);

assign add_ln350_2_fu_2187_p2 = (zext_ln350_4_reg_5030 + zext_ln350_6_fu_2183_p1);

assign add_ln350_3_fu_2235_p2 = (zext_ln350_4_reg_5030 + zext_ln350_9_fu_2231_p1);

assign add_ln350_4_fu_2287_p2 = (zext_ln350_4_reg_5030 + zext_ln350_12_fu_2283_p1);

assign add_ln350_5_fu_2349_p2 = (zext_ln350_4_reg_5030 + zext_ln350_15_fu_2345_p1);

assign add_ln350_6_fu_2411_p2 = (zext_ln350_4_reg_5030 + zext_ln350_18_fu_2407_p1);

assign add_ln350_7_fu_2472_p2 = (zext_ln350_4_reg_5030 + zext_ln350_21_fu_2468_p1);

assign add_ln350_8_fu_2486_p2 = (zext_ln350_4_reg_5030 + zext_ln350_24_fu_2482_p1);

assign add_ln350_fu_2147_p2 = (zext_ln350_2_reg_5025 + add_ln350_1_fu_2141_p2);

assign add_ln352_1_fu_2220_p2 = ($signed(17'd1) + $signed(sub_ln350_1_fu_2214_p2));

assign add_ln352_2_fu_2272_p2 = ($signed(17'd1) + $signed(sub_ln350_2_fu_2266_p2));

assign add_ln352_3_fu_2334_p2 = ($signed(17'd1) + $signed(sub_ln350_3_fu_2328_p2));

assign add_ln352_4_fu_2396_p2 = ($signed(17'd1) + $signed(sub_ln350_4_fu_2390_p2));

assign add_ln352_5_fu_2457_p2 = ($signed(17'd1) + $signed(sub_ln350_5_fu_2451_p2));

assign add_ln352_6_fu_2532_p2 = ($signed(17'd1) + $signed(sub_ln350_6_fu_2526_p2));

assign add_ln352_7_fu_2579_p2 = ($signed(17'd1) + $signed(sub_ln350_7_fu_2573_p2));

assign add_ln352_fu_2172_p2 = ($signed(16'd1) + $signed(sub_ln350_fu_2166_p2));

assign add_ln353_1_fu_2590_p2 = ($signed(17'd2) + $signed(sub_ln350_1_reg_5098));

assign add_ln353_2_fu_2624_p2 = ($signed(17'd2) + $signed(sub_ln350_2_reg_5135));

assign add_ln353_3_fu_2629_p2 = ($signed(17'd2) + $signed(sub_ln350_3_reg_5172));

assign add_ln353_4_fu_2663_p2 = ($signed(17'd2) + $signed(sub_ln350_4_reg_5220));

assign add_ln353_5_fu_2668_p2 = ($signed(17'd2) + $signed(sub_ln350_5_reg_5268));

assign add_ln353_6_fu_2698_p2 = ($signed(17'd2) + $signed(sub_ln350_6_reg_5322));

assign add_ln353_7_fu_2703_p2 = ($signed(17'd2) + $signed(sub_ln350_7_reg_5364));

assign add_ln353_fu_2585_p2 = ($signed(16'd2) + $signed(sub_ln350_reg_5071));

assign add_ln851_16_fu_3014_p2 = (8'd1 + trunc_ln851_s_reg_5653);

assign add_ln851_17_fu_3154_p2 = (8'd1 + trunc_ln851_15_reg_5726);

assign add_ln851_18_fu_3278_p2 = (8'd1 + trunc_ln851_16_reg_5787);

assign add_ln851_19_fu_3332_p2 = (8'd1 + trunc_ln851_17_reg_5836);

assign add_ln851_20_fu_3386_p2 = (8'd1 + trunc_ln851_18_reg_5865);

assign add_ln851_21_fu_3440_p2 = (8'd1 + trunc_ln851_19_reg_5894);

assign add_ln851_22_fu_3494_p2 = (8'd1 + trunc_ln851_20_reg_5923);

assign add_ln851_23_fu_3548_p2 = (8'd1 + trunc_ln851_21_reg_5952);

assign add_ln851_24_fu_3602_p2 = (8'd1 + trunc_ln851_22_reg_5981);

assign add_ln851_25_fu_3679_p2 = (8'd1 + trunc_ln851_23_reg_6010);

assign add_ln851_26_fu_3710_p2 = (8'd1 + trunc_ln851_24_reg_6027);

assign add_ln851_27_fu_3787_p2 = (8'd1 + trunc_ln851_25_reg_6068);

assign add_ln851_28_fu_3818_p2 = (8'd1 + trunc_ln851_26_reg_6085);

assign add_ln851_29_fu_3895_p2 = (8'd1 + trunc_ln851_27_reg_6126);

assign add_ln851_30_fu_3926_p2 = (8'd1 + trunc_ln851_28_reg_6143);

assign add_ln851_fu_2983_p2 = (8'd1 + trunc_ln_reg_5636);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd13];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign grp_fu_3945_p0 = 17'd153;

assign grp_fu_3945_p1 = grp_fu_3945_p10;

assign grp_fu_3945_p10 = JpegEncoder_buffer_q0;

assign grp_fu_3952_p0 = 17'd300;

assign grp_fu_3952_p1 = grp_fu_3952_p10;

assign grp_fu_3952_p10 = JpegEncoder_buffer_q1;

assign grp_fu_3959_p0 = 17'd300;

assign grp_fu_3959_p1 = grp_fu_3959_p10;

assign grp_fu_3959_p10 = JpegEncoder_buffer_q1;

assign grp_fu_3966_p0 = 17'd300;

assign grp_fu_3966_p1 = grp_fu_3966_p10;

assign grp_fu_3966_p10 = JpegEncoder_buffer_q1;

assign grp_fu_3973_p0 = 17'd300;

assign grp_fu_3973_p1 = grp_fu_3973_p10;

assign grp_fu_3973_p10 = JpegEncoder_buffer_q1;

assign grp_fu_3980_p0 = 17'd300;

assign grp_fu_3980_p1 = grp_fu_3980_p10;

assign grp_fu_3980_p10 = JpegEncoder_buffer_q1;

assign grp_fu_3987_p0 = 17'd300;

assign grp_fu_3987_p1 = grp_fu_3987_p10;

assign grp_fu_3987_p10 = JpegEncoder_buffer_q1;

assign grp_fu_3994_p0 = 17'd300;

assign grp_fu_3994_p1 = grp_fu_3994_p10;

assign grp_fu_3994_p10 = JpegEncoder_buffer_q1;

assign grp_fu_4001_p0 = 15'd58;

assign grp_fu_4001_p1 = grp_fu_4001_p10;

assign grp_fu_4001_p10 = JpegEncoder_buffer_q0;

assign grp_fu_4009_p0 = 15'd58;

assign grp_fu_4009_p1 = grp_fu_4009_p10;

assign grp_fu_4009_p10 = JpegEncoder_buffer_q1;

assign grp_fu_4017_p0 = 15'd58;

assign grp_fu_4017_p1 = grp_fu_4017_p10;

assign grp_fu_4017_p10 = JpegEncoder_buffer_q0;

assign grp_fu_4025_p0 = 15'd58;

assign grp_fu_4025_p1 = grp_fu_4025_p10;

assign grp_fu_4025_p10 = JpegEncoder_buffer_q1;

assign grp_fu_4033_p0 = 15'd58;

assign grp_fu_4033_p1 = grp_fu_4033_p10;

assign grp_fu_4033_p10 = JpegEncoder_buffer_q0;

assign grp_fu_4041_p0 = 15'd58;

assign grp_fu_4041_p1 = grp_fu_4041_p10;

assign grp_fu_4041_p10 = JpegEncoder_buffer_q1;

assign grp_fu_4049_p0 = 15'd58;

assign grp_fu_4049_p1 = grp_fu_4049_p10;

assign grp_fu_4049_p10 = JpegEncoder_buffer_q0;

assign grp_fu_4057_p0 = 15'd58;

assign grp_fu_4057_p1 = grp_fu_4057_p10;

assign grp_fu_4057_p10 = JpegEncoder_buffer_q1;

assign icmp_ln345_fu_2101_p2 = ((ap_phi_mux_y_0_phi_fu_2073_p4 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln851_80_fu_3009_p2 = ((trunc_ln851_78_reg_5648 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_81_fu_3149_p2 = ((trunc_ln851_79_reg_5721 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_82_fu_3273_p2 = ((trunc_ln851_80_reg_5782 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_83_fu_3327_p2 = ((trunc_ln851_81_reg_5831 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_84_fu_3381_p2 = ((trunc_ln851_82_reg_5860 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_85_fu_3435_p2 = ((trunc_ln851_83_reg_5889 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_86_fu_3489_p2 = ((trunc_ln851_84_reg_5918 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_87_fu_3543_p2 = ((trunc_ln851_85_reg_5947 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_88_fu_3597_p2 = ((trunc_ln851_86_reg_5976 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_89_fu_3674_p2 = ((trunc_ln851_87_reg_6005 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_90_fu_3705_p2 = ((trunc_ln851_88_reg_6022 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_91_fu_3782_p2 = ((trunc_ln851_89_reg_6063 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_92_fu_3813_p2 = ((trunc_ln851_90_reg_6080 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_93_fu_3890_p2 = ((trunc_ln851_91_reg_6121 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_94_fu_3921_p2 = ((trunc_ln851_92_reg_6138 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_2978_p2 = ((trunc_ln851_reg_5631 == 9'd0) ? 1'b1 : 1'b0);

assign mul_ln1118_100_fu_3732_p1 = sub_ln356_6_reg_5794;

assign mul_ln1118_100_fu_3732_p2 = ($signed({{1'b0}, {19'd287}}) * $signed(mul_ln1118_100_fu_3732_p1));

assign mul_ln1118_101_fu_3755_p1 = sub_ln357_6_reg_5799;

assign mul_ln1118_101_fu_3755_p2 = ($signed({{1'b0}, {19'd365}}) * $signed(mul_ln1118_101_fu_3755_p1));

assign mul_ln1118_102_fu_2676_p1 = mul_ln1118_102_fu_2676_p10;

assign mul_ln1118_102_fu_2676_p10 = JpegEncoder_buffer_l_21_reg_5446;

assign mul_ln1118_102_fu_2676_p2 = (17'd153 * mul_ln1118_102_fu_2676_p1);

assign mul_ln1118_104_fu_3840_p1 = sub_ln356_7_reg_5804;

assign mul_ln1118_104_fu_3840_p2 = ($signed({{1'b0}, {19'd287}}) * $signed(mul_ln1118_104_fu_3840_p1));

assign mul_ln1118_105_fu_3863_p1 = sub_ln357_7_reg_5809;

assign mul_ln1118_105_fu_3863_p2 = ($signed({{1'b0}, {19'd365}}) * $signed(mul_ln1118_105_fu_3863_p1));

assign mul_ln1118_76_fu_2842_p1 = sub_ln356_reg_5584;

assign mul_ln1118_76_fu_2842_p2 = ($signed({{1'b0}, {19'd287}}) * $signed(mul_ln1118_76_fu_2842_p1));

assign mul_ln1118_77_fu_2865_p1 = sub_ln357_reg_5589;

assign mul_ln1118_77_fu_2865_p2 = ($signed({{1'b0}, {19'd365}}) * $signed(mul_ln1118_77_fu_2865_p1));

assign mul_ln1118_78_fu_2358_p1 = mul_ln1118_78_fu_2358_p10;

assign mul_ln1118_78_fu_2358_p10 = reg_2080;

assign mul_ln1118_78_fu_2358_p2 = (17'd153 * mul_ln1118_78_fu_2358_p1);

assign mul_ln1118_80_fu_3036_p1 = sub_ln356_1_reg_5594;

assign mul_ln1118_80_fu_3036_p2 = ($signed({{1'b0}, {19'd287}}) * $signed(mul_ln1118_80_fu_3036_p1));

assign mul_ln1118_81_fu_3176_p1 = sub_ln357_1_reg_5599;

assign mul_ln1118_81_fu_3176_p2 = ($signed({{1'b0}, {19'd365}}) * $signed(mul_ln1118_81_fu_3176_p1));

assign mul_ln1118_82_fu_2419_p1 = mul_ln1118_82_fu_2419_p10;

assign mul_ln1118_82_fu_2419_p10 = JpegEncoder_buffer_l_6_reg_5199;

assign mul_ln1118_82_fu_2419_p2 = (17'd153 * mul_ln1118_82_fu_2419_p1);

assign mul_ln1118_84_fu_3300_p1 = sub_ln356_2_reg_5660;

assign mul_ln1118_84_fu_3300_p2 = ($signed({{1'b0}, {19'd287}}) * $signed(mul_ln1118_84_fu_3300_p1));

assign mul_ln1118_85_fu_3354_p1 = sub_ln357_2_reg_5665;

assign mul_ln1118_85_fu_3354_p2 = ($signed({{1'b0}, {19'd365}}) * $signed(mul_ln1118_85_fu_3354_p1));

assign mul_ln1118_86_fu_2494_p1 = mul_ln1118_86_fu_2494_p10;

assign mul_ln1118_86_fu_2494_p10 = JpegEncoder_buffer_l_9_reg_5247;

assign mul_ln1118_86_fu_2494_p2 = (17'd153 * mul_ln1118_86_fu_2494_p1);

assign mul_ln1118_88_fu_3408_p1 = sub_ln356_3_reg_5670;

assign mul_ln1118_88_fu_3408_p2 = ($signed({{1'b0}, {19'd287}}) * $signed(mul_ln1118_88_fu_3408_p1));

assign mul_ln1118_89_fu_3462_p1 = sub_ln357_3_reg_5675;

assign mul_ln1118_89_fu_3462_p2 = ($signed({{1'b0}, {19'd365}}) * $signed(mul_ln1118_89_fu_3462_p1));

assign mul_ln1118_90_fu_2541_p1 = mul_ln1118_90_fu_2541_p10;

assign mul_ln1118_90_fu_2541_p10 = JpegEncoder_buffer_l_12_reg_5301;

assign mul_ln1118_90_fu_2541_p2 = (17'd153 * mul_ln1118_90_fu_2541_p1);

assign mul_ln1118_92_fu_3516_p1 = sub_ln356_4_reg_5733;

assign mul_ln1118_92_fu_3516_p2 = ($signed({{1'b0}, {19'd287}}) * $signed(mul_ln1118_92_fu_3516_p1));

assign mul_ln1118_93_fu_3570_p1 = sub_ln357_4_reg_5738;

assign mul_ln1118_93_fu_3570_p2 = ($signed({{1'b0}, {19'd365}}) * $signed(mul_ln1118_93_fu_3570_p1));

assign mul_ln1118_94_fu_2598_p1 = mul_ln1118_94_fu_2598_p10;

assign mul_ln1118_94_fu_2598_p10 = JpegEncoder_buffer_l_15_reg_5343;

assign mul_ln1118_94_fu_2598_p2 = (17'd153 * mul_ln1118_94_fu_2598_p1);

assign mul_ln1118_96_fu_3624_p1 = sub_ln356_5_reg_5743;

assign mul_ln1118_96_fu_3624_p2 = ($signed({{1'b0}, {19'd287}}) * $signed(mul_ln1118_96_fu_3624_p1));

assign mul_ln1118_97_fu_3647_p1 = sub_ln357_5_reg_5748;

assign mul_ln1118_97_fu_3647_p2 = ($signed({{1'b0}, {19'd365}}) * $signed(mul_ln1118_97_fu_3647_p1));

assign mul_ln1118_98_fu_2637_p1 = mul_ln1118_98_fu_2637_p10;

assign mul_ln1118_98_fu_2637_p10 = JpegEncoder_buffer_l_18_reg_5395;

assign mul_ln1118_98_fu_2637_p2 = (17'd153 * mul_ln1118_98_fu_2637_p1);

assign mul_ln1192_fu_2296_p1 = mul_ln1192_fu_2296_p10;

assign mul_ln1192_fu_2296_p10 = reg_2080;

assign mul_ln1192_fu_2296_p2 = (17'd300 * mul_ln1192_fu_2296_p1);

assign or_ln350_1_fu_2226_p2 = (13'd2 | add_ln350_1_reg_5054);

assign or_ln350_2_fu_2278_p2 = (13'd3 | add_ln350_1_reg_5054);

assign or_ln350_3_fu_2340_p2 = (13'd4 | add_ln350_1_reg_5054);

assign or_ln350_4_fu_2402_p2 = (13'd5 | add_ln350_1_reg_5054);

assign or_ln350_5_fu_2463_p2 = (13'd6 | add_ln350_1_reg_5054);

assign or_ln350_6_fu_2477_p2 = (13'd7 | add_ln350_1_reg_5054);

assign or_ln350_fu_2178_p2 = (13'd1 | add_ln350_1_reg_5054);

assign select_ln850_80_fu_3026_p3 = ((tmp_140_fu_3002_p3[0:0] === 1'b1) ? select_ln851_80_fu_3019_p3 : trunc_ln851_s_reg_5653);

assign select_ln850_81_fu_3166_p3 = ((tmp_141_fu_3142_p3[0:0] === 1'b1) ? select_ln851_81_fu_3159_p3 : trunc_ln851_15_reg_5726);

assign select_ln850_82_fu_3290_p3 = ((tmp_142_fu_3266_p3[0:0] === 1'b1) ? select_ln851_82_fu_3283_p3 : trunc_ln851_16_reg_5787);

assign select_ln850_83_fu_3344_p3 = ((tmp_143_fu_3320_p3[0:0] === 1'b1) ? select_ln851_83_fu_3337_p3 : trunc_ln851_17_reg_5836);

assign select_ln850_84_fu_3398_p3 = ((tmp_144_fu_3374_p3[0:0] === 1'b1) ? select_ln851_84_fu_3391_p3 : trunc_ln851_18_reg_5865);

assign select_ln850_85_fu_3452_p3 = ((tmp_145_fu_3428_p3[0:0] === 1'b1) ? select_ln851_85_fu_3445_p3 : trunc_ln851_19_reg_5894);

assign select_ln850_86_fu_3506_p3 = ((tmp_146_fu_3482_p3[0:0] === 1'b1) ? select_ln851_86_fu_3499_p3 : trunc_ln851_20_reg_5923);

assign select_ln850_87_fu_3560_p3 = ((tmp_147_fu_3536_p3[0:0] === 1'b1) ? select_ln851_87_fu_3553_p3 : trunc_ln851_21_reg_5952);

assign select_ln850_88_fu_3614_p3 = ((tmp_148_fu_3590_p3[0:0] === 1'b1) ? select_ln851_88_fu_3607_p3 : trunc_ln851_22_reg_5981);

assign select_ln850_89_fu_3691_p3 = ((tmp_149_fu_3667_p3[0:0] === 1'b1) ? select_ln851_89_fu_3684_p3 : trunc_ln851_23_reg_6010);

assign select_ln850_90_fu_3722_p3 = ((tmp_150_fu_3698_p3[0:0] === 1'b1) ? select_ln851_90_fu_3715_p3 : trunc_ln851_24_reg_6027);

assign select_ln850_91_fu_3799_p3 = ((tmp_151_fu_3775_p3[0:0] === 1'b1) ? select_ln851_91_fu_3792_p3 : trunc_ln851_25_reg_6068);

assign select_ln850_92_fu_3830_p3 = ((tmp_152_fu_3806_p3[0:0] === 1'b1) ? select_ln851_92_fu_3823_p3 : trunc_ln851_26_reg_6085);

assign select_ln850_93_fu_3907_p3 = ((tmp_153_fu_3883_p3[0:0] === 1'b1) ? select_ln851_93_fu_3900_p3 : trunc_ln851_27_reg_6126);

assign select_ln850_94_fu_3938_p3 = ((tmp_154_fu_3914_p3[0:0] === 1'b1) ? select_ln851_94_fu_3931_p3 : trunc_ln851_28_reg_6143);

assign select_ln850_fu_2995_p3 = ((tmp_139_fu_2971_p3[0:0] === 1'b1) ? select_ln851_fu_2988_p3 : trunc_ln_reg_5636);

assign select_ln851_80_fu_3019_p3 = ((icmp_ln851_80_fu_3009_p2[0:0] === 1'b1) ? trunc_ln851_s_reg_5653 : add_ln851_16_fu_3014_p2);

assign select_ln851_81_fu_3159_p3 = ((icmp_ln851_81_fu_3149_p2[0:0] === 1'b1) ? trunc_ln851_15_reg_5726 : add_ln851_17_fu_3154_p2);

assign select_ln851_82_fu_3283_p3 = ((icmp_ln851_82_fu_3273_p2[0:0] === 1'b1) ? trunc_ln851_16_reg_5787 : add_ln851_18_fu_3278_p2);

assign select_ln851_83_fu_3337_p3 = ((icmp_ln851_83_fu_3327_p2[0:0] === 1'b1) ? trunc_ln851_17_reg_5836 : add_ln851_19_fu_3332_p2);

assign select_ln851_84_fu_3391_p3 = ((icmp_ln851_84_fu_3381_p2[0:0] === 1'b1) ? trunc_ln851_18_reg_5865 : add_ln851_20_fu_3386_p2);

assign select_ln851_85_fu_3445_p3 = ((icmp_ln851_85_fu_3435_p2[0:0] === 1'b1) ? trunc_ln851_19_reg_5894 : add_ln851_21_fu_3440_p2);

assign select_ln851_86_fu_3499_p3 = ((icmp_ln851_86_fu_3489_p2[0:0] === 1'b1) ? trunc_ln851_20_reg_5923 : add_ln851_22_fu_3494_p2);

assign select_ln851_87_fu_3553_p3 = ((icmp_ln851_87_fu_3543_p2[0:0] === 1'b1) ? trunc_ln851_21_reg_5952 : add_ln851_23_fu_3548_p2);

assign select_ln851_88_fu_3607_p3 = ((icmp_ln851_88_fu_3597_p2[0:0] === 1'b1) ? trunc_ln851_22_reg_5981 : add_ln851_24_fu_3602_p2);

assign select_ln851_89_fu_3684_p3 = ((icmp_ln851_89_fu_3674_p2[0:0] === 1'b1) ? trunc_ln851_23_reg_6010 : add_ln851_25_fu_3679_p2);

assign select_ln851_90_fu_3715_p3 = ((icmp_ln851_90_fu_3705_p2[0:0] === 1'b1) ? trunc_ln851_24_reg_6027 : add_ln851_26_fu_3710_p2);

assign select_ln851_91_fu_3792_p3 = ((icmp_ln851_91_fu_3782_p2[0:0] === 1'b1) ? trunc_ln851_25_reg_6068 : add_ln851_27_fu_3787_p2);

assign select_ln851_92_fu_3823_p3 = ((icmp_ln851_92_fu_3813_p2[0:0] === 1'b1) ? trunc_ln851_26_reg_6085 : add_ln851_28_fu_3818_p2);

assign select_ln851_93_fu_3900_p3 = ((icmp_ln851_93_fu_3890_p2[0:0] === 1'b1) ? trunc_ln851_27_reg_6126 : add_ln851_29_fu_3895_p2);

assign select_ln851_94_fu_3931_p3 = ((icmp_ln851_94_fu_3921_p2[0:0] === 1'b1) ? trunc_ln851_28_reg_6143 : add_ln851_30_fu_3926_p2);

assign select_ln851_fu_2988_p3 = ((icmp_ln851_fu_2978_p2[0:0] === 1'b1) ? trunc_ln_reg_5636 : add_ln851_fu_2983_p2);

assign sext_ln351_1_fu_2244_p1 = sub_ln350_1_reg_5098;

assign sext_ln351_2_fu_2306_p1 = sub_ln350_2_reg_5135;

assign sext_ln351_3_fu_2368_p1 = sub_ln350_3_reg_5172;

assign sext_ln351_4_fu_2429_p1 = sub_ln350_4_reg_5220;

assign sext_ln351_5_fu_2504_p1 = sub_ln350_5_reg_5268;

assign sext_ln351_6_fu_2551_p1 = sub_ln350_6_reg_5322;

assign sext_ln351_7_fu_2608_p1 = sub_ln350_7_reg_5364;

assign sext_ln351_fu_2192_p1 = sub_ln350_reg_5071;

assign sext_ln352_1_fu_2248_p1 = $signed(add_ln352_1_reg_5104);

assign sext_ln352_2_fu_2310_p1 = $signed(add_ln352_2_reg_5141);

assign sext_ln352_3_fu_2372_p1 = $signed(add_ln352_3_reg_5178);

assign sext_ln352_4_fu_2433_p1 = $signed(add_ln352_4_reg_5226);

assign sext_ln352_5_fu_2508_p1 = $signed(add_ln352_5_reg_5274);

assign sext_ln352_6_fu_2555_p1 = $signed(add_ln352_6_reg_5328);

assign sext_ln352_7_fu_2612_p1 = $signed(add_ln352_7_reg_5370);

assign sext_ln352_fu_2196_p1 = $signed(add_ln352_reg_5077);

assign sext_ln353_1_fu_2620_p1 = $signed(add_ln353_1_reg_5380);

assign sext_ln353_2_fu_2655_p1 = $signed(add_ln353_2_reg_5426);

assign sext_ln353_3_fu_2659_p1 = $signed(add_ln353_3_reg_5431);

assign sext_ln353_4_fu_2690_p1 = $signed(add_ln353_4_reg_5477);

assign sext_ln353_5_fu_2694_p1 = $signed(add_ln353_5_reg_5482);

assign sext_ln353_6_fu_2734_p1 = $signed(add_ln353_6_reg_5527);

assign sext_ln353_7_fu_2738_p1 = $signed(add_ln353_7_reg_5532);

assign sext_ln353_fu_2616_p1 = $signed(add_ln353_reg_5375);

assign shl_ln350_1_fu_2203_p3 = {{add_ln350_2_reg_5082}, {2'd0}};

assign shl_ln350_2_fu_2255_p3 = {{add_ln350_3_reg_5109}, {2'd0}};

assign shl_ln350_3_fu_2317_p3 = {{add_ln350_4_reg_5146}, {2'd0}};

assign shl_ln350_4_fu_2379_p3 = {{add_ln350_5_reg_5183}, {2'd0}};

assign shl_ln350_5_fu_2440_p3 = {{add_ln350_6_reg_5231}, {2'd0}};

assign shl_ln350_6_fu_2515_p3 = {{add_ln350_7_reg_5279}, {2'd0}};

assign shl_ln350_7_fu_2562_p3 = {{add_ln350_8_reg_5285}, {2'd0}};

assign shl_ln350_8_fu_2117_p3 = {{trunc_ln345_fu_2113_p1}, {9'd0}};

assign shl_ln350_9_fu_2129_p3 = {{trunc_ln345_fu_2113_p1}, {7'd0}};

assign shl_ln_fu_2155_p3 = {{add_ln350_reg_5065}, {2'd0}};

assign sub_ln350_1_fu_2214_p2 = (zext_ln350_8_fu_2210_p1 - zext_ln350_7_fu_2200_p1);

assign sub_ln350_2_fu_2266_p2 = (zext_ln350_11_fu_2262_p1 - zext_ln350_10_fu_2252_p1);

assign sub_ln350_3_fu_2328_p2 = (zext_ln350_14_fu_2324_p1 - zext_ln350_13_fu_2314_p1);

assign sub_ln350_4_fu_2390_p2 = (zext_ln350_17_fu_2386_p1 - zext_ln350_16_fu_2376_p1);

assign sub_ln350_5_fu_2451_p2 = (zext_ln350_20_fu_2447_p1 - zext_ln350_19_fu_2437_p1);

assign sub_ln350_6_fu_2526_p2 = (zext_ln350_23_fu_2522_p1 - zext_ln350_22_fu_2512_p1);

assign sub_ln350_7_fu_2573_p2 = (zext_ln350_26_fu_2569_p1 - zext_ln350_25_fu_2559_p1);

assign sub_ln350_fu_2166_p2 = (zext_ln350_5_fu_2162_p1 - zext_ln350_3_fu_2152_p1);

assign sub_ln356_1_fu_2797_p2 = (zext_ln356_2_fu_2790_p1 - zext_ln356_3_fu_2794_p1);

assign sub_ln356_2_fu_2904_p2 = (zext_ln356_4_fu_2898_p1 - zext_ln356_5_fu_2901_p1);

assign sub_ln356_3_fu_2938_p2 = (zext_ln356_6_fu_2932_p1 - zext_ln356_7_fu_2935_p1);

assign sub_ln356_4_fu_3075_p2 = (zext_ln356_8_fu_3069_p1 - zext_ln356_9_fu_3072_p1);

assign sub_ln356_5_fu_3109_p2 = (zext_ln356_10_fu_3103_p1 - zext_ln356_11_fu_3106_p1);

assign sub_ln356_6_fu_3216_p2 = (zext_ln356_12_fu_3209_p1 - zext_ln356_13_fu_3213_p1);

assign sub_ln356_7_fu_3251_p2 = (zext_ln356_14_fu_3244_p1 - zext_ln356_15_fu_3248_p1);

assign sub_ln356_fu_2762_p2 = (zext_ln356_fu_2755_p1 - zext_ln356_1_fu_2759_p1);

assign sub_ln357_1_fu_2807_p2 = (zext_ln357_1_fu_2803_p1 - zext_ln356_3_fu_2794_p1);

assign sub_ln357_2_fu_2913_p2 = (zext_ln357_2_fu_2910_p1 - zext_ln356_5_fu_2901_p1);

assign sub_ln357_3_fu_2947_p2 = (zext_ln357_3_fu_2944_p1 - zext_ln356_7_fu_2935_p1);

assign sub_ln357_4_fu_3084_p2 = (zext_ln357_4_fu_3081_p1 - zext_ln356_9_fu_3072_p1);

assign sub_ln357_5_fu_3118_p2 = (zext_ln357_5_fu_3115_p1 - zext_ln356_11_fu_3106_p1);

assign sub_ln357_6_fu_3225_p2 = (zext_ln357_6_fu_3222_p1 - zext_ln356_13_fu_3213_p1);

assign sub_ln357_7_fu_3260_p2 = (zext_ln357_7_fu_3257_p1 - zext_ln356_15_fu_3248_p1);

assign sub_ln357_fu_2771_p2 = (zext_ln357_fu_2768_p1 - zext_ln356_1_fu_2759_p1);

assign tmp_139_fu_2971_p3 = mul_ln1118_76_reg_5626[32'd18];

assign tmp_140_fu_3002_p3 = mul_ln1118_77_reg_5643[32'd18];

assign tmp_141_fu_3142_p3 = mul_ln1118_80_reg_5716[32'd18];

assign tmp_142_fu_3266_p3 = mul_ln1118_81_reg_5777[32'd18];

assign tmp_143_fu_3320_p3 = mul_ln1118_84_reg_5826[32'd18];

assign tmp_144_fu_3374_p3 = mul_ln1118_85_reg_5855[32'd18];

assign tmp_145_fu_3428_p3 = mul_ln1118_88_reg_5884[32'd18];

assign tmp_146_fu_3482_p3 = mul_ln1118_89_reg_5913[32'd18];

assign tmp_147_fu_3536_p3 = mul_ln1118_92_reg_5942[32'd18];

assign tmp_148_fu_3590_p3 = mul_ln1118_93_reg_5971[32'd18];

assign tmp_149_fu_3667_p3 = mul_ln1118_96_reg_6000[32'd18];

assign tmp_150_fu_3698_p3 = mul_ln1118_97_reg_6017[32'd18];

assign tmp_151_fu_3775_p3 = mul_ln1118_100_reg_6058[32'd18];

assign tmp_152_fu_3806_p3 = mul_ln1118_101_reg_6075[32'd18];

assign tmp_153_fu_3883_p3 = mul_ln1118_104_reg_6116[32'd18];

assign tmp_154_fu_3914_p3 = mul_ln1118_105_reg_6133[32'd18];

assign trunc_ln345_fu_2113_p1 = ap_phi_mux_y_0_phi_fu_2073_p4[2:0];

assign trunc_ln851_78_fu_2871_p1 = mul_ln1118_77_fu_2865_p2[8:0];

assign trunc_ln851_79_fu_3042_p1 = mul_ln1118_80_fu_3036_p2[8:0];

assign trunc_ln851_80_fu_3182_p1 = mul_ln1118_81_fu_3176_p2[8:0];

assign trunc_ln851_81_fu_3306_p1 = mul_ln1118_84_fu_3300_p2[8:0];

assign trunc_ln851_82_fu_3360_p1 = mul_ln1118_85_fu_3354_p2[8:0];

assign trunc_ln851_83_fu_3414_p1 = mul_ln1118_88_fu_3408_p2[8:0];

assign trunc_ln851_84_fu_3468_p1 = mul_ln1118_89_fu_3462_p2[8:0];

assign trunc_ln851_85_fu_3522_p1 = mul_ln1118_92_fu_3516_p2[8:0];

assign trunc_ln851_86_fu_3576_p1 = mul_ln1118_93_fu_3570_p2[8:0];

assign trunc_ln851_87_fu_3630_p1 = mul_ln1118_96_fu_3624_p2[8:0];

assign trunc_ln851_88_fu_3653_p1 = mul_ln1118_97_fu_3647_p2[8:0];

assign trunc_ln851_89_fu_3738_p1 = mul_ln1118_100_fu_3732_p2[8:0];

assign trunc_ln851_90_fu_3761_p1 = mul_ln1118_101_fu_3755_p2[8:0];

assign trunc_ln851_91_fu_3846_p1 = mul_ln1118_104_fu_3840_p2[8:0];

assign trunc_ln851_92_fu_3869_p1 = mul_ln1118_105_fu_3863_p2[8:0];

assign trunc_ln851_fu_2848_p1 = mul_ln1118_76_fu_2842_p2[8:0];

assign xor_ln355_1_fu_2777_p2 = (tmp_24_reg_5548 ^ 8'd128);

assign xor_ln355_2_fu_2885_p2 = (tmp_25_reg_5604 ^ 8'd128);

assign xor_ln355_3_fu_2919_p2 = (tmp_26_reg_5610 ^ 8'd128);

assign xor_ln355_4_fu_3056_p2 = (tmp_27_reg_5680 ^ 8'd128);

assign xor_ln355_5_fu_3090_p2 = (tmp_28_reg_5686 ^ 8'd128);

assign xor_ln355_6_fu_3196_p2 = (tmp_29_reg_5753 ^ 8'd128);

assign xor_ln355_7_fu_3231_p2 = (tmp_30_reg_5759 ^ 8'd128);

assign xor_ln355_fu_2742_p2 = (tmp_s_reg_5542 ^ 8'd128);

assign y_fu_2107_p2 = (ap_phi_mux_y_0_phi_fu_2073_p4 + 4'd1);

assign zext_ln350_10_fu_2252_p1 = add_ln350_3_reg_5109;

assign zext_ln350_11_fu_2262_p1 = shl_ln350_2_fu_2255_p3;

assign zext_ln350_12_fu_2283_p1 = or_ln350_2_fu_2278_p2;

assign zext_ln350_13_fu_2314_p1 = add_ln350_4_reg_5146;

assign zext_ln350_14_fu_2324_p1 = shl_ln350_3_fu_2317_p3;

assign zext_ln350_15_fu_2345_p1 = or_ln350_3_fu_2340_p2;

assign zext_ln350_16_fu_2376_p1 = add_ln350_5_reg_5183;

assign zext_ln350_17_fu_2386_p1 = shl_ln350_4_fu_2379_p3;

assign zext_ln350_18_fu_2407_p1 = or_ln350_4_fu_2402_p2;

assign zext_ln350_19_fu_2437_p1 = add_ln350_6_reg_5231;

assign zext_ln350_1_fu_2137_p1 = shl_ln350_9_fu_2129_p3;

assign zext_ln350_20_fu_2447_p1 = shl_ln350_5_fu_2440_p3;

assign zext_ln350_21_fu_2468_p1 = or_ln350_5_fu_2463_p2;

assign zext_ln350_22_fu_2512_p1 = add_ln350_7_reg_5279;

assign zext_ln350_23_fu_2522_p1 = shl_ln350_6_fu_2515_p3;

assign zext_ln350_24_fu_2482_p1 = or_ln350_6_fu_2477_p2;

assign zext_ln350_25_fu_2559_p1 = add_ln350_8_reg_5285;

assign zext_ln350_26_fu_2569_p1 = shl_ln350_7_fu_2562_p3;

assign zext_ln350_2_fu_2093_p1 = xPos;

assign zext_ln350_3_fu_2152_p1 = add_ln350_reg_5065;

assign zext_ln350_4_fu_2097_p1 = xPos;

assign zext_ln350_5_fu_2162_p1 = shl_ln_fu_2155_p3;

assign zext_ln350_6_fu_2183_p1 = or_ln350_fu_2178_p2;

assign zext_ln350_7_fu_2200_p1 = add_ln350_2_reg_5082;

assign zext_ln350_8_fu_2210_p1 = shl_ln350_1_fu_2203_p3;

assign zext_ln350_9_fu_2231_p1 = or_ln350_1_fu_2226_p2;

assign zext_ln350_fu_2125_p1 = shl_ln350_8_fu_2117_p3;

assign zext_ln356_10_fu_3103_p1 = JpegEncoder_buffer_l_17_reg_5564;

assign zext_ln356_11_fu_3106_p1 = tmp_28_reg_5686;

assign zext_ln356_12_fu_3209_p1 = reg_2085;

assign zext_ln356_13_fu_3213_p1 = tmp_29_reg_5753;

assign zext_ln356_14_fu_3244_p1 = reg_2089;

assign zext_ln356_15_fu_3248_p1 = tmp_30_reg_5759;

assign zext_ln356_1_fu_2759_p1 = tmp_s_reg_5542;

assign zext_ln356_2_fu_2790_p1 = reg_2089;

assign zext_ln356_3_fu_2794_p1 = tmp_24_reg_5548;

assign zext_ln356_4_fu_2898_p1 = JpegEncoder_buffer_l_8_reg_5497;

assign zext_ln356_5_fu_2901_p1 = tmp_25_reg_5604;

assign zext_ln356_6_fu_2932_p1 = JpegEncoder_buffer_l_11_reg_5507;

assign zext_ln356_7_fu_2935_p1 = tmp_26_reg_5610;

assign zext_ln356_8_fu_3069_p1 = JpegEncoder_buffer_l_14_reg_5554;

assign zext_ln356_9_fu_3072_p1 = tmp_27_reg_5680;

assign zext_ln356_fu_2755_p1 = reg_2085;

assign zext_ln357_1_fu_2803_p1 = reg_2080;

assign zext_ln357_2_fu_2910_p1 = JpegEncoder_buffer_l_6_reg_5199;

assign zext_ln357_3_fu_2944_p1 = JpegEncoder_buffer_l_9_reg_5247;

assign zext_ln357_4_fu_3081_p1 = JpegEncoder_buffer_l_12_reg_5301;

assign zext_ln357_5_fu_3115_p1 = JpegEncoder_buffer_l_15_reg_5343;

assign zext_ln357_6_fu_3222_p1 = JpegEncoder_buffer_l_18_reg_5395;

assign zext_ln357_7_fu_3257_p1 = JpegEncoder_buffer_l_21_reg_5446;

assign zext_ln357_fu_2768_p1 = JpegEncoder_buffer_l_reg_5115;

always @ (posedge ap_clk) begin
    zext_ln350_2_reg_5025[12:10] <= 3'b000;
    zext_ln350_4_reg_5030[13:10] <= 4'b0000;
    add_ln350_1_reg_5054[6:0] <= 7'b0000000;
end

endmodule //p_convertColorSpace
