XOR R0 R0 R0
ADDi R1 R0 1
XOR R2 R2 R2
CALL main
STOP
main: ADDi R0 R0 0
ADDi R3 R1 0
XOR R4 R4 R4
ADDi R4 R4 5
ST R4 R1
ADDi R1 R1 1
ADDi R5 R0 10
ST R5 R1
ADDi R1 R1 1
ADDi R6 R0 25
ST R6 R1
ADDi R1 R1 1
ADDi R7 R0 30
ST R7 R1
ADDi R1 R1 1
ADDi R8 R0 15
ST R8 R1
ADDi R1 R1 1
ADDi R9 R0 20
ST R9 R1
ADDi R1 R1 1
ADDi R10 R3 0
ADDi R11 R0 0
ADDi R12 R0 0
StartWhile_1: ADDi R0 R0 0
ADDi R13 R12 0
ADDi R14 R0 5
JINF R13 R14 true_3
XOR R15 R15 R15
JMP end_4
true_3: XOR R15 R15 R15
ADDi R15 R15 1
end_4: ADDi R15 R15 0
ADDi R16 R0 0
JEQU R15 R16 EndWhile_2
ADDi R17 R11 0
ADDi R18 R10 0
ADDi R19 R12 0
LD R20 R18
ADD R21 R18 R19
ADDi R21 R21 1
LD R22 R21
ADD R23 R17 R22
ADDi R11 R23 0
ADDi R24 R12 0
ADDi R25 R0 1
ADD R26 R24 R25
ADDi R12 R26 0
JMP StartWhile_1
EndWhile_2: ADDi R0 R0 0
PRINT R11
XOR R27 R27 R27
ADDi R27 R27 10
OUT R27
ADDi R28 R0 0
ADDi R29 R0 0
StartWhile_5: ADDi R0 R0 0
ADDi R30 R29 0
ADDi R31 R0 5
JINF R30 R31 true_7
XOR R32 R32 R32
JMP end_8
true_7: XOR R32 R32 R32
ADDi R32 R32 1
end_8: ADDi R32 R32 0
ADDi R33 R0 0
JEQU R32 R33 EndWhile_6
ADDi R34 R10 0
ADDi R35 R29 0
LD R36 R34
ADD R37 R34 R35
ADDi R37 R37 1
LD R38 R37
ADDi R39 R28 0
JSUP R38 R39 true_9
XOR R40 R40 R40
JMP end_10
true_9: XOR R40 R40 R40
ADDi R40 R40 1
end_10: ADDi R40 R40 0
JEQU R40 R0 EndIf__11
ADDi R41 R10 0
ADDi R42 R29 0
LD R43 R41
ADD R44 R41 R42
ADDi R44 R44 1
LD R45 R44
ADDi R28 R45 0
EndIf__11: ADDi R0 R0 0
ADDi R46 R29 0
ADDi R47 R0 1
ADD R48 R46 R47
ADDi R29 R48 0
JMP StartWhile_5
EndWhile_6: ADDi R0 R0 0
PRINT R28
XOR R49 R49 R49
ADDi R49 R49 10
OUT R49
ADDi R50 R0 100
ADDi R51 R0 0
LD R52 R10
JINF R51 R52 array_size_ok_13
ADDi R53 R51 1
ADDi R54 R52 0
init_loop_15: ADDi R0 R0 0
JSEQ R54 R53 init_end_16
ADD R55 R10 R54
ADDi R55 R55 1
XOR R56 R56 R56
ST R56 R55
ADDi R54 R54 1
JMP init_loop_15
init_end_16: ADDi R0 R0 0
ST R53 R10
JMP resize_end_14
array_size_ok_13: ADDi R0 R0 0
resize_end_14: ADDi R0 R0 0
ADD R57 R10 R51
ADDi R57 R57 1
ST R50 R57
ADDi R58 R0 200
ADDi R59 R0 4
LD R60 R10
JINF R59 R60 array_size_ok_17
ADDi R61 R59 1
ADDi R62 R60 0
init_loop_19: ADDi R0 R0 0
JSEQ R62 R61 init_end_20
ADD R63 R10 R62
ADDi R63 R63 1
XOR R64 R64 R64
ST R64 R63
ADDi R62 R62 1
JMP init_loop_19
init_end_20: ADDi R0 R0 0
ST R61 R10
JMP resize_end_18
array_size_ok_17: ADDi R0 R0 0
resize_end_18: ADDi R0 R0 0
ADD R65 R10 R59
ADDi R65 R65 1
ST R58 R65
LD R66 R10
XOR R67 R67 R67
print_array_loop_21: ADDi R0 R0 0
JSEQ R67 R66 print_array_end_22
ADD R68 R10 R67
ADDi R68 R68 1
LD R69 R68
PRINT R69
XOR R70 R70 R70
ADDi R70 R70 32
OUT R70
ADDi R67 R67 1
JMP print_array_loop_21
print_array_end_22: ADDi R0 R0 0
XOR R71 R71 R71
ADDi R71 R71 10
OUT R71
ADDi R72 R0 0
RET
