{
  "metadata": {
    "timestamp": "2025-02-23T00:53:13Z"
  },
  "data": [
    {
      "cve": {
        "id": "CVE-2023-20509",
        "description": "An insufficient DRAM address validation in PMFW may allow a privileged attacker to perform a DMA read from an invalid DRAM address to SRAM, potentially resulting in loss of data integrity.",
        "metadata": {
          "published_date": "2024-08-13T17:15:18.590",
          "last_modified_date": "2024-11-04T18:35:02.490",
          "confidence_level": "low",
          "severity": "medium"
        },
        "impact": {
          "cisa_kev": false,
          "reported_exploited": false,
          "exploit_maturity": "none",
          "automatable": false
        },
        "counts": {
          "public_exploit_count": 0
        },
        "epss": {
          "score": 0.00043,
          "percentile": 0.11726
        },
        "metrics": [
          {
            "source": "psirt@amd.com",
            "type": "Secondary",
            "cvss_version": "3.1",
            "vector_string": "CVSS:3.1/AV:L/AC:H/PR:H/UI:N/S:U/C:L/I:H/A:L",
            "attack_vector": "LOCAL",
            "base_score": 5.19999980926514
          }
        ],
        "timeline": {
          "references": [],
          "repositories": []
        }
      }
    }
  ]
}