<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="S1063697Lab2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_1bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_1bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU_1bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU_1bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_1bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_1bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_1bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU_1bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_1bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_1bit_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_1bit_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_1bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_1bit_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_1bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_4x1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_4x1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_4x1.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="S1063697Lab2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="S1063697Lab2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="S1063697Lab2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="S1063697Lab2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="S1063697Lab2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="S1063697Lab2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="S1063697Lab2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="S1063697Lab2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="S1063697Lab2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="S1063697Lab2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="S1063697Lab2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="S1063697Lab2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="S1063697Lab2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="S1063697Lab2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="S1063697Lab2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="S1063697Lab2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="S1063697Lab2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="S1063697Lab2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="S1063697Lab2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="S1063697Lab2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="S1063697Lab2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="S1063697Lab2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="S1063697Lab2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="S1063697Lab2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="S1063697Lab2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="S1063697Lab2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="S1063697Lab2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="S1063697Lab2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="S1063697Lab2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="S1063697Lab2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="S1063697Lab2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="S1063697Lab2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="S1063697Lab2_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="S1063697Lab2_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="S1063697Lab2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="S1063697Lab2_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="S1063697Lab2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="S1063697Lab2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="s1063697lab2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="s1063697lab2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="s1063697lab2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1571649649" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1571649649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571660773" xil_pn:in_ck="2860001901124766466" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1571660773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA.v"/>
      <outfile xil_pn:name="MUX_2x1.v"/>
      <outfile xil_pn:name="MUX_4x1.v"/>
      <outfile xil_pn:name="S1063697Lab2.v"/>
      <outfile xil_pn:name="S1063697Lab2_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1571650019" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7450487657053606096" xil_pn:start_ts="1571650019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571650019" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3249400792436310898" xil_pn:start_ts="1571650019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571650019" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6903407096586802310" xil_pn:start_ts="1571650019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571660773" xil_pn:in_ck="2860001901124766466" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1571660773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA.v"/>
      <outfile xil_pn:name="MUX_2x1.v"/>
      <outfile xil_pn:name="MUX_4x1.v"/>
      <outfile xil_pn:name="S1063697Lab2.v"/>
      <outfile xil_pn:name="S1063697Lab2_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1571660776" xil_pn:in_ck="2860001901124766466" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2573448916182363231" xil_pn:start_ts="1571660773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="S1063697Lab2_tb_beh.prj"/>
      <outfile xil_pn:name="S1063697Lab2_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1571660776" xil_pn:in_ck="-5957422516186669752" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4609856630721718884" xil_pn:start_ts="1571660776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="S1063697Lab2_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1571649533" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1571649533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571649919" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3212871543250820157" xil_pn:start_ts="1571649919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571649919" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6903407096586802310" xil_pn:start_ts="1571649919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571649533" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1571649533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571649919" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8486585640469033979" xil_pn:start_ts="1571649919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571649533" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1571649533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571649919" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4769983267691223408" xil_pn:start_ts="1571649919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571660314" xil_pn:in_ck="-4931733641449973979" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3441880610433974791" xil_pn:start_ts="1571660306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="S1063697Lab2.lso"/>
      <outfile xil_pn:name="S1063697Lab2.ngc"/>
      <outfile xil_pn:name="S1063697Lab2.ngr"/>
      <outfile xil_pn:name="S1063697Lab2.prj"/>
      <outfile xil_pn:name="S1063697Lab2.stx"/>
      <outfile xil_pn:name="S1063697Lab2.syr"/>
      <outfile xil_pn:name="S1063697Lab2.xst"/>
      <outfile xil_pn:name="S1063697Lab2_tb_beh.prj"/>
      <outfile xil_pn:name="S1063697Lab2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1571660314" xil_pn:in_ck="3204641556715008" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8837918630755848666" xil_pn:start_ts="1571660314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572282950" xil_pn:in_ck="3433925591419660833" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-9167574153637397047" xil_pn:start_ts="1572282943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="S1063697Lab2.bld"/>
      <outfile xil_pn:name="S1063697Lab2.ngd"/>
      <outfile xil_pn:name="S1063697Lab2_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1572282955" xil_pn:in_ck="958574494144988843" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1572282950">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="S1063697Lab2.pcf"/>
      <outfile xil_pn:name="S1063697Lab2_map.map"/>
      <outfile xil_pn:name="S1063697Lab2_map.mrp"/>
      <outfile xil_pn:name="S1063697Lab2_map.ncd"/>
      <outfile xil_pn:name="S1063697Lab2_map.ngm"/>
      <outfile xil_pn:name="S1063697Lab2_map.xrpt"/>
      <outfile xil_pn:name="S1063697Lab2_summary.xml"/>
      <outfile xil_pn:name="S1063697Lab2_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1571660335" xil_pn:in_ck="-5427613418720775356" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1571660326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="S1063697Lab2.ncd"/>
      <outfile xil_pn:name="S1063697Lab2.pad"/>
      <outfile xil_pn:name="S1063697Lab2.par"/>
      <outfile xil_pn:name="S1063697Lab2.ptwx"/>
      <outfile xil_pn:name="S1063697Lab2.unroutes"/>
      <outfile xil_pn:name="S1063697Lab2.xpi"/>
      <outfile xil_pn:name="S1063697Lab2_pad.csv"/>
      <outfile xil_pn:name="S1063697Lab2_pad.txt"/>
      <outfile xil_pn:name="S1063697Lab2_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1571660343" xil_pn:in_ck="-7566087832209969113" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1571660335">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="S1063697Lab2.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="s1063697lab2.bgn"/>
      <outfile xil_pn:name="s1063697lab2.bit"/>
      <outfile xil_pn:name="s1063697lab2.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1571660335" xil_pn:in_ck="958574494144988711" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1571660332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="S1063697Lab2.twr"/>
      <outfile xil_pn:name="S1063697Lab2.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
