
bonus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000403c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08004148  08004148  00014148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041d8  080041d8  000200ec  2**0
                  CONTENTS
  4 .ARM          00000000  080041d8  080041d8  000200ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  080041d8  080041d8  000200ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041d8  080041d8  000141d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080041dc  080041dc  000141dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  080041e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  200000ec  080042cc  000200ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  080042cc  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f4c3  00000000  00000000  00020115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002576  00000000  00000000  0002f5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  00031b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d00  00000000  00000000  00032978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019007  00000000  00000000  00033678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010e74  00000000  00000000  0004c67f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b8cc  00000000  00000000  0005d4f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e8dbf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b58  00000000  00000000  000e8e14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000ec 	.word	0x200000ec
 8000128:	00000000 	.word	0x00000000
 800012c:	08004130 	.word	0x08004130

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000f0 	.word	0x200000f0
 8000148:	08004130 	.word	0x08004130

0800014c <isButtonPressed>:
int normal_flag[NUM_OF_BUTTONS] = {0};
int long_flag[NUM_OF_BUTTONS] = {0};

int TimeOutForKeyPress[NUM_OF_BUTTONS] = {0};

int isButtonPressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (normal_flag[index] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		normal_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000108 	.word	0x20000108

08000180 <subKeyProcess>:

void subKeyProcess(int index){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	normal_flag[index] = 1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000108 	.word	0x20000108

080001a0 <getKeyInput>:
void getKeyInput() {
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_OF_BUTTONS; i++) {
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e0b6      	b.n	800031a <getKeyInput+0x17a>
		KeyReg0[i] = KeyReg1[i];
 80001ac:	4a5f      	ldr	r2, [pc, #380]	; (800032c <getKeyInput+0x18c>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	495e      	ldr	r1, [pc, #376]	; (8000330 <getKeyInput+0x190>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 80001bc:	4a5d      	ldr	r2, [pc, #372]	; (8000334 <getKeyInput+0x194>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	4959      	ldr	r1, [pc, #356]	; (800032c <getKeyInput+0x18c>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		// Read signals from buttons
		if (i == 0) {
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d10a      	bne.n	80001e8 <getKeyInput+0x48>
			KeyReg2[i] = HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin);
 80001d2:	2180      	movs	r1, #128	; 0x80
 80001d4:	4858      	ldr	r0, [pc, #352]	; (8000338 <getKeyInput+0x198>)
 80001d6:	f002 f9ed 	bl	80025b4 <HAL_GPIO_ReadPin>
 80001da:	4603      	mov	r3, r0
 80001dc:	4619      	mov	r1, r3
 80001de:	4a55      	ldr	r2, [pc, #340]	; (8000334 <getKeyInput+0x194>)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80001e6:	e02a      	b.n	800023e <getKeyInput+0x9e>
		}
		else if (i == 1) {
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	2b01      	cmp	r3, #1
 80001ec:	d10a      	bne.n	8000204 <getKeyInput+0x64>
			KeyReg2[i] = HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin);
 80001ee:	2140      	movs	r1, #64	; 0x40
 80001f0:	4852      	ldr	r0, [pc, #328]	; (800033c <getKeyInput+0x19c>)
 80001f2:	f002 f9df 	bl	80025b4 <HAL_GPIO_ReadPin>
 80001f6:	4603      	mov	r3, r0
 80001f8:	4619      	mov	r1, r3
 80001fa:	4a4e      	ldr	r2, [pc, #312]	; (8000334 <getKeyInput+0x194>)
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000202:	e01c      	b.n	800023e <getKeyInput+0x9e>
		}
		else if (i == 2) {
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	2b02      	cmp	r3, #2
 8000208:	d10b      	bne.n	8000222 <getKeyInput+0x82>
			KeyReg2[i] = HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin);
 800020a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800020e:	484c      	ldr	r0, [pc, #304]	; (8000340 <getKeyInput+0x1a0>)
 8000210:	f002 f9d0 	bl	80025b4 <HAL_GPIO_ReadPin>
 8000214:	4603      	mov	r3, r0
 8000216:	4619      	mov	r1, r3
 8000218:	4a46      	ldr	r2, [pc, #280]	; (8000334 <getKeyInput+0x194>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000220:	e00d      	b.n	800023e <getKeyInput+0x9e>
		}
		else if (i == 3) {
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2b03      	cmp	r3, #3
 8000226:	d10a      	bne.n	800023e <getKeyInput+0x9e>
		    KeyReg2[i] = HAL_GPIO_ReadPin(BTN4_GPIO_Port, BTN4_Pin);
 8000228:	f44f 7100 	mov.w	r1, #512	; 0x200
 800022c:	4844      	ldr	r0, [pc, #272]	; (8000340 <getKeyInput+0x1a0>)
 800022e:	f002 f9c1 	bl	80025b4 <HAL_GPIO_ReadPin>
 8000232:	4603      	mov	r3, r0
 8000234:	4619      	mov	r1, r3
 8000236:	4a3f      	ldr	r2, [pc, #252]	; (8000334 <getKeyInput+0x194>)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}

		if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 800023e:	4a3b      	ldr	r2, [pc, #236]	; (800032c <getKeyInput+0x18c>)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000246:	493a      	ldr	r1, [pc, #232]	; (8000330 <getKeyInput+0x190>)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800024e:	429a      	cmp	r2, r3
 8000250:	d159      	bne.n	8000306 <getKeyInput+0x166>
 8000252:	4a36      	ldr	r2, [pc, #216]	; (800032c <getKeyInput+0x18c>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800025a:	4936      	ldr	r1, [pc, #216]	; (8000334 <getKeyInput+0x194>)
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000262:	429a      	cmp	r2, r3
 8000264:	d14f      	bne.n	8000306 <getKeyInput+0x166>
			if (KeyReg3[i] != KeyReg2[i]){
 8000266:	4a37      	ldr	r2, [pc, #220]	; (8000344 <getKeyInput+0x1a4>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800026e:	4931      	ldr	r1, [pc, #196]	; (8000334 <getKeyInput+0x194>)
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000276:	429a      	cmp	r2, r3
 8000278:	d02b      	beq.n	80002d2 <getKeyInput+0x132>
				KeyReg3[i] = KeyReg2[i];
 800027a:	4a2e      	ldr	r2, [pc, #184]	; (8000334 <getKeyInput+0x194>)
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000282:	4930      	ldr	r1, [pc, #192]	; (8000344 <getKeyInput+0x1a4>)
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg2[i] == PRESSED_STATE){
 800028a:	4a2a      	ldr	r2, [pc, #168]	; (8000334 <getKeyInput+0x194>)
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000292:	2b00      	cmp	r3, #0
 8000294:	d13d      	bne.n	8000312 <getKeyInput+0x172>
					subKeyProcess(i);	// Set timer_flag[i] = 1;
 8000296:	6878      	ldr	r0, [r7, #4]
 8000298:	f7ff ff72 	bl	8000180 <subKeyProcess>
					if (long_flag[i] == 0) {
 800029c:	4a2a      	ldr	r2, [pc, #168]	; (8000348 <getKeyInput+0x1a8>)
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d10a      	bne.n	80002be <getKeyInput+0x11e>
						TimeOutForKeyPress[i] = 2000 / TIME_CYCLE;
 80002a8:	4b28      	ldr	r3, [pc, #160]	; (800034c <getKeyInput+0x1ac>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80002b0:	fb92 f2f3 	sdiv	r2, r2, r3
 80002b4:	4926      	ldr	r1, [pc, #152]	; (8000350 <getKeyInput+0x1b0>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (KeyReg3[i] != KeyReg2[i]){
 80002bc:	e029      	b.n	8000312 <getKeyInput+0x172>
					}
					else {
						TimeOutForKeyPress[i] = 250 / TIME_CYCLE;
 80002be:	4b23      	ldr	r3, [pc, #140]	; (800034c <getKeyInput+0x1ac>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	22fa      	movs	r2, #250	; 0xfa
 80002c4:	fb92 f2f3 	sdiv	r2, r2, r3
 80002c8:	4921      	ldr	r1, [pc, #132]	; (8000350 <getKeyInput+0x1b0>)
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (KeyReg3[i] != KeyReg2[i]){
 80002d0:	e01f      	b.n	8000312 <getKeyInput+0x172>
					}
				}
			} else {
				TimeOutForKeyPress[i]--;
 80002d2:	4a1f      	ldr	r2, [pc, #124]	; (8000350 <getKeyInput+0x1b0>)
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002da:	1e5a      	subs	r2, r3, #1
 80002dc:	491c      	ldr	r1, [pc, #112]	; (8000350 <getKeyInput+0x1b0>)
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeOutForKeyPress[i] == 0){
 80002e4:	4a1a      	ldr	r2, [pc, #104]	; (8000350 <getKeyInput+0x1b0>)
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d110      	bne.n	8000312 <getKeyInput+0x172>
					KeyReg3[i] = NORMAL_STATE;
 80002f0:	4a14      	ldr	r2, [pc, #80]	; (8000344 <getKeyInput+0x1a4>)
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	2101      	movs	r1, #1
 80002f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					long_flag[i] = 1;
 80002fa:	4a13      	ldr	r2, [pc, #76]	; (8000348 <getKeyInput+0x1a8>)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	2101      	movs	r1, #1
 8000300:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if (KeyReg3[i] != KeyReg2[i]){
 8000304:	e005      	b.n	8000312 <getKeyInput+0x172>
				}
			}
		}
		else {
			long_flag[i] = 0;
 8000306:	4a10      	ldr	r2, [pc, #64]	; (8000348 <getKeyInput+0x1a8>)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	2100      	movs	r1, #0
 800030c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000310:	e000      	b.n	8000314 <getKeyInput+0x174>
			if (KeyReg3[i] != KeyReg2[i]){
 8000312:	bf00      	nop
	for (int i = 0; i < NUM_OF_BUTTONS; i++) {
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	3301      	adds	r3, #1
 8000318:	607b      	str	r3, [r7, #4]
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	2b03      	cmp	r3, #3
 800031e:	f77f af45 	ble.w	80001ac <getKeyInput+0xc>
		}
	}
}
 8000322:	bf00      	nop
 8000324:	bf00      	nop
 8000326:	3708      	adds	r7, #8
 8000328:	46bd      	mov	sp, r7
 800032a:	bd80      	pop	{r7, pc}
 800032c:	20000010 	.word	0x20000010
 8000330:	20000000 	.word	0x20000000
 8000334:	20000020 	.word	0x20000020
 8000338:	40011000 	.word	0x40011000
 800033c:	40010c00 	.word	0x40010c00
 8000340:	40010800 	.word	0x40010800
 8000344:	20000030 	.word	0x20000030
 8000348:	20000118 	.word	0x20000118
 800034c:	20000078 	.word	0x20000078
 8000350:	20000128 	.word	0x20000128

08000354 <toggleButton0>:
void toggleButton0() {
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0

	KeyReg0[0] = PRESSED_STATE;
 8000358:	4b15      	ldr	r3, [pc, #84]	; (80003b0 <toggleButton0+0x5c>)
 800035a:	2200      	movs	r2, #0
 800035c:	601a      	str	r2, [r3, #0]
	    KeyReg1[0] = PRESSED_STATE;
 800035e:	4b15      	ldr	r3, [pc, #84]	; (80003b4 <toggleButton0+0x60>)
 8000360:	2200      	movs	r2, #0
 8000362:	601a      	str	r2, [r3, #0]
	    KeyReg2[0] = PRESSED_STATE;
 8000364:	4b14      	ldr	r3, [pc, #80]	; (80003b8 <toggleButton0+0x64>)
 8000366:	2200      	movs	r2, #0
 8000368:	601a      	str	r2, [r3, #0]

	    if (KeyReg3[0] != PRESSED_STATE) {
 800036a:	4b14      	ldr	r3, [pc, #80]	; (80003bc <toggleButton0+0x68>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	2b00      	cmp	r3, #0
 8000370:	d010      	beq.n	8000394 <toggleButton0+0x40>
	        KeyReg3[0] = PRESSED_STATE;
 8000372:	4b12      	ldr	r3, [pc, #72]	; (80003bc <toggleButton0+0x68>)
 8000374:	2200      	movs	r2, #0
 8000376:	601a      	str	r2, [r3, #0]
	        subKeyProcess(0);
 8000378:	2000      	movs	r0, #0
 800037a:	f7ff ff01 	bl	8000180 <subKeyProcess>
	        TimeOutForKeyPress[0] = 2000 / TIME_CYCLE;
 800037e:	4b10      	ldr	r3, [pc, #64]	; (80003c0 <toggleButton0+0x6c>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000386:	fb92 f3f3 	sdiv	r3, r2, r3
 800038a:	4a0e      	ldr	r2, [pc, #56]	; (80003c4 <toggleButton0+0x70>)
 800038c:	6013      	str	r3, [r2, #0]
	        long_flag[0] = 0;
 800038e:	4b0e      	ldr	r3, [pc, #56]	; (80003c8 <toggleButton0+0x74>)
 8000390:	2200      	movs	r2, #0
 8000392:	601a      	str	r2, [r3, #0]
	    }

	    KeyReg0[0] = NORMAL_STATE;
 8000394:	4b06      	ldr	r3, [pc, #24]	; (80003b0 <toggleButton0+0x5c>)
 8000396:	2201      	movs	r2, #1
 8000398:	601a      	str	r2, [r3, #0]
	    KeyReg1[0] = NORMAL_STATE;
 800039a:	4b06      	ldr	r3, [pc, #24]	; (80003b4 <toggleButton0+0x60>)
 800039c:	2201      	movs	r2, #1
 800039e:	601a      	str	r2, [r3, #0]
	    KeyReg2[0] = NORMAL_STATE;
 80003a0:	4b05      	ldr	r3, [pc, #20]	; (80003b8 <toggleButton0+0x64>)
 80003a2:	2201      	movs	r2, #1
 80003a4:	601a      	str	r2, [r3, #0]

	    KeyReg3[0] = NORMAL_STATE;
 80003a6:	4b05      	ldr	r3, [pc, #20]	; (80003bc <toggleButton0+0x68>)
 80003a8:	2201      	movs	r2, #1
 80003aa:	601a      	str	r2, [r3, #0]
}
 80003ac:	bf00      	nop
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	20000000 	.word	0x20000000
 80003b4:	20000010 	.word	0x20000010
 80003b8:	20000020 	.word	0x20000020
 80003bc:	20000030 	.word	0x20000030
 80003c0:	20000078 	.word	0x20000078
 80003c4:	20000128 	.word	0x20000128
 80003c8:	20000118 	.word	0x20000118

080003cc <toggleButton1>:


void toggleButton1() {
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0

	KeyReg0[1] = PRESSED_STATE;
 80003d0:	4b15      	ldr	r3, [pc, #84]	; (8000428 <toggleButton1+0x5c>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	605a      	str	r2, [r3, #4]
	    KeyReg1[1] = PRESSED_STATE;
 80003d6:	4b15      	ldr	r3, [pc, #84]	; (800042c <toggleButton1+0x60>)
 80003d8:	2200      	movs	r2, #0
 80003da:	605a      	str	r2, [r3, #4]
	    KeyReg2[1] = PRESSED_STATE;
 80003dc:	4b14      	ldr	r3, [pc, #80]	; (8000430 <toggleButton1+0x64>)
 80003de:	2200      	movs	r2, #0
 80003e0:	605a      	str	r2, [r3, #4]

	    if (KeyReg3[1] != PRESSED_STATE) {
 80003e2:	4b14      	ldr	r3, [pc, #80]	; (8000434 <toggleButton1+0x68>)
 80003e4:	685b      	ldr	r3, [r3, #4]
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d010      	beq.n	800040c <toggleButton1+0x40>
	        KeyReg3[1] = PRESSED_STATE;
 80003ea:	4b12      	ldr	r3, [pc, #72]	; (8000434 <toggleButton1+0x68>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	605a      	str	r2, [r3, #4]
	        subKeyProcess(1);
 80003f0:	2001      	movs	r0, #1
 80003f2:	f7ff fec5 	bl	8000180 <subKeyProcess>
	        TimeOutForKeyPress[1] = 2000 / TIME_CYCLE;
 80003f6:	4b10      	ldr	r3, [pc, #64]	; (8000438 <toggleButton1+0x6c>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80003fe:	fb92 f3f3 	sdiv	r3, r2, r3
 8000402:	4a0e      	ldr	r2, [pc, #56]	; (800043c <toggleButton1+0x70>)
 8000404:	6053      	str	r3, [r2, #4]
	        long_flag[1] = 0;
 8000406:	4b0e      	ldr	r3, [pc, #56]	; (8000440 <toggleButton1+0x74>)
 8000408:	2200      	movs	r2, #0
 800040a:	605a      	str	r2, [r3, #4]
	    }

	    KeyReg0[1] = NORMAL_STATE;
 800040c:	4b06      	ldr	r3, [pc, #24]	; (8000428 <toggleButton1+0x5c>)
 800040e:	2201      	movs	r2, #1
 8000410:	605a      	str	r2, [r3, #4]
	    KeyReg1[1] = NORMAL_STATE;
 8000412:	4b06      	ldr	r3, [pc, #24]	; (800042c <toggleButton1+0x60>)
 8000414:	2201      	movs	r2, #1
 8000416:	605a      	str	r2, [r3, #4]
	    KeyReg2[1] = NORMAL_STATE;
 8000418:	4b05      	ldr	r3, [pc, #20]	; (8000430 <toggleButton1+0x64>)
 800041a:	2201      	movs	r2, #1
 800041c:	605a      	str	r2, [r3, #4]

	    KeyReg3[1] = NORMAL_STATE;
 800041e:	4b05      	ldr	r3, [pc, #20]	; (8000434 <toggleButton1+0x68>)
 8000420:	2201      	movs	r2, #1
 8000422:	605a      	str	r2, [r3, #4]
}
 8000424:	bf00      	nop
 8000426:	bd80      	pop	{r7, pc}
 8000428:	20000000 	.word	0x20000000
 800042c:	20000010 	.word	0x20000010
 8000430:	20000020 	.word	0x20000020
 8000434:	20000030 	.word	0x20000030
 8000438:	20000078 	.word	0x20000078
 800043c:	20000128 	.word	0x20000128
 8000440:	20000118 	.word	0x20000118

08000444 <toggleButton2>:

void toggleButton2() {
 8000444:	b580      	push	{r7, lr}
 8000446:	af00      	add	r7, sp, #0

	KeyReg0[2] = PRESSED_STATE;
 8000448:	4b15      	ldr	r3, [pc, #84]	; (80004a0 <toggleButton2+0x5c>)
 800044a:	2200      	movs	r2, #0
 800044c:	609a      	str	r2, [r3, #8]
	    KeyReg1[2] = PRESSED_STATE;
 800044e:	4b15      	ldr	r3, [pc, #84]	; (80004a4 <toggleButton2+0x60>)
 8000450:	2200      	movs	r2, #0
 8000452:	609a      	str	r2, [r3, #8]
	    KeyReg2[2] = PRESSED_STATE;
 8000454:	4b14      	ldr	r3, [pc, #80]	; (80004a8 <toggleButton2+0x64>)
 8000456:	2200      	movs	r2, #0
 8000458:	609a      	str	r2, [r3, #8]

	    if (KeyReg3[2] != PRESSED_STATE) {
 800045a:	4b14      	ldr	r3, [pc, #80]	; (80004ac <toggleButton2+0x68>)
 800045c:	689b      	ldr	r3, [r3, #8]
 800045e:	2b00      	cmp	r3, #0
 8000460:	d010      	beq.n	8000484 <toggleButton2+0x40>
	        KeyReg3[2] = PRESSED_STATE;
 8000462:	4b12      	ldr	r3, [pc, #72]	; (80004ac <toggleButton2+0x68>)
 8000464:	2200      	movs	r2, #0
 8000466:	609a      	str	r2, [r3, #8]
	        subKeyProcess(2);
 8000468:	2002      	movs	r0, #2
 800046a:	f7ff fe89 	bl	8000180 <subKeyProcess>
	        TimeOutForKeyPress[2] = 2000 / TIME_CYCLE;
 800046e:	4b10      	ldr	r3, [pc, #64]	; (80004b0 <toggleButton2+0x6c>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000476:	fb92 f3f3 	sdiv	r3, r2, r3
 800047a:	4a0e      	ldr	r2, [pc, #56]	; (80004b4 <toggleButton2+0x70>)
 800047c:	6093      	str	r3, [r2, #8]
	        long_flag[2] = 0;
 800047e:	4b0e      	ldr	r3, [pc, #56]	; (80004b8 <toggleButton2+0x74>)
 8000480:	2200      	movs	r2, #0
 8000482:	609a      	str	r2, [r3, #8]
	    }

	    KeyReg0[2] = NORMAL_STATE;
 8000484:	4b06      	ldr	r3, [pc, #24]	; (80004a0 <toggleButton2+0x5c>)
 8000486:	2201      	movs	r2, #1
 8000488:	609a      	str	r2, [r3, #8]
	    KeyReg1[2] = NORMAL_STATE;
 800048a:	4b06      	ldr	r3, [pc, #24]	; (80004a4 <toggleButton2+0x60>)
 800048c:	2201      	movs	r2, #1
 800048e:	609a      	str	r2, [r3, #8]
	    KeyReg2[2] = NORMAL_STATE;
 8000490:	4b05      	ldr	r3, [pc, #20]	; (80004a8 <toggleButton2+0x64>)
 8000492:	2201      	movs	r2, #1
 8000494:	609a      	str	r2, [r3, #8]

	    KeyReg3[2] = NORMAL_STATE;
 8000496:	4b05      	ldr	r3, [pc, #20]	; (80004ac <toggleButton2+0x68>)
 8000498:	2201      	movs	r2, #1
 800049a:	609a      	str	r2, [r3, #8]
}
 800049c:	bf00      	nop
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	20000000 	.word	0x20000000
 80004a4:	20000010 	.word	0x20000010
 80004a8:	20000020 	.word	0x20000020
 80004ac:	20000030 	.word	0x20000030
 80004b0:	20000078 	.word	0x20000078
 80004b4:	20000128 	.word	0x20000128
 80004b8:	20000118 	.word	0x20000118

080004bc <toggleButton3>:


void toggleButton3() {
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0

	KeyReg0[3] = PRESSED_STATE;
 80004c0:	4b15      	ldr	r3, [pc, #84]	; (8000518 <toggleButton3+0x5c>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	60da      	str	r2, [r3, #12]
	    KeyReg1[3] = PRESSED_STATE;
 80004c6:	4b15      	ldr	r3, [pc, #84]	; (800051c <toggleButton3+0x60>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	60da      	str	r2, [r3, #12]
	    KeyReg2[3] = PRESSED_STATE;
 80004cc:	4b14      	ldr	r3, [pc, #80]	; (8000520 <toggleButton3+0x64>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	60da      	str	r2, [r3, #12]

	    if (KeyReg3[3] != PRESSED_STATE) {
 80004d2:	4b14      	ldr	r3, [pc, #80]	; (8000524 <toggleButton3+0x68>)
 80004d4:	68db      	ldr	r3, [r3, #12]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d010      	beq.n	80004fc <toggleButton3+0x40>
	        KeyReg3[3] = PRESSED_STATE;
 80004da:	4b12      	ldr	r3, [pc, #72]	; (8000524 <toggleButton3+0x68>)
 80004dc:	2200      	movs	r2, #0
 80004de:	60da      	str	r2, [r3, #12]
	        subKeyProcess(3);
 80004e0:	2003      	movs	r0, #3
 80004e2:	f7ff fe4d 	bl	8000180 <subKeyProcess>
	        TimeOutForKeyPress[3] = 2000 / TIME_CYCLE;
 80004e6:	4b10      	ldr	r3, [pc, #64]	; (8000528 <toggleButton3+0x6c>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80004ee:	fb92 f3f3 	sdiv	r3, r2, r3
 80004f2:	4a0e      	ldr	r2, [pc, #56]	; (800052c <toggleButton3+0x70>)
 80004f4:	60d3      	str	r3, [r2, #12]
	        long_flag[3] = 0;
 80004f6:	4b0e      	ldr	r3, [pc, #56]	; (8000530 <toggleButton3+0x74>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	60da      	str	r2, [r3, #12]
	    }

	    KeyReg0[3] = NORMAL_STATE;
 80004fc:	4b06      	ldr	r3, [pc, #24]	; (8000518 <toggleButton3+0x5c>)
 80004fe:	2201      	movs	r2, #1
 8000500:	60da      	str	r2, [r3, #12]
	    KeyReg1[3] = NORMAL_STATE;
 8000502:	4b06      	ldr	r3, [pc, #24]	; (800051c <toggleButton3+0x60>)
 8000504:	2201      	movs	r2, #1
 8000506:	60da      	str	r2, [r3, #12]
	    KeyReg2[3] = NORMAL_STATE;
 8000508:	4b05      	ldr	r3, [pc, #20]	; (8000520 <toggleButton3+0x64>)
 800050a:	2201      	movs	r2, #1
 800050c:	60da      	str	r2, [r3, #12]

	    KeyReg3[3] = NORMAL_STATE;
 800050e:	4b05      	ldr	r3, [pc, #20]	; (8000524 <toggleButton3+0x68>)
 8000510:	2201      	movs	r2, #1
 8000512:	60da      	str	r2, [r3, #12]
}
 8000514:	bf00      	nop
 8000516:	bd80      	pop	{r7, pc}
 8000518:	20000000 	.word	0x20000000
 800051c:	20000010 	.word	0x20000010
 8000520:	20000020 	.word	0x20000020
 8000524:	20000030 	.word	0x20000030
 8000528:	20000078 	.word	0x20000078
 800052c:	20000128 	.word	0x20000128
 8000530:	20000118 	.word	0x20000118

08000534 <display7SEG>:
 *      Author: hanh
 */

#include "display7SEG.h"

void display7SEG(int num){
 8000534:	b580      	push	{r7, lr}
 8000536:	b086      	sub	sp, #24
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  	char led7seg[10] = {0xC0, 0xF9, 0xA4, 0xB0, 0x99, 0x92, 0x82, 0xF8, 0x80, 0x90};
 800053c:	4a14      	ldr	r2, [pc, #80]	; (8000590 <display7SEG+0x5c>)
 800053e:	f107 0308 	add.w	r3, r7, #8
 8000542:	ca07      	ldmia	r2, {r0, r1, r2}
 8000544:	c303      	stmia	r3!, {r0, r1}
 8000546:	801a      	strh	r2, [r3, #0]
  	for (int i=0; i < 7; i++){
 8000548:	2300      	movs	r3, #0
 800054a:	617b      	str	r3, [r7, #20]
 800054c:	e018      	b.n	8000580 <display7SEG+0x4c>
  		HAL_GPIO_WritePin(GPIOB, SEG0_Pin<<i, (led7seg[num]>>i) & 1);
 800054e:	2210      	movs	r2, #16
 8000550:	697b      	ldr	r3, [r7, #20]
 8000552:	fa02 f303 	lsl.w	r3, r2, r3
 8000556:	b299      	uxth	r1, r3
 8000558:	f107 0208 	add.w	r2, r7, #8
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	4413      	add	r3, r2
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	461a      	mov	r2, r3
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	fa42 f303 	asr.w	r3, r2, r3
 800056a:	b2db      	uxtb	r3, r3
 800056c:	f003 0301 	and.w	r3, r3, #1
 8000570:	b2db      	uxtb	r3, r3
 8000572:	461a      	mov	r2, r3
 8000574:	4807      	ldr	r0, [pc, #28]	; (8000594 <display7SEG+0x60>)
 8000576:	f002 f834 	bl	80025e2 <HAL_GPIO_WritePin>
  	for (int i=0; i < 7; i++){
 800057a:	697b      	ldr	r3, [r7, #20]
 800057c:	3301      	adds	r3, #1
 800057e:	617b      	str	r3, [r7, #20]
 8000580:	697b      	ldr	r3, [r7, #20]
 8000582:	2b06      	cmp	r3, #6
 8000584:	dde3      	ble.n	800054e <display7SEG+0x1a>
  	}
}
 8000586:	bf00      	nop
 8000588:	bf00      	nop
 800058a:	3718      	adds	r7, #24
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	08004148 	.word	0x08004148
 8000594:	40010c00 	.word	0x40010c00

08000598 <update7SEG>:

const int MAX_LED = 4;
int index_led = 0;
int led_buffer[4] = {1, 2, 3, 4};
void update7SEG(int index){
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
	display7SEG(led_buffer[index]);
 80005a0:	4a3d      	ldr	r2, [pc, #244]	; (8000698 <update7SEG+0x100>)
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005a8:	4618      	mov	r0, r3
 80005aa:	f7ff ffc3 	bl	8000534 <display7SEG>
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2b03      	cmp	r3, #3
 80005b2:	d86b      	bhi.n	800068c <update7SEG+0xf4>
 80005b4:	a201      	add	r2, pc, #4	; (adr r2, 80005bc <update7SEG+0x24>)
 80005b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005ba:	bf00      	nop
 80005bc:	080005cd 	.word	0x080005cd
 80005c0:	080005fd 	.word	0x080005fd
 80005c4:	0800062d 	.word	0x0800062d
 80005c8:	0800065d 	.word	0x0800065d
	switch(index){
		case 0:
			// Display the first 7 SEG with led_buffer [0]
			index_led = 1;
 80005cc:	4b33      	ldr	r3, [pc, #204]	; (800069c <update7SEG+0x104>)
 80005ce:	2201      	movs	r2, #1
 80005d0:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 80005d2:	2200      	movs	r2, #0
 80005d4:	2110      	movs	r1, #16
 80005d6:	4832      	ldr	r0, [pc, #200]	; (80006a0 <update7SEG+0x108>)
 80005d8:	f002 f803 	bl	80025e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80005dc:	2201      	movs	r2, #1
 80005de:	2120      	movs	r1, #32
 80005e0:	482f      	ldr	r0, [pc, #188]	; (80006a0 <update7SEG+0x108>)
 80005e2:	f001 fffe 	bl	80025e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80005e6:	2201      	movs	r2, #1
 80005e8:	2140      	movs	r1, #64	; 0x40
 80005ea:	482d      	ldr	r0, [pc, #180]	; (80006a0 <update7SEG+0x108>)
 80005ec:	f001 fff9 	bl	80025e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80005f0:	2201      	movs	r2, #1
 80005f2:	2180      	movs	r1, #128	; 0x80
 80005f4:	482a      	ldr	r0, [pc, #168]	; (80006a0 <update7SEG+0x108>)
 80005f6:	f001 fff4 	bl	80025e2 <HAL_GPIO_WritePin>
			break;
 80005fa:	e048      	b.n	800068e <update7SEG+0xf6>
		case 1:
			// Display the second 7 SEG with led_buffer [1]
			index_led = 2;
 80005fc:	4b27      	ldr	r3, [pc, #156]	; (800069c <update7SEG+0x104>)
 80005fe:	2202      	movs	r2, #2
 8000600:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000602:	2201      	movs	r2, #1
 8000604:	2110      	movs	r1, #16
 8000606:	4826      	ldr	r0, [pc, #152]	; (80006a0 <update7SEG+0x108>)
 8000608:	f001 ffeb 	bl	80025e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800060c:	2200      	movs	r2, #0
 800060e:	2120      	movs	r1, #32
 8000610:	4823      	ldr	r0, [pc, #140]	; (80006a0 <update7SEG+0x108>)
 8000612:	f001 ffe6 	bl	80025e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000616:	2201      	movs	r2, #1
 8000618:	2140      	movs	r1, #64	; 0x40
 800061a:	4821      	ldr	r0, [pc, #132]	; (80006a0 <update7SEG+0x108>)
 800061c:	f001 ffe1 	bl	80025e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000620:	2201      	movs	r2, #1
 8000622:	2180      	movs	r1, #128	; 0x80
 8000624:	481e      	ldr	r0, [pc, #120]	; (80006a0 <update7SEG+0x108>)
 8000626:	f001 ffdc 	bl	80025e2 <HAL_GPIO_WritePin>
			break;
 800062a:	e030      	b.n	800068e <update7SEG+0xf6>
		case 2:
			// Display the third 7 SEG with led_buffer [2]
			index_led = 3;
 800062c:	4b1b      	ldr	r3, [pc, #108]	; (800069c <update7SEG+0x104>)
 800062e:	2203      	movs	r2, #3
 8000630:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000632:	2201      	movs	r2, #1
 8000634:	2110      	movs	r1, #16
 8000636:	481a      	ldr	r0, [pc, #104]	; (80006a0 <update7SEG+0x108>)
 8000638:	f001 ffd3 	bl	80025e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800063c:	2201      	movs	r2, #1
 800063e:	2120      	movs	r1, #32
 8000640:	4817      	ldr	r0, [pc, #92]	; (80006a0 <update7SEG+0x108>)
 8000642:	f001 ffce 	bl	80025e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	2140      	movs	r1, #64	; 0x40
 800064a:	4815      	ldr	r0, [pc, #84]	; (80006a0 <update7SEG+0x108>)
 800064c:	f001 ffc9 	bl	80025e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000650:	2201      	movs	r2, #1
 8000652:	2180      	movs	r1, #128	; 0x80
 8000654:	4812      	ldr	r0, [pc, #72]	; (80006a0 <update7SEG+0x108>)
 8000656:	f001 ffc4 	bl	80025e2 <HAL_GPIO_WritePin>
			break;
 800065a:	e018      	b.n	800068e <update7SEG+0xf6>
		case 3:
			// Display the forth 7 SEG with led_buffer [3]
			index_led = 0;
 800065c:	4b0f      	ldr	r3, [pc, #60]	; (800069c <update7SEG+0x104>)
 800065e:	2200      	movs	r2, #0
 8000660:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000662:	2201      	movs	r2, #1
 8000664:	2110      	movs	r1, #16
 8000666:	480e      	ldr	r0, [pc, #56]	; (80006a0 <update7SEG+0x108>)
 8000668:	f001 ffbb 	bl	80025e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800066c:	2201      	movs	r2, #1
 800066e:	2120      	movs	r1, #32
 8000670:	480b      	ldr	r0, [pc, #44]	; (80006a0 <update7SEG+0x108>)
 8000672:	f001 ffb6 	bl	80025e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000676:	2201      	movs	r2, #1
 8000678:	2140      	movs	r1, #64	; 0x40
 800067a:	4809      	ldr	r0, [pc, #36]	; (80006a0 <update7SEG+0x108>)
 800067c:	f001 ffb1 	bl	80025e2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000680:	2200      	movs	r2, #0
 8000682:	2180      	movs	r1, #128	; 0x80
 8000684:	4806      	ldr	r0, [pc, #24]	; (80006a0 <update7SEG+0x108>)
 8000686:	f001 ffac 	bl	80025e2 <HAL_GPIO_WritePin>
			break;
 800068a:	e000      	b.n	800068e <update7SEG+0xf6>
		default:
			break;
 800068c:	bf00      	nop
	}
}
 800068e:	bf00      	nop
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	20000040 	.word	0x20000040
 800069c:	20000138 	.word	0x20000138
 80006a0:	40010800 	.word	0x40010800

080006a4 <updateLedBufferMode1>:

int counter1 = 1, counter2 = 1;
void updateLedBufferMode1(){
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
	// 2 7-SEG LED Landscape
	/* Turn on RED-Landscape (count down from RED -> 0) */
	if (counter1 <= RED){
 80006a8:	4b9b      	ldr	r3, [pc, #620]	; (8000918 <updateLedBufferMode1+0x274>)
 80006aa:	681a      	ldr	r2, [r3, #0]
 80006ac:	4b9b      	ldr	r3, [pc, #620]	; (800091c <updateLedBufferMode1+0x278>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	429a      	cmp	r2, r3
 80006b2:	dc21      	bgt.n	80006f8 <updateLedBufferMode1+0x54>
		led_buffer[0] = (RED - counter1 + 1) / 10;
 80006b4:	4b99      	ldr	r3, [pc, #612]	; (800091c <updateLedBufferMode1+0x278>)
 80006b6:	681a      	ldr	r2, [r3, #0]
 80006b8:	4b97      	ldr	r3, [pc, #604]	; (8000918 <updateLedBufferMode1+0x274>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	1ad3      	subs	r3, r2, r3
 80006be:	3301      	adds	r3, #1
 80006c0:	4a97      	ldr	r2, [pc, #604]	; (8000920 <updateLedBufferMode1+0x27c>)
 80006c2:	fb82 1203 	smull	r1, r2, r2, r3
 80006c6:	1092      	asrs	r2, r2, #2
 80006c8:	17db      	asrs	r3, r3, #31
 80006ca:	1ad3      	subs	r3, r2, r3
 80006cc:	4a95      	ldr	r2, [pc, #596]	; (8000924 <updateLedBufferMode1+0x280>)
 80006ce:	6013      	str	r3, [r2, #0]
		led_buffer[1] = (RED - counter1 + 1) % 10;
 80006d0:	4b92      	ldr	r3, [pc, #584]	; (800091c <updateLedBufferMode1+0x278>)
 80006d2:	681a      	ldr	r2, [r3, #0]
 80006d4:	4b90      	ldr	r3, [pc, #576]	; (8000918 <updateLedBufferMode1+0x274>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	1ad3      	subs	r3, r2, r3
 80006da:	1c59      	adds	r1, r3, #1
 80006dc:	4b90      	ldr	r3, [pc, #576]	; (8000920 <updateLedBufferMode1+0x27c>)
 80006de:	fb83 2301 	smull	r2, r3, r3, r1
 80006e2:	109a      	asrs	r2, r3, #2
 80006e4:	17cb      	asrs	r3, r1, #31
 80006e6:	1ad2      	subs	r2, r2, r3
 80006e8:	4613      	mov	r3, r2
 80006ea:	009b      	lsls	r3, r3, #2
 80006ec:	4413      	add	r3, r2
 80006ee:	005b      	lsls	r3, r3, #1
 80006f0:	1aca      	subs	r2, r1, r3
 80006f2:	4b8c      	ldr	r3, [pc, #560]	; (8000924 <updateLedBufferMode1+0x280>)
 80006f4:	605a      	str	r2, [r3, #4]
 80006f6:	e05d      	b.n	80007b4 <updateLedBufferMode1+0x110>
	}
	/* Turn on GREEN-Landscape (count down from GREEN -> 0) */
	else if (counter1 <= (RED + GREEN)){
 80006f8:	4b88      	ldr	r3, [pc, #544]	; (800091c <updateLedBufferMode1+0x278>)
 80006fa:	681a      	ldr	r2, [r3, #0]
 80006fc:	4b8a      	ldr	r3, [pc, #552]	; (8000928 <updateLedBufferMode1+0x284>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	441a      	add	r2, r3
 8000702:	4b85      	ldr	r3, [pc, #532]	; (8000918 <updateLedBufferMode1+0x274>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	429a      	cmp	r2, r3
 8000708:	db27      	blt.n	800075a <updateLedBufferMode1+0xb6>
		led_buffer[0] = (RED + GREEN - counter1 + 1) / 10;
 800070a:	4b84      	ldr	r3, [pc, #528]	; (800091c <updateLedBufferMode1+0x278>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4b86      	ldr	r3, [pc, #536]	; (8000928 <updateLedBufferMode1+0x284>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	441a      	add	r2, r3
 8000714:	4b80      	ldr	r3, [pc, #512]	; (8000918 <updateLedBufferMode1+0x274>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	1ad3      	subs	r3, r2, r3
 800071a:	3301      	adds	r3, #1
 800071c:	4a80      	ldr	r2, [pc, #512]	; (8000920 <updateLedBufferMode1+0x27c>)
 800071e:	fb82 1203 	smull	r1, r2, r2, r3
 8000722:	1092      	asrs	r2, r2, #2
 8000724:	17db      	asrs	r3, r3, #31
 8000726:	1ad3      	subs	r3, r2, r3
 8000728:	4a7e      	ldr	r2, [pc, #504]	; (8000924 <updateLedBufferMode1+0x280>)
 800072a:	6013      	str	r3, [r2, #0]
		led_buffer[1] = (RED + GREEN - counter1 + 1) % 10;
 800072c:	4b7b      	ldr	r3, [pc, #492]	; (800091c <updateLedBufferMode1+0x278>)
 800072e:	681a      	ldr	r2, [r3, #0]
 8000730:	4b7d      	ldr	r3, [pc, #500]	; (8000928 <updateLedBufferMode1+0x284>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	441a      	add	r2, r3
 8000736:	4b78      	ldr	r3, [pc, #480]	; (8000918 <updateLedBufferMode1+0x274>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	1ad3      	subs	r3, r2, r3
 800073c:	1c59      	adds	r1, r3, #1
 800073e:	4b78      	ldr	r3, [pc, #480]	; (8000920 <updateLedBufferMode1+0x27c>)
 8000740:	fb83 2301 	smull	r2, r3, r3, r1
 8000744:	109a      	asrs	r2, r3, #2
 8000746:	17cb      	asrs	r3, r1, #31
 8000748:	1ad2      	subs	r2, r2, r3
 800074a:	4613      	mov	r3, r2
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	4413      	add	r3, r2
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	1aca      	subs	r2, r1, r3
 8000754:	4b73      	ldr	r3, [pc, #460]	; (8000924 <updateLedBufferMode1+0x280>)
 8000756:	605a      	str	r2, [r3, #4]
 8000758:	e02c      	b.n	80007b4 <updateLedBufferMode1+0x110>
	}
	/* Turn on AMPER-Landscape (count down from AMPER -> 0) */
	else{
		led_buffer[0] = (RED + GREEN + AMBER - counter1 + 1) / 10;
 800075a:	4b70      	ldr	r3, [pc, #448]	; (800091c <updateLedBufferMode1+0x278>)
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	4b72      	ldr	r3, [pc, #456]	; (8000928 <updateLedBufferMode1+0x284>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	441a      	add	r2, r3
 8000764:	4b71      	ldr	r3, [pc, #452]	; (800092c <updateLedBufferMode1+0x288>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	441a      	add	r2, r3
 800076a:	4b6b      	ldr	r3, [pc, #428]	; (8000918 <updateLedBufferMode1+0x274>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	1ad3      	subs	r3, r2, r3
 8000770:	3301      	adds	r3, #1
 8000772:	4a6b      	ldr	r2, [pc, #428]	; (8000920 <updateLedBufferMode1+0x27c>)
 8000774:	fb82 1203 	smull	r1, r2, r2, r3
 8000778:	1092      	asrs	r2, r2, #2
 800077a:	17db      	asrs	r3, r3, #31
 800077c:	1ad3      	subs	r3, r2, r3
 800077e:	4a69      	ldr	r2, [pc, #420]	; (8000924 <updateLedBufferMode1+0x280>)
 8000780:	6013      	str	r3, [r2, #0]
		led_buffer[1] = (RED + GREEN + AMBER - counter1 + 1) % 10;
 8000782:	4b66      	ldr	r3, [pc, #408]	; (800091c <updateLedBufferMode1+0x278>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	4b68      	ldr	r3, [pc, #416]	; (8000928 <updateLedBufferMode1+0x284>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	441a      	add	r2, r3
 800078c:	4b67      	ldr	r3, [pc, #412]	; (800092c <updateLedBufferMode1+0x288>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	441a      	add	r2, r3
 8000792:	4b61      	ldr	r3, [pc, #388]	; (8000918 <updateLedBufferMode1+0x274>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	1ad3      	subs	r3, r2, r3
 8000798:	1c59      	adds	r1, r3, #1
 800079a:	4b61      	ldr	r3, [pc, #388]	; (8000920 <updateLedBufferMode1+0x27c>)
 800079c:	fb83 2301 	smull	r2, r3, r3, r1
 80007a0:	109a      	asrs	r2, r3, #2
 80007a2:	17cb      	asrs	r3, r1, #31
 80007a4:	1ad2      	subs	r2, r2, r3
 80007a6:	4613      	mov	r3, r2
 80007a8:	009b      	lsls	r3, r3, #2
 80007aa:	4413      	add	r3, r2
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	1aca      	subs	r2, r1, r3
 80007b0:	4b5c      	ldr	r3, [pc, #368]	; (8000924 <updateLedBufferMode1+0x280>)
 80007b2:	605a      	str	r2, [r3, #4]
	}
	counter1++;
 80007b4:	4b58      	ldr	r3, [pc, #352]	; (8000918 <updateLedBufferMode1+0x274>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	3301      	adds	r3, #1
 80007ba:	4a57      	ldr	r2, [pc, #348]	; (8000918 <updateLedBufferMode1+0x274>)
 80007bc:	6013      	str	r3, [r2, #0]
	/* Return to turn on RED-Landscape */
	if (counter1 > RED + AMBER + GREEN) counter1 = 1;
 80007be:	4b57      	ldr	r3, [pc, #348]	; (800091c <updateLedBufferMode1+0x278>)
 80007c0:	681a      	ldr	r2, [r3, #0]
 80007c2:	4b5a      	ldr	r3, [pc, #360]	; (800092c <updateLedBufferMode1+0x288>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	441a      	add	r2, r3
 80007c8:	4b57      	ldr	r3, [pc, #348]	; (8000928 <updateLedBufferMode1+0x284>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	441a      	add	r2, r3
 80007ce:	4b52      	ldr	r3, [pc, #328]	; (8000918 <updateLedBufferMode1+0x274>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	da02      	bge.n	80007dc <updateLedBufferMode1+0x138>
 80007d6:	4b50      	ldr	r3, [pc, #320]	; (8000918 <updateLedBufferMode1+0x274>)
 80007d8:	2201      	movs	r2, #1
 80007da:	601a      	str	r2, [r3, #0]


	// 2 7-SEG LED Portrait
	/* Turn on GREEN-Portrait (count down from GREEN -> 0) */
	if (counter2 <= GREEN){
 80007dc:	4b54      	ldr	r3, [pc, #336]	; (8000930 <updateLedBufferMode1+0x28c>)
 80007de:	681a      	ldr	r2, [r3, #0]
 80007e0:	4b51      	ldr	r3, [pc, #324]	; (8000928 <updateLedBufferMode1+0x284>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	429a      	cmp	r2, r3
 80007e6:	dc21      	bgt.n	800082c <updateLedBufferMode1+0x188>
		led_buffer[2] = (GREEN - counter2 + 1) / 10;
 80007e8:	4b4f      	ldr	r3, [pc, #316]	; (8000928 <updateLedBufferMode1+0x284>)
 80007ea:	681a      	ldr	r2, [r3, #0]
 80007ec:	4b50      	ldr	r3, [pc, #320]	; (8000930 <updateLedBufferMode1+0x28c>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	1ad3      	subs	r3, r2, r3
 80007f2:	3301      	adds	r3, #1
 80007f4:	4a4a      	ldr	r2, [pc, #296]	; (8000920 <updateLedBufferMode1+0x27c>)
 80007f6:	fb82 1203 	smull	r1, r2, r2, r3
 80007fa:	1092      	asrs	r2, r2, #2
 80007fc:	17db      	asrs	r3, r3, #31
 80007fe:	1ad3      	subs	r3, r2, r3
 8000800:	4a48      	ldr	r2, [pc, #288]	; (8000924 <updateLedBufferMode1+0x280>)
 8000802:	6093      	str	r3, [r2, #8]
		led_buffer[3] = (GREEN - counter2 + 1) % 10;
 8000804:	4b48      	ldr	r3, [pc, #288]	; (8000928 <updateLedBufferMode1+0x284>)
 8000806:	681a      	ldr	r2, [r3, #0]
 8000808:	4b49      	ldr	r3, [pc, #292]	; (8000930 <updateLedBufferMode1+0x28c>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	1ad3      	subs	r3, r2, r3
 800080e:	1c59      	adds	r1, r3, #1
 8000810:	4b43      	ldr	r3, [pc, #268]	; (8000920 <updateLedBufferMode1+0x27c>)
 8000812:	fb83 2301 	smull	r2, r3, r3, r1
 8000816:	109a      	asrs	r2, r3, #2
 8000818:	17cb      	asrs	r3, r1, #31
 800081a:	1ad2      	subs	r2, r2, r3
 800081c:	4613      	mov	r3, r2
 800081e:	009b      	lsls	r3, r3, #2
 8000820:	4413      	add	r3, r2
 8000822:	005b      	lsls	r3, r3, #1
 8000824:	1aca      	subs	r2, r1, r3
 8000826:	4b3f      	ldr	r3, [pc, #252]	; (8000924 <updateLedBufferMode1+0x280>)
 8000828:	60da      	str	r2, [r3, #12]
 800082a:	e05d      	b.n	80008e8 <updateLedBufferMode1+0x244>
	}
	/* Turn on AMPER-Portrait (count down from AMPER -> 0) */
	else if (counter2 <= (AMBER + GREEN)){
 800082c:	4b3f      	ldr	r3, [pc, #252]	; (800092c <updateLedBufferMode1+0x288>)
 800082e:	681a      	ldr	r2, [r3, #0]
 8000830:	4b3d      	ldr	r3, [pc, #244]	; (8000928 <updateLedBufferMode1+0x284>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	441a      	add	r2, r3
 8000836:	4b3e      	ldr	r3, [pc, #248]	; (8000930 <updateLedBufferMode1+0x28c>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	429a      	cmp	r2, r3
 800083c:	db27      	blt.n	800088e <updateLedBufferMode1+0x1ea>
		led_buffer[2] = (AMBER + GREEN - counter2 + 1) / 10;
 800083e:	4b3b      	ldr	r3, [pc, #236]	; (800092c <updateLedBufferMode1+0x288>)
 8000840:	681a      	ldr	r2, [r3, #0]
 8000842:	4b39      	ldr	r3, [pc, #228]	; (8000928 <updateLedBufferMode1+0x284>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	441a      	add	r2, r3
 8000848:	4b39      	ldr	r3, [pc, #228]	; (8000930 <updateLedBufferMode1+0x28c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	1ad3      	subs	r3, r2, r3
 800084e:	3301      	adds	r3, #1
 8000850:	4a33      	ldr	r2, [pc, #204]	; (8000920 <updateLedBufferMode1+0x27c>)
 8000852:	fb82 1203 	smull	r1, r2, r2, r3
 8000856:	1092      	asrs	r2, r2, #2
 8000858:	17db      	asrs	r3, r3, #31
 800085a:	1ad3      	subs	r3, r2, r3
 800085c:	4a31      	ldr	r2, [pc, #196]	; (8000924 <updateLedBufferMode1+0x280>)
 800085e:	6093      	str	r3, [r2, #8]
		led_buffer[3] = (AMBER + GREEN - counter2 + 1) % 10;
 8000860:	4b32      	ldr	r3, [pc, #200]	; (800092c <updateLedBufferMode1+0x288>)
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	4b30      	ldr	r3, [pc, #192]	; (8000928 <updateLedBufferMode1+0x284>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	441a      	add	r2, r3
 800086a:	4b31      	ldr	r3, [pc, #196]	; (8000930 <updateLedBufferMode1+0x28c>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	1ad3      	subs	r3, r2, r3
 8000870:	1c59      	adds	r1, r3, #1
 8000872:	4b2b      	ldr	r3, [pc, #172]	; (8000920 <updateLedBufferMode1+0x27c>)
 8000874:	fb83 2301 	smull	r2, r3, r3, r1
 8000878:	109a      	asrs	r2, r3, #2
 800087a:	17cb      	asrs	r3, r1, #31
 800087c:	1ad2      	subs	r2, r2, r3
 800087e:	4613      	mov	r3, r2
 8000880:	009b      	lsls	r3, r3, #2
 8000882:	4413      	add	r3, r2
 8000884:	005b      	lsls	r3, r3, #1
 8000886:	1aca      	subs	r2, r1, r3
 8000888:	4b26      	ldr	r3, [pc, #152]	; (8000924 <updateLedBufferMode1+0x280>)
 800088a:	60da      	str	r2, [r3, #12]
 800088c:	e02c      	b.n	80008e8 <updateLedBufferMode1+0x244>
	}
	/* Turn on RED-Portrait (count down from RED -> 0) */
	else {
		led_buffer[2] = (RED + GREEN + AMBER - counter2 + 1) / 10;
 800088e:	4b23      	ldr	r3, [pc, #140]	; (800091c <updateLedBufferMode1+0x278>)
 8000890:	681a      	ldr	r2, [r3, #0]
 8000892:	4b25      	ldr	r3, [pc, #148]	; (8000928 <updateLedBufferMode1+0x284>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	441a      	add	r2, r3
 8000898:	4b24      	ldr	r3, [pc, #144]	; (800092c <updateLedBufferMode1+0x288>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	441a      	add	r2, r3
 800089e:	4b24      	ldr	r3, [pc, #144]	; (8000930 <updateLedBufferMode1+0x28c>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	1ad3      	subs	r3, r2, r3
 80008a4:	3301      	adds	r3, #1
 80008a6:	4a1e      	ldr	r2, [pc, #120]	; (8000920 <updateLedBufferMode1+0x27c>)
 80008a8:	fb82 1203 	smull	r1, r2, r2, r3
 80008ac:	1092      	asrs	r2, r2, #2
 80008ae:	17db      	asrs	r3, r3, #31
 80008b0:	1ad3      	subs	r3, r2, r3
 80008b2:	4a1c      	ldr	r2, [pc, #112]	; (8000924 <updateLedBufferMode1+0x280>)
 80008b4:	6093      	str	r3, [r2, #8]
		led_buffer[3] = (RED + GREEN + AMBER - counter2 + 1) % 10;
 80008b6:	4b19      	ldr	r3, [pc, #100]	; (800091c <updateLedBufferMode1+0x278>)
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	4b1b      	ldr	r3, [pc, #108]	; (8000928 <updateLedBufferMode1+0x284>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	441a      	add	r2, r3
 80008c0:	4b1a      	ldr	r3, [pc, #104]	; (800092c <updateLedBufferMode1+0x288>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	441a      	add	r2, r3
 80008c6:	4b1a      	ldr	r3, [pc, #104]	; (8000930 <updateLedBufferMode1+0x28c>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	1ad3      	subs	r3, r2, r3
 80008cc:	1c59      	adds	r1, r3, #1
 80008ce:	4b14      	ldr	r3, [pc, #80]	; (8000920 <updateLedBufferMode1+0x27c>)
 80008d0:	fb83 2301 	smull	r2, r3, r3, r1
 80008d4:	109a      	asrs	r2, r3, #2
 80008d6:	17cb      	asrs	r3, r1, #31
 80008d8:	1ad2      	subs	r2, r2, r3
 80008da:	4613      	mov	r3, r2
 80008dc:	009b      	lsls	r3, r3, #2
 80008de:	4413      	add	r3, r2
 80008e0:	005b      	lsls	r3, r3, #1
 80008e2:	1aca      	subs	r2, r1, r3
 80008e4:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <updateLedBufferMode1+0x280>)
 80008e6:	60da      	str	r2, [r3, #12]
	}
	counter2++;
 80008e8:	4b11      	ldr	r3, [pc, #68]	; (8000930 <updateLedBufferMode1+0x28c>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	3301      	adds	r3, #1
 80008ee:	4a10      	ldr	r2, [pc, #64]	; (8000930 <updateLedBufferMode1+0x28c>)
 80008f0:	6013      	str	r3, [r2, #0]
	/* Return to turn on GREEN-Portrait */
	if (counter2 > RED + AMBER + GREEN) counter2 = 1;
 80008f2:	4b0a      	ldr	r3, [pc, #40]	; (800091c <updateLedBufferMode1+0x278>)
 80008f4:	681a      	ldr	r2, [r3, #0]
 80008f6:	4b0d      	ldr	r3, [pc, #52]	; (800092c <updateLedBufferMode1+0x288>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	441a      	add	r2, r3
 80008fc:	4b0a      	ldr	r3, [pc, #40]	; (8000928 <updateLedBufferMode1+0x284>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	441a      	add	r2, r3
 8000902:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <updateLedBufferMode1+0x28c>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	429a      	cmp	r2, r3
 8000908:	da02      	bge.n	8000910 <updateLedBufferMode1+0x26c>
 800090a:	4b09      	ldr	r3, [pc, #36]	; (8000930 <updateLedBufferMode1+0x28c>)
 800090c:	2201      	movs	r2, #1
 800090e:	601a      	str	r2, [r3, #0]
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr
 8000918:	20000050 	.word	0x20000050
 800091c:	20000060 	.word	0x20000060
 8000920:	66666667 	.word	0x66666667
 8000924:	20000040 	.word	0x20000040
 8000928:	20000068 	.word	0x20000068
 800092c:	20000064 	.word	0x20000064
 8000930:	20000054 	.word	0x20000054

08000934 <fsm_perdes>:
bool preper = false;
int timeperdes = 3;
int timepre = 1;


void fsm_perdes() {
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
    // Khi ngi dng nhn nt i b
    if (isButtonPressed(3)) {
 8000938:	2003      	movs	r0, #3
 800093a:	f7ff fc07 	bl	800014c <isButtonPressed>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d013      	beq.n	800096c <fsm_perdes+0x38>
        lcd_clear_display();  // XA TRC
 8000944:	f000 fdb3 	bl	80014ae <lcd_clear_display>
        lcd_goto_XY(0, 0);
 8000948:	2100      	movs	r1, #0
 800094a:	2000      	movs	r0, #0
 800094c:	f000 fdb6 	bl	80014bc <lcd_goto_XY>
        lcd_send_string(" PERDESTRIAN ");
 8000950:	4836      	ldr	r0, [pc, #216]	; (8000a2c <fsm_perdes+0xf8>)
 8000952:	f000 fd97 	bl	8001484 <lcd_send_string>
        preper = true;
 8000956:	4b36      	ldr	r3, [pc, #216]	; (8000a30 <fsm_perdes+0xfc>)
 8000958:	2201      	movs	r2, #1
 800095a:	701a      	strb	r2, [r3, #0]
        timepre = 1;
 800095c:	4b35      	ldr	r3, [pc, #212]	; (8000a34 <fsm_perdes+0x100>)
 800095e:	2201      	movs	r2, #1
 8000960:	601a      	str	r2, [r3, #0]
        setTimer(4, 1000);
 8000962:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000966:	2004      	movs	r0, #4
 8000968:	f001 f96c 	bl	8001c44 <setTimer>
    }
    if (preper == true) {
 800096c:	4b30      	ldr	r3, [pc, #192]	; (8000a30 <fsm_perdes+0xfc>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d027      	beq.n	80009c4 <fsm_perdes+0x90>
        if (timer_flag[4] == 1) {
 8000974:	4b30      	ldr	r3, [pc, #192]	; (8000a38 <fsm_perdes+0x104>)
 8000976:	691b      	ldr	r3, [r3, #16]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d123      	bne.n	80009c4 <fsm_perdes+0x90>
            timepre--;
 800097c:	4b2d      	ldr	r3, [pc, #180]	; (8000a34 <fsm_perdes+0x100>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	3b01      	subs	r3, #1
 8000982:	4a2c      	ldr	r2, [pc, #176]	; (8000a34 <fsm_perdes+0x100>)
 8000984:	6013      	str	r3, [r2, #0]
            if (timepre <= 0) {
 8000986:	4b2b      	ldr	r3, [pc, #172]	; (8000a34 <fsm_perdes+0x100>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	2b00      	cmp	r3, #0
 800098c:	dc1a      	bgt.n	80009c4 <fsm_perdes+0x90>
                timeperdes = 3;
 800098e:	4b2b      	ldr	r3, [pc, #172]	; (8000a3c <fsm_perdes+0x108>)
 8000990:	2203      	movs	r2, #3
 8000992:	601a      	str	r2, [r3, #0]
                perdestrian = true;
 8000994:	4b2a      	ldr	r3, [pc, #168]	; (8000a40 <fsm_perdes+0x10c>)
 8000996:	2201      	movs	r2, #1
 8000998:	701a      	strb	r2, [r3, #0]
                preper = false;
 800099a:	4b25      	ldr	r3, [pc, #148]	; (8000a30 <fsm_perdes+0xfc>)
 800099c:	2200      	movs	r2, #0
 800099e:	701a      	strb	r2, [r3, #0]
if(perdestrian){
 80009a0:	4b27      	ldr	r3, [pc, #156]	; (8000a40 <fsm_perdes+0x10c>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d008      	beq.n	80009ba <fsm_perdes+0x86>
	lcd_clear_display();  // XA TRC
 80009a8:	f000 fd81 	bl	80014ae <lcd_clear_display>
	                	  lcd_goto_XY(0, 0);
 80009ac:	2100      	movs	r1, #0
 80009ae:	2000      	movs	r0, #0
 80009b0:	f000 fd84 	bl	80014bc <lcd_goto_XY>
	                	        lcd_send_string(" PERDESTRIAN ON ");
 80009b4:	4823      	ldr	r0, [pc, #140]	; (8000a44 <fsm_perdes+0x110>)
 80009b6:	f000 fd65 	bl	8001484 <lcd_send_string>
}
                setTimer(4, 3000);
 80009ba:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80009be:	2004      	movs	r0, #4
 80009c0:	f001 f940 	bl	8001c44 <setTimer>
            }

        }
    }
    if (perdestrian == true) {
 80009c4:	4b1e      	ldr	r3, [pc, #120]	; (8000a40 <fsm_perdes+0x10c>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d02c      	beq.n	8000a26 <fsm_perdes+0xf2>
        if (timer_flag[4] == 1) {
 80009cc:	4b1a      	ldr	r3, [pc, #104]	; (8000a38 <fsm_perdes+0x104>)
 80009ce:	691b      	ldr	r3, [r3, #16]
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d128      	bne.n	8000a26 <fsm_perdes+0xf2>
            timeperdes--;
 80009d4:	4b19      	ldr	r3, [pc, #100]	; (8000a3c <fsm_perdes+0x108>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	3b01      	subs	r3, #1
 80009da:	4a18      	ldr	r2, [pc, #96]	; (8000a3c <fsm_perdes+0x108>)
 80009dc:	6013      	str	r3, [r2, #0]

                            	        lcd_goto_XY(1, 0);
 80009de:	2100      	movs	r1, #0
 80009e0:	2001      	movs	r0, #1
 80009e2:	f000 fd6b 	bl	80014bc <lcd_goto_XY>
                            	        lcd_send_string("a");
 80009e6:	4818      	ldr	r0, [pc, #96]	; (8000a48 <fsm_perdes+0x114>)
 80009e8:	f000 fd4c 	bl	8001484 <lcd_send_string>
            if (timeperdes <= 0) {
 80009ec:	4b13      	ldr	r3, [pc, #76]	; (8000a3c <fsm_perdes+0x108>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	dc18      	bgt.n	8000a26 <fsm_perdes+0xf2>
                preper = false;
 80009f4:	4b0e      	ldr	r3, [pc, #56]	; (8000a30 <fsm_perdes+0xfc>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	701a      	strb	r2, [r3, #0]
                perdestrian = false;
 80009fa:	4b11      	ldr	r3, [pc, #68]	; (8000a40 <fsm_perdes+0x10c>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	701a      	strb	r2, [r3, #0]
                if(!perdestrian) {
 8000a00:	4b0f      	ldr	r3, [pc, #60]	; (8000a40 <fsm_perdes+0x10c>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	f083 0301 	eor.w	r3, r3, #1
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d008      	beq.n	8000a20 <fsm_perdes+0xec>
                	lcd_clear_display();  // XA TRC
 8000a0e:	f000 fd4e 	bl	80014ae <lcd_clear_display>
                	        lcd_goto_XY(0, 0);
 8000a12:	2100      	movs	r1, #0
 8000a14:	2000      	movs	r0, #0
 8000a16:	f000 fd51 	bl	80014bc <lcd_goto_XY>
                	        lcd_send_string(" PERDESTRIAN OUT ");
 8000a1a:	480c      	ldr	r0, [pc, #48]	; (8000a4c <fsm_perdes+0x118>)
 8000a1c:	f000 fd32 	bl	8001484 <lcd_send_string>
                }
                clearTimer(4);
 8000a20:	2004      	movs	r0, #4
 8000a22:	f001 f92d 	bl	8001c80 <clearTimer>
            }

        }
    }
}
 8000a26:	bf00      	nop
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	08004154 	.word	0x08004154
 8000a30:	20000145 	.word	0x20000145
 8000a34:	2000005c 	.word	0x2000005c
 8000a38:	20000168 	.word	0x20000168
 8000a3c:	20000058 	.word	0x20000058
 8000a40:	20000144 	.word	0x20000144
 8000a44:	08004164 	.word	0x08004164
 8000a48:	08004178 	.word	0x08004178
 8000a4c:	0800417c 	.word	0x0800417c

08000a50 <setRed1>:
void setRed1() {
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BIT1_GPIO_Port, BIT1_Pin, SET);
 8000a54:	2201      	movs	r2, #1
 8000a56:	2120      	movs	r1, #32
 8000a58:	4804      	ldr	r0, [pc, #16]	; (8000a6c <setRed1+0x1c>)
 8000a5a:	f001 fdc2 	bl	80025e2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIT2_GPIO_Port, BIT2_Pin, SET);
 8000a5e:	2201      	movs	r2, #1
 8000a60:	2108      	movs	r1, #8
 8000a62:	4802      	ldr	r0, [pc, #8]	; (8000a6c <setRed1+0x1c>)
 8000a64:	f001 fdbd 	bl	80025e2 <HAL_GPIO_WritePin>
}
 8000a68:	bf00      	nop
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40010c00 	.word	0x40010c00

08000a70 <setGreen1>:

void setGreen1() {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BIT1_GPIO_Port, BIT1_Pin, RESET);
 8000a74:	2200      	movs	r2, #0
 8000a76:	2120      	movs	r1, #32
 8000a78:	4804      	ldr	r0, [pc, #16]	; (8000a8c <setGreen1+0x1c>)
 8000a7a:	f001 fdb2 	bl	80025e2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIT2_GPIO_Port, BIT2_Pin, SET);
 8000a7e:	2201      	movs	r2, #1
 8000a80:	2108      	movs	r1, #8
 8000a82:	4802      	ldr	r0, [pc, #8]	; (8000a8c <setGreen1+0x1c>)
 8000a84:	f001 fdad 	bl	80025e2 <HAL_GPIO_WritePin>
}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40010c00 	.word	0x40010c00

08000a90 <setAmber1>:

void setAmber1() {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BIT1_GPIO_Port, BIT1_Pin, SET);
 8000a94:	2201      	movs	r2, #1
 8000a96:	2120      	movs	r1, #32
 8000a98:	4804      	ldr	r0, [pc, #16]	; (8000aac <setAmber1+0x1c>)
 8000a9a:	f001 fda2 	bl	80025e2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIT2_GPIO_Port, BIT2_Pin, RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2108      	movs	r1, #8
 8000aa2:	4802      	ldr	r0, [pc, #8]	; (8000aac <setAmber1+0x1c>)
 8000aa4:	f001 fd9d 	bl	80025e2 <HAL_GPIO_WritePin>
}
 8000aa8:	bf00      	nop
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	40010c00 	.word	0x40010c00

08000ab0 <setRed2>:
void setRed2() {
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
    //    HAL_GPIO_WritePin(BIT1_GPIO_Port, BIT1_Pin, RESET);
    //    HAL_GPIO_WritePin(BIT2_GPIO_Port, BIT2_Pin, RESET);
}
 8000ab4:	bf00      	nop
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bc80      	pop	{r7}
 8000aba:	4770      	bx	lr

08000abc <setGreen2>:

void setGreen2() {
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
    //    HAL_GPIO_WritePin(BIT1_GPIO_Port, BIT1_Pin, RESET);
    //    HAL_GPIO_WritePin(BIT2_GPIO_Port, BIT2_Pin, SET);
}
 8000ac0:	bf00      	nop
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bc80      	pop	{r7}
 8000ac6:	4770      	bx	lr

08000ac8 <setAmber2>:

void setAmber2() {
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
    //    HAL_GPIO_WritePin(BIT1_GPIO_Port, BIT1_Pin, SET);
    //    HAL_GPIO_WritePin(BIT2_GPIO_Port, BIT2_Pin, RESET);
}
 8000acc:	bf00      	nop
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr

08000ad4 <setNormalLedsForMode1>:

static void setNormalLedsForMode1() {
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
    setRed1();
 8000ad8:	f7ff ffba 	bl	8000a50 <setRed1>

    setGreen2();
 8000adc:	f7ff ffee 	bl	8000abc <setGreen2>
}
 8000ae0:	bf00      	nop
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <enterManualStep>:


static void enterManualStep(int step) {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
    if (step == 1) {
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d10e      	bne.n	8000b10 <enterManualStep+0x2c>
        // Lane1 GREEN
        if (!perdestrian) {
 8000af2:	4b16      	ldr	r3, [pc, #88]	; (8000b4c <enterManualStep+0x68>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	f083 0301 	eor.w	r3, r3, #1
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d002      	beq.n	8000b06 <enterManualStep+0x22>
            setGreen1();
 8000b00:	f7ff ffb6 	bl	8000a70 <setGreen1>
 8000b04:	e001      	b.n	8000b0a <enterManualStep+0x26>
        }
        else {
            setRed1();
 8000b06:	f7ff ffa3 	bl	8000a50 <setRed1>
        }
        // Lane2 RED
        setRed2();
 8000b0a:	f7ff ffd1 	bl	8000ab0 <setRed2>
        // Both AMBER (steady)
        setAmber1();

        setAmber2();
    }
}
 8000b0e:	e018      	b.n	8000b42 <enterManualStep+0x5e>
    else if (step == 2) {
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2b02      	cmp	r3, #2
 8000b14:	d10e      	bne.n	8000b34 <enterManualStep+0x50>
        setRed1();
 8000b16:	f7ff ff9b 	bl	8000a50 <setRed1>
        if (!perdestrian) {
 8000b1a:	4b0c      	ldr	r3, [pc, #48]	; (8000b4c <enterManualStep+0x68>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	f083 0301 	eor.w	r3, r3, #1
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d002      	beq.n	8000b2e <enterManualStep+0x4a>
            setGreen2();
 8000b28:	f7ff ffc8 	bl	8000abc <setGreen2>
}
 8000b2c:	e009      	b.n	8000b42 <enterManualStep+0x5e>
            setRed2();
 8000b2e:	f7ff ffbf 	bl	8000ab0 <setRed2>
}
 8000b32:	e006      	b.n	8000b42 <enterManualStep+0x5e>
    else if (step == 3) {
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2b03      	cmp	r3, #3
 8000b38:	d103      	bne.n	8000b42 <enterManualStep+0x5e>
        setAmber1();
 8000b3a:	f7ff ffa9 	bl	8000a90 <setAmber1>
        setAmber2();
 8000b3e:	f7ff ffc3 	bl	8000ac8 <setAmber2>
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	20000144 	.word	0x20000144

08000b50 <fsm_traffic_light>:
    setRed1();

    setGreen2();
}

void fsm_traffic_light() {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0

    switch (status) {
 8000b54:	4bb2      	ldr	r3, [pc, #712]	; (8000e20 <fsm_traffic_light+0x2d0>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	2b32      	cmp	r3, #50	; 0x32
 8000b5a:	f200 83e1 	bhi.w	8001320 <fsm_traffic_light+0x7d0>
 8000b5e:	a201      	add	r2, pc, #4	; (adr r2, 8000b64 <fsm_traffic_light+0x14>)
 8000b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b64:	08000c31 	.word	0x08000c31
 8000b68:	08000c3d 	.word	0x08000c3d
 8000b6c:	08000fd9 	.word	0x08000fd9
 8000b70:	080010f1 	.word	0x080010f1
 8000b74:	08001203 	.word	0x08001203
 8000b78:	08001321 	.word	0x08001321
 8000b7c:	08001321 	.word	0x08001321
 8000b80:	08001321 	.word	0x08001321
 8000b84:	08001321 	.word	0x08001321
 8000b88:	08001321 	.word	0x08001321
 8000b8c:	08001321 	.word	0x08001321
 8000b90:	08000c97 	.word	0x08000c97
 8000b94:	08000d33 	.word	0x08000d33
 8000b98:	08000dc7 	.word	0x08000dc7
 8000b9c:	08000ebf 	.word	0x08000ebf
 8000ba0:	08001321 	.word	0x08001321
 8000ba4:	08001321 	.word	0x08001321
 8000ba8:	08001321 	.word	0x08001321
 8000bac:	08001321 	.word	0x08001321
 8000bb0:	08001321 	.word	0x08001321
 8000bb4:	08001321 	.word	0x08001321
 8000bb8:	08001017 	.word	0x08001017
 8000bbc:	0800108f 	.word	0x0800108f
 8000bc0:	08001321 	.word	0x08001321
 8000bc4:	08001321 	.word	0x08001321
 8000bc8:	08001321 	.word	0x08001321
 8000bcc:	08001321 	.word	0x08001321
 8000bd0:	08001321 	.word	0x08001321
 8000bd4:	08001321 	.word	0x08001321
 8000bd8:	08001321 	.word	0x08001321
 8000bdc:	08001321 	.word	0x08001321
 8000be0:	08001145 	.word	0x08001145
 8000be4:	080011a7 	.word	0x080011a7
 8000be8:	08001321 	.word	0x08001321
 8000bec:	08001321 	.word	0x08001321
 8000bf0:	08001321 	.word	0x08001321
 8000bf4:	08001321 	.word	0x08001321
 8000bf8:	08001321 	.word	0x08001321
 8000bfc:	08001321 	.word	0x08001321
 8000c00:	08001321 	.word	0x08001321
 8000c04:	08001321 	.word	0x08001321
 8000c08:	08001231 	.word	0x08001231
 8000c0c:	080012bd 	.word	0x080012bd
 8000c10:	08001321 	.word	0x08001321
 8000c14:	08001321 	.word	0x08001321
 8000c18:	08001321 	.word	0x08001321
 8000c1c:	08001321 	.word	0x08001321
 8000c20:	08001321 	.word	0x08001321
 8000c24:	08001321 	.word	0x08001321
 8000c28:	08001321 	.word	0x08001321
 8000c2c:	08000f6b 	.word	0x08000f6b

        // INIT
    case INIT:
        status = MODE1;
 8000c30:	4b7b      	ldr	r3, [pc, #492]	; (8000e20 <fsm_traffic_light+0x2d0>)
 8000c32:	2201      	movs	r2, #1
 8000c34:	601a      	str	r2, [r3, #0]
        lcd_clear_display();  // XA TRC
 8000c36:	f000 fc3a 	bl	80014ae <lcd_clear_display>
        break;
 8000c3a:	e388      	b.n	800134e <fsm_traffic_light+0x7fe>

        // MODE1 entry - initialize normal cycle
    case MODE1:
        status = RED_GREEN;
 8000c3c:	4b78      	ldr	r3, [pc, #480]	; (8000e20 <fsm_traffic_light+0x2d0>)
 8000c3e:	220b      	movs	r2, #11
 8000c40:	601a      	str	r2, [r3, #0]

        // Set up LED (normal)
        setNormalLedsForMode1();
 8000c42:	f7ff ff47 	bl	8000ad4 <setNormalLedsForMode1>

        // Set up default value
        counter1 = counter2 = 1;
 8000c46:	4b77      	ldr	r3, [pc, #476]	; (8000e24 <fsm_traffic_light+0x2d4>)
 8000c48:	2201      	movs	r2, #1
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	4b75      	ldr	r3, [pc, #468]	; (8000e24 <fsm_traffic_light+0x2d4>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a75      	ldr	r2, [pc, #468]	; (8000e28 <fsm_traffic_light+0x2d8>)
 8000c52:	6013      	str	r3, [r2, #0]
        index_led = 0;
 8000c54:	4b75      	ldr	r3, [pc, #468]	; (8000e2c <fsm_traffic_light+0x2dc>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	601a      	str	r2, [r3, #0]

        updateLedBufferMode1();
 8000c5a:	f7ff fd23 	bl	80006a4 <updateLedBufferMode1>
        update7SEG(index_led);
 8000c5e:	4b73      	ldr	r3, [pc, #460]	; (8000e2c <fsm_traffic_light+0x2dc>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff fc98 	bl	8000598 <update7SEG>

        // Set timers
        setTimer(0, GREEN * 1000);    // Set timer for RED_GREEN
 8000c68:	4b71      	ldr	r3, [pc, #452]	; (8000e30 <fsm_traffic_light+0x2e0>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c70:	fb02 f303 	mul.w	r3, r2, r3
 8000c74:	4619      	mov	r1, r3
 8000c76:	2000      	movs	r0, #0
 8000c78:	f000 ffe4 	bl	8001c44 <setTimer>
        setTimer(1, 1000);            // Set timer for updateLedBufferMode1
 8000c7c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000c80:	2001      	movs	r0, #1
 8000c82:	f000 ffdf 	bl	8001c44 <setTimer>
        setTimer(2, 250);             // Set timer for 7SEG LED
 8000c86:	21fa      	movs	r1, #250	; 0xfa
 8000c88:	2002      	movs	r0, #2
 8000c8a:	f000 ffdb 	bl	8001c44 <setTimer>
        // keep timer 3 as before (blinking)
        clearTimer(3);
 8000c8e:	2003      	movs	r0, #3
 8000c90:	f000 fff6 	bl	8001c80 <clearTimer>

        break;
 8000c94:	e35b      	b.n	800134e <fsm_traffic_light+0x7fe>

        // RED_GREEN normal flow
    case RED_GREEN:
        // Button2 -> enter MANUAL_MODE (start manual sequence)
        if (isButtonPressed(1) == 1) {
 8000c96:	2001      	movs	r0, #1
 8000c98:	f7ff fa58 	bl	800014c <isButtonPressed>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d114      	bne.n	8000ccc <fsm_traffic_light+0x17c>
            status = MANUAL_MODE_1;
 8000ca2:	4b5f      	ldr	r3, [pc, #380]	; (8000e20 <fsm_traffic_light+0x2d0>)
 8000ca4:	2232      	movs	r2, #50	; 0x32
 8000ca6:	601a      	str	r2, [r3, #0]

            manual_step = 1;
 8000ca8:	4b62      	ldr	r3, [pc, #392]	; (8000e34 <fsm_traffic_light+0x2e4>)
 8000caa:	2201      	movs	r2, #1
 8000cac:	601a      	str	r2, [r3, #0]
            // clear normal timers to avoid interference
            clearTimer(0);
 8000cae:	2000      	movs	r0, #0
 8000cb0:	f000 ffe6 	bl	8001c80 <clearTimer>
            clearTimer(1);
 8000cb4:	2001      	movs	r0, #1
 8000cb6:	f000 ffe3 	bl	8001c80 <clearTimer>
            clearTimer(2);
 8000cba:	2002      	movs	r0, #2
 8000cbc:	f000 ffe0 	bl	8001c80 <clearTimer>
            enterManualStep(manual_step);
 8000cc0:	4b5c      	ldr	r3, [pc, #368]	; (8000e34 <fsm_traffic_light+0x2e4>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f7ff ff0d 	bl	8000ae4 <enterManualStep>
            break;
 8000cca:	e340      	b.n	800134e <fsm_traffic_light+0x7fe>
        }

        setRed1();
 8000ccc:	f7ff fec0 	bl	8000a50 <setRed1>
        setGreen2();
 8000cd0:	f7ff fef4 	bl	8000abc <setGreen2>

        if (timer_flag[0] == 1) {
 8000cd4:	4b58      	ldr	r3, [pc, #352]	; (8000e38 <fsm_traffic_light+0x2e8>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d10c      	bne.n	8000cf6 <fsm_traffic_light+0x1a6>
            status = RED_AMBER;
 8000cdc:	4b50      	ldr	r3, [pc, #320]	; (8000e20 <fsm_traffic_light+0x2d0>)
 8000cde:	220c      	movs	r2, #12
 8000ce0:	601a      	str	r2, [r3, #0]
            setTimer(0, AMBER * 1000);
 8000ce2:	4b56      	ldr	r3, [pc, #344]	; (8000e3c <fsm_traffic_light+0x2ec>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000cea:	fb02 f303 	mul.w	r3, r2, r3
 8000cee:	4619      	mov	r1, r3
 8000cf0:	2000      	movs	r0, #0
 8000cf2:	f000 ffa7 	bl	8001c44 <setTimer>
        }
        if (timer_flag[1] == 1) {
 8000cf6:	4b50      	ldr	r3, [pc, #320]	; (8000e38 <fsm_traffic_light+0x2e8>)
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d106      	bne.n	8000d0c <fsm_traffic_light+0x1bc>
            updateLedBufferMode1();
 8000cfe:	f7ff fcd1 	bl	80006a4 <updateLedBufferMode1>

            setTimer(1, 1000);
 8000d02:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d06:	2001      	movs	r0, #1
 8000d08:	f000 ff9c 	bl	8001c44 <setTimer>
        }
        if (timer_flag[2] == 1) {
 8000d0c:	4b4a      	ldr	r3, [pc, #296]	; (8000e38 <fsm_traffic_light+0x2e8>)
 8000d0e:	689b      	ldr	r3, [r3, #8]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d103      	bne.n	8000d1c <fsm_traffic_light+0x1cc>
            setTimer(2, 250);
 8000d14:	21fa      	movs	r1, #250	; 0xfa
 8000d16:	2002      	movs	r0, #2
 8000d18:	f000 ff94 	bl	8001c44 <setTimer>
        }

        if (isButtonPressed(0) == 1) {
 8000d1c:	2000      	movs	r0, #0
 8000d1e:	f7ff fa15 	bl	800014c <isButtonPressed>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	f040 82fd 	bne.w	8001324 <fsm_traffic_light+0x7d4>
            status = MODE2;
 8000d2a:	4b3d      	ldr	r3, [pc, #244]	; (8000e20 <fsm_traffic_light+0x2d0>)
 8000d2c:	2202      	movs	r2, #2
 8000d2e:	601a      	str	r2, [r3, #0]
        }
        break;
 8000d30:	e2f8      	b.n	8001324 <fsm_traffic_light+0x7d4>

        // RED_AMBER
    case RED_AMBER:
        if (isButtonPressed(1) == 1) {
 8000d32:	2001      	movs	r0, #1
 8000d34:	f7ff fa0a 	bl	800014c <isButtonPressed>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	d114      	bne.n	8000d68 <fsm_traffic_light+0x218>
            status = MANUAL_MODE_1;
 8000d3e:	4b38      	ldr	r3, [pc, #224]	; (8000e20 <fsm_traffic_light+0x2d0>)
 8000d40:	2232      	movs	r2, #50	; 0x32
 8000d42:	601a      	str	r2, [r3, #0]

            manual_step = 1;
 8000d44:	4b3b      	ldr	r3, [pc, #236]	; (8000e34 <fsm_traffic_light+0x2e4>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	601a      	str	r2, [r3, #0]
            clearTimer(0); clearTimer(1); clearTimer(2);
 8000d4a:	2000      	movs	r0, #0
 8000d4c:	f000 ff98 	bl	8001c80 <clearTimer>
 8000d50:	2001      	movs	r0, #1
 8000d52:	f000 ff95 	bl	8001c80 <clearTimer>
 8000d56:	2002      	movs	r0, #2
 8000d58:	f000 ff92 	bl	8001c80 <clearTimer>
            enterManualStep(manual_step);
 8000d5c:	4b35      	ldr	r3, [pc, #212]	; (8000e34 <fsm_traffic_light+0x2e4>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff febf 	bl	8000ae4 <enterManualStep>
            break;
 8000d66:	e2f2      	b.n	800134e <fsm_traffic_light+0x7fe>
        }

        setAmber2();
 8000d68:	f7ff feae 	bl	8000ac8 <setAmber2>

        if (timer_flag[0] == 1) {
 8000d6c:	4b32      	ldr	r3, [pc, #200]	; (8000e38 <fsm_traffic_light+0x2e8>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d10c      	bne.n	8000d8e <fsm_traffic_light+0x23e>
            status = GREEN_RED;
 8000d74:	4b2a      	ldr	r3, [pc, #168]	; (8000e20 <fsm_traffic_light+0x2d0>)
 8000d76:	220d      	movs	r2, #13
 8000d78:	601a      	str	r2, [r3, #0]
            setTimer(0, GREEN * 1000);
 8000d7a:	4b2d      	ldr	r3, [pc, #180]	; (8000e30 <fsm_traffic_light+0x2e0>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d82:	fb02 f303 	mul.w	r3, r2, r3
 8000d86:	4619      	mov	r1, r3
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f000 ff5b 	bl	8001c44 <setTimer>
        }
        if (timer_flag[1] == 1) {
 8000d8e:	4b2a      	ldr	r3, [pc, #168]	; (8000e38 <fsm_traffic_light+0x2e8>)
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d104      	bne.n	8000da0 <fsm_traffic_light+0x250>

            setTimer(1, 1000);
 8000d96:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	f000 ff52 	bl	8001c44 <setTimer>
        }
        if (timer_flag[2] == 1) {
 8000da0:	4b25      	ldr	r3, [pc, #148]	; (8000e38 <fsm_traffic_light+0x2e8>)
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d103      	bne.n	8000db0 <fsm_traffic_light+0x260>
            setTimer(2, 250);
 8000da8:	21fa      	movs	r1, #250	; 0xfa
 8000daa:	2002      	movs	r0, #2
 8000dac:	f000 ff4a 	bl	8001c44 <setTimer>
        }

        if (isButtonPressed(0) == 1) {
 8000db0:	2000      	movs	r0, #0
 8000db2:	f7ff f9cb 	bl	800014c <isButtonPressed>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	f040 82b5 	bne.w	8001328 <fsm_traffic_light+0x7d8>
            status = MODE2;
 8000dbe:	4b18      	ldr	r3, [pc, #96]	; (8000e20 <fsm_traffic_light+0x2d0>)
 8000dc0:	2202      	movs	r2, #2
 8000dc2:	601a      	str	r2, [r3, #0]
        }
        break;
 8000dc4:	e2b0      	b.n	8001328 <fsm_traffic_light+0x7d8>

        // GREEN_RED
    case GREEN_RED:
        // Button2 -> enter MANUAL_MODE
        if (isButtonPressed(1) == 1) {
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	f7ff f9c0 	bl	800014c <isButtonPressed>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d114      	bne.n	8000dfc <fsm_traffic_light+0x2ac>
            status = MANUAL_MODE_1;
 8000dd2:	4b13      	ldr	r3, [pc, #76]	; (8000e20 <fsm_traffic_light+0x2d0>)
 8000dd4:	2232      	movs	r2, #50	; 0x32
 8000dd6:	601a      	str	r2, [r3, #0]

            manual_step = 1;
 8000dd8:	4b16      	ldr	r3, [pc, #88]	; (8000e34 <fsm_traffic_light+0x2e4>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	601a      	str	r2, [r3, #0]
            clearTimer(0); clearTimer(1); clearTimer(2);
 8000dde:	2000      	movs	r0, #0
 8000de0:	f000 ff4e 	bl	8001c80 <clearTimer>
 8000de4:	2001      	movs	r0, #1
 8000de6:	f000 ff4b 	bl	8001c80 <clearTimer>
 8000dea:	2002      	movs	r0, #2
 8000dec:	f000 ff48 	bl	8001c80 <clearTimer>
            enterManualStep(manual_step);
 8000df0:	4b10      	ldr	r3, [pc, #64]	; (8000e34 <fsm_traffic_light+0x2e4>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4618      	mov	r0, r3
 8000df6:	f7ff fe75 	bl	8000ae4 <enterManualStep>
            break;
 8000dfa:	e2a8      	b.n	800134e <fsm_traffic_light+0x7fe>
        }

        // Set up LED
        if (!perdestrian && !preper) {
 8000dfc:	4b10      	ldr	r3, [pc, #64]	; (8000e40 <fsm_traffic_light+0x2f0>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	f083 0301 	eor.w	r3, r3, #1
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d01e      	beq.n	8000e48 <fsm_traffic_light+0x2f8>
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <fsm_traffic_light+0x2f4>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	f083 0301 	eor.w	r3, r3, #1
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d017      	beq.n	8000e48 <fsm_traffic_light+0x2f8>
            setGreen1();
 8000e18:	f7ff fe2a 	bl	8000a70 <setGreen1>
 8000e1c:	e020      	b.n	8000e60 <fsm_traffic_light+0x310>
 8000e1e:	bf00      	nop
 8000e20:	2000013c 	.word	0x2000013c
 8000e24:	20000054 	.word	0x20000054
 8000e28:	20000050 	.word	0x20000050
 8000e2c:	20000138 	.word	0x20000138
 8000e30:	20000068 	.word	0x20000068
 8000e34:	20000140 	.word	0x20000140
 8000e38:	20000168 	.word	0x20000168
 8000e3c:	20000064 	.word	0x20000064
 8000e40:	20000144 	.word	0x20000144
 8000e44:	20000145 	.word	0x20000145
        }
        else {
            if (preper) {
 8000e48:	4bb5      	ldr	r3, [pc, #724]	; (8001120 <fsm_traffic_light+0x5d0>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <fsm_traffic_light+0x304>
                setAmber1();
 8000e50:	f7ff fe1e 	bl	8000a90 <setAmber1>
            }
            if (perdestrian) {
 8000e54:	4bb3      	ldr	r3, [pc, #716]	; (8001124 <fsm_traffic_light+0x5d4>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <fsm_traffic_light+0x310>
                setRed1();
 8000e5c:	f7ff fdf8 	bl	8000a50 <setRed1>
            }
        }
        setRed2();
 8000e60:	f7ff fe26 	bl	8000ab0 <setRed2>

        if (timer_flag[0] == 1) {
 8000e64:	4bb0      	ldr	r3, [pc, #704]	; (8001128 <fsm_traffic_light+0x5d8>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d10c      	bne.n	8000e86 <fsm_traffic_light+0x336>
            status = AMBER_RED;
 8000e6c:	4baf      	ldr	r3, [pc, #700]	; (800112c <fsm_traffic_light+0x5dc>)
 8000e6e:	220e      	movs	r2, #14
 8000e70:	601a      	str	r2, [r3, #0]
            setTimer(0, AMBER * 1000);
 8000e72:	4baf      	ldr	r3, [pc, #700]	; (8001130 <fsm_traffic_light+0x5e0>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e7a:	fb02 f303 	mul.w	r3, r2, r3
 8000e7e:	4619      	mov	r1, r3
 8000e80:	2000      	movs	r0, #0
 8000e82:	f000 fedf 	bl	8001c44 <setTimer>
        }
        if (timer_flag[1] == 1) {
 8000e86:	4ba8      	ldr	r3, [pc, #672]	; (8001128 <fsm_traffic_light+0x5d8>)
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d104      	bne.n	8000e98 <fsm_traffic_light+0x348>


            setTimer(1, 1000);
 8000e8e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e92:	2001      	movs	r0, #1
 8000e94:	f000 fed6 	bl	8001c44 <setTimer>
        }
        if (timer_flag[2] == 1) {
 8000e98:	4ba3      	ldr	r3, [pc, #652]	; (8001128 <fsm_traffic_light+0x5d8>)
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d103      	bne.n	8000ea8 <fsm_traffic_light+0x358>
            setTimer(2, 250);
 8000ea0:	21fa      	movs	r1, #250	; 0xfa
 8000ea2:	2002      	movs	r0, #2
 8000ea4:	f000 fece 	bl	8001c44 <setTimer>
        }

        if (isButtonPressed(0) == 1) {
 8000ea8:	2000      	movs	r0, #0
 8000eaa:	f7ff f94f 	bl	800014c <isButtonPressed>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	f040 823b 	bne.w	800132c <fsm_traffic_light+0x7dc>
            status = MODE2;
 8000eb6:	4b9d      	ldr	r3, [pc, #628]	; (800112c <fsm_traffic_light+0x5dc>)
 8000eb8:	2202      	movs	r2, #2
 8000eba:	601a      	str	r2, [r3, #0]
        }
        break;
 8000ebc:	e236      	b.n	800132c <fsm_traffic_light+0x7dc>

        // AMBER_RED
    case AMBER_RED:
        // Button2 -> enter MANUAL_MODE
        if (isButtonPressed(1) == 1) {
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	f7ff f944 	bl	800014c <isButtonPressed>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d114      	bne.n	8000ef4 <fsm_traffic_light+0x3a4>
            status = MANUAL_MODE_1;
 8000eca:	4b98      	ldr	r3, [pc, #608]	; (800112c <fsm_traffic_light+0x5dc>)
 8000ecc:	2232      	movs	r2, #50	; 0x32
 8000ece:	601a      	str	r2, [r3, #0]

            manual_step = 1;
 8000ed0:	4b98      	ldr	r3, [pc, #608]	; (8001134 <fsm_traffic_light+0x5e4>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	601a      	str	r2, [r3, #0]
            clearTimer(0); clearTimer(1); clearTimer(2);
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	f000 fed2 	bl	8001c80 <clearTimer>
 8000edc:	2001      	movs	r0, #1
 8000ede:	f000 fecf 	bl	8001c80 <clearTimer>
 8000ee2:	2002      	movs	r0, #2
 8000ee4:	f000 fecc 	bl	8001c80 <clearTimer>
            enterManualStep(manual_step);
 8000ee8:	4b92      	ldr	r3, [pc, #584]	; (8001134 <fsm_traffic_light+0x5e4>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff fdf9 	bl	8000ae4 <enterManualStep>
            break;
 8000ef2:	e22c      	b.n	800134e <fsm_traffic_light+0x7fe>
        }

        // Set up LED
        if (!perdestrian) {
 8000ef4:	4b8b      	ldr	r3, [pc, #556]	; (8001124 <fsm_traffic_light+0x5d4>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	f083 0301 	eor.w	r3, r3, #1
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d002      	beq.n	8000f08 <fsm_traffic_light+0x3b8>
            setAmber1();
 8000f02:	f7ff fdc5 	bl	8000a90 <setAmber1>
 8000f06:	e001      	b.n	8000f0c <fsm_traffic_light+0x3bc>
        }
        else {
            setRed1();
 8000f08:	f7ff fda2 	bl	8000a50 <setRed1>
        }
        setGreen2();
 8000f0c:	f7ff fdd6 	bl	8000abc <setGreen2>

        if (timer_flag[0] == 1) {
 8000f10:	4b85      	ldr	r3, [pc, #532]	; (8001128 <fsm_traffic_light+0x5d8>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d10c      	bne.n	8000f32 <fsm_traffic_light+0x3e2>
            status = RED_GREEN;
 8000f18:	4b84      	ldr	r3, [pc, #528]	; (800112c <fsm_traffic_light+0x5dc>)
 8000f1a:	220b      	movs	r2, #11
 8000f1c:	601a      	str	r2, [r3, #0]
            setTimer(0, GREEN * 1000);
 8000f1e:	4b86      	ldr	r3, [pc, #536]	; (8001138 <fsm_traffic_light+0x5e8>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f26:	fb02 f303 	mul.w	r3, r2, r3
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	f000 fe89 	bl	8001c44 <setTimer>
        }
        if (timer_flag[1] == 1) {
 8000f32:	4b7d      	ldr	r3, [pc, #500]	; (8001128 <fsm_traffic_light+0x5d8>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d104      	bne.n	8000f44 <fsm_traffic_light+0x3f4>

            setTimer(1, 1000);
 8000f3a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f3e:	2001      	movs	r0, #1
 8000f40:	f000 fe80 	bl	8001c44 <setTimer>
        }
        if (timer_flag[2] == 1) {
 8000f44:	4b78      	ldr	r3, [pc, #480]	; (8001128 <fsm_traffic_light+0x5d8>)
 8000f46:	689b      	ldr	r3, [r3, #8]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d103      	bne.n	8000f54 <fsm_traffic_light+0x404>
            setTimer(2, 250);
 8000f4c:	21fa      	movs	r1, #250	; 0xfa
 8000f4e:	2002      	movs	r0, #2
 8000f50:	f000 fe78 	bl	8001c44 <setTimer>
        }

        if (isButtonPressed(0) == 1) {
 8000f54:	2000      	movs	r0, #0
 8000f56:	f7ff f8f9 	bl	800014c <isButtonPressed>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	f040 81e7 	bne.w	8001330 <fsm_traffic_light+0x7e0>
            status = MODE2;
 8000f62:	4b72      	ldr	r3, [pc, #456]	; (800112c <fsm_traffic_light+0x5dc>)
 8000f64:	2202      	movs	r2, #2
 8000f66:	601a      	str	r2, [r3, #0]
        }
        break;
 8000f68:	e1e2      	b.n	8001330 <fsm_traffic_light+0x7e0>


    case MANUAL_MODE_1:
        // If manual_step == 0, initialize
        if (manual_step == 0) {
 8000f6a:	4b72      	ldr	r3, [pc, #456]	; (8001134 <fsm_traffic_light+0x5e4>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d111      	bne.n	8000f96 <fsm_traffic_light+0x446>
            manual_step = 1;
 8000f72:	4b70      	ldr	r3, [pc, #448]	; (8001134 <fsm_traffic_light+0x5e4>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	601a      	str	r2, [r3, #0]
            // ensure normal timers are stopped
            clearTimer(0); clearTimer(1); clearTimer(2);
 8000f78:	2000      	movs	r0, #0
 8000f7a:	f000 fe81 	bl	8001c80 <clearTimer>
 8000f7e:	2001      	movs	r0, #1
 8000f80:	f000 fe7e 	bl	8001c80 <clearTimer>
 8000f84:	2002      	movs	r0, #2
 8000f86:	f000 fe7b 	bl	8001c80 <clearTimer>
            enterManualStep(manual_step);
 8000f8a:	4b6a      	ldr	r3, [pc, #424]	; (8001134 <fsm_traffic_light+0x5e4>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff fda8 	bl	8000ae4 <enterManualStep>
            break;
 8000f94:	e1db      	b.n	800134e <fsm_traffic_light+0x7fe>
        }

        // On each press of Button2, advance step
        if (isButtonPressed(1) == 1) {
 8000f96:	2001      	movs	r0, #1
 8000f98:	f7ff f8d8 	bl	800014c <isButtonPressed>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	f040 81c8 	bne.w	8001334 <fsm_traffic_light+0x7e4>
            manual_step++;
 8000fa4:	4b63      	ldr	r3, [pc, #396]	; (8001134 <fsm_traffic_light+0x5e4>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	4a62      	ldr	r2, [pc, #392]	; (8001134 <fsm_traffic_light+0x5e4>)
 8000fac:	6013      	str	r3, [r2, #0]
            if (manual_step >= 1 && manual_step <= 3) {
 8000fae:	4b61      	ldr	r3, [pc, #388]	; (8001134 <fsm_traffic_light+0x5e4>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	dd09      	ble.n	8000fca <fsm_traffic_light+0x47a>
 8000fb6:	4b5f      	ldr	r3, [pc, #380]	; (8001134 <fsm_traffic_light+0x5e4>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	2b03      	cmp	r3, #3
 8000fbc:	dc05      	bgt.n	8000fca <fsm_traffic_light+0x47a>
                enterManualStep(manual_step);
 8000fbe:	4b5d      	ldr	r3, [pc, #372]	; (8001134 <fsm_traffic_light+0x5e4>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fd8e 	bl	8000ae4 <enterManualStep>
                manual_step = 0;
                status = MODE1;
            }
        }
        // remain in manual until 4th press
        break;
 8000fc8:	e1b4      	b.n	8001334 <fsm_traffic_light+0x7e4>
                manual_step = 0;
 8000fca:	4b5a      	ldr	r3, [pc, #360]	; (8001134 <fsm_traffic_light+0x5e4>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
                status = MODE1;
 8000fd0:	4b56      	ldr	r3, [pc, #344]	; (800112c <fsm_traffic_light+0x5dc>)
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	601a      	str	r2, [r3, #0]
        break;
 8000fd6:	e1ad      	b.n	8001334 <fsm_traffic_light+0x7e4>

        /* ----------------------------
         * MODE2  setup RED (original tuning)
         * ---------------------------- */
    case MODE2:
        status = AUTO_RED;
 8000fd8:	4b54      	ldr	r3, [pc, #336]	; (800112c <fsm_traffic_light+0x5dc>)
 8000fda:	2215      	movs	r2, #21
 8000fdc:	601a      	str	r2, [r3, #0]
        //Set up RED LED
        setRed1();
 8000fde:	f7ff fd37 	bl	8000a50 <setRed1>
        setRed2();
 8000fe2:	f7ff fd65 	bl	8000ab0 <setRed2>

        index_led = 0;
 8000fe6:	4b55      	ldr	r3, [pc, #340]	; (800113c <fsm_traffic_light+0x5ec>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
        update7SEG(index_led);
 8000fec:	4b53      	ldr	r3, [pc, #332]	; (800113c <fsm_traffic_light+0x5ec>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff fad1 	bl	8000598 <update7SEG>

        setTimer(2, 250);            // Set timer for 7SEG LED
 8000ff6:	21fa      	movs	r1, #250	; 0xfa
 8000ff8:	2002      	movs	r0, #2
 8000ffa:	f000 fe23 	bl	8001c44 <setTimer>
        setTimer(3, 500);            // Set timer for blinking LED
 8000ffe:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001002:	2003      	movs	r0, #3
 8001004:	f000 fe1e 	bl	8001c44 <setTimer>
        clearTimer(0);                // Clear timer display LED in MODE1
 8001008:	2000      	movs	r0, #0
 800100a:	f000 fe39 	bl	8001c80 <clearTimer>
        clearTimer(1);                // Clear timer update buffer
 800100e:	2001      	movs	r0, #1
 8001010:	f000 fe36 	bl	8001c80 <clearTimer>
        break;
 8001014:	e19b      	b.n	800134e <fsm_traffic_light+0x7fe>

    case AUTO_RED:
        setRed1();
 8001016:	f7ff fd1b 	bl	8000a50 <setRed1>
        setRed2();
 800101a:	f7ff fd49 	bl	8000ab0 <setRed2>
        if (timer_flag[2] == 1) {
 800101e:	4b42      	ldr	r3, [pc, #264]	; (8001128 <fsm_traffic_light+0x5d8>)
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	2b01      	cmp	r3, #1
 8001024:	d108      	bne.n	8001038 <fsm_traffic_light+0x4e8>
            update7SEG(index_led);
 8001026:	4b45      	ldr	r3, [pc, #276]	; (800113c <fsm_traffic_light+0x5ec>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff fab4 	bl	8000598 <update7SEG>
            setTimer(2, 250);
 8001030:	21fa      	movs	r1, #250	; 0xfa
 8001032:	2002      	movs	r0, #2
 8001034:	f000 fe06 	bl	8001c44 <setTimer>
        }
        if (timer_flag[3] == 1) {
 8001038:	4b3b      	ldr	r3, [pc, #236]	; (8001128 <fsm_traffic_light+0x5d8>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d103      	bne.n	8001048 <fsm_traffic_light+0x4f8>
            //            HAL_GPIO_TogglePin(R1_GPIO_Port, R1_Pin);
            //            HAL_GPIO_TogglePin(R2_GPIO_Port, R2_Pin);
            setTimer(3, 250);
 8001040:	21fa      	movs	r1, #250	; 0xfa
 8001042:	2003      	movs	r0, #3
 8001044:	f000 fdfe 	bl	8001c44 <setTimer>
        }
        if (isButtonPressed(0) == 1) {
 8001048:	2000      	movs	r0, #0
 800104a:	f7ff f87f 	bl	800014c <isButtonPressed>
 800104e:	4603      	mov	r3, r0
 8001050:	2b01      	cmp	r3, #1
 8001052:	d102      	bne.n	800105a <fsm_traffic_light+0x50a>
            status = MODE3;
 8001054:	4b35      	ldr	r3, [pc, #212]	; (800112c <fsm_traffic_light+0x5dc>)
 8001056:	2203      	movs	r2, #3
 8001058:	601a      	str	r2, [r3, #0]
        }
        if (isButtonPressed(1) == 1) {
 800105a:	2001      	movs	r0, #1
 800105c:	f7ff f876 	bl	800014c <isButtonPressed>
 8001060:	4603      	mov	r3, r0
 8001062:	2b01      	cmp	r3, #1
 8001064:	f040 8168 	bne.w	8001338 <fsm_traffic_light+0x7e8>
            status = INC_RED;
 8001068:	4b30      	ldr	r3, [pc, #192]	; (800112c <fsm_traffic_light+0x5dc>)
 800106a:	2216      	movs	r2, #22
 800106c:	601a      	str	r2, [r3, #0]
            if (RED >= 99) RED = GREEN + 1;
 800106e:	4b34      	ldr	r3, [pc, #208]	; (8001140 <fsm_traffic_light+0x5f0>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2b62      	cmp	r3, #98	; 0x62
 8001074:	dd05      	ble.n	8001082 <fsm_traffic_light+0x532>
 8001076:	4b30      	ldr	r3, [pc, #192]	; (8001138 <fsm_traffic_light+0x5e8>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	3301      	adds	r3, #1
 800107c:	4a30      	ldr	r2, [pc, #192]	; (8001140 <fsm_traffic_light+0x5f0>)
 800107e:	6013      	str	r3, [r2, #0]
            else RED++;
        }
        break;
 8001080:	e15a      	b.n	8001338 <fsm_traffic_light+0x7e8>
            else RED++;
 8001082:	4b2f      	ldr	r3, [pc, #188]	; (8001140 <fsm_traffic_light+0x5f0>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	3301      	adds	r3, #1
 8001088:	4a2d      	ldr	r2, [pc, #180]	; (8001140 <fsm_traffic_light+0x5f0>)
 800108a:	6013      	str	r3, [r2, #0]
        break;
 800108c:	e154      	b.n	8001338 <fsm_traffic_light+0x7e8>

    case INC_RED:
        if (timer_flag[2] == 1) {
 800108e:	4b26      	ldr	r3, [pc, #152]	; (8001128 <fsm_traffic_light+0x5d8>)
 8001090:	689b      	ldr	r3, [r3, #8]
 8001092:	2b01      	cmp	r3, #1
 8001094:	d103      	bne.n	800109e <fsm_traffic_light+0x54e>
            setTimer(2, 250);
 8001096:	21fa      	movs	r1, #250	; 0xfa
 8001098:	2002      	movs	r0, #2
 800109a:	f000 fdd3 	bl	8001c44 <setTimer>
        }
        if (timer_flag[3] == 1) {
 800109e:	4b22      	ldr	r3, [pc, #136]	; (8001128 <fsm_traffic_light+0x5d8>)
 80010a0:	68db      	ldr	r3, [r3, #12]
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d103      	bne.n	80010ae <fsm_traffic_light+0x55e>
            //            HAL_GPIO_TogglePin(R1_GPIO_Port, R1_Pin);
            //            HAL_GPIO_TogglePin(R2_GPIO_Port, R2_Pin);
            setTimer(3, 250);
 80010a6:	21fa      	movs	r1, #250	; 0xfa
 80010a8:	2003      	movs	r0, #3
 80010aa:	f000 fdcb 	bl	8001c44 <setTimer>
        }
        if (isButtonPressed(1) == 1) {
 80010ae:	2001      	movs	r0, #1
 80010b0:	f7ff f84c 	bl	800014c <isButtonPressed>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d10f      	bne.n	80010da <fsm_traffic_light+0x58a>
            // stay in INC_RED and increment
            if (RED >= 99) RED = GREEN + 1;
 80010ba:	4b21      	ldr	r3, [pc, #132]	; (8001140 <fsm_traffic_light+0x5f0>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2b62      	cmp	r3, #98	; 0x62
 80010c0:	dd05      	ble.n	80010ce <fsm_traffic_light+0x57e>
 80010c2:	4b1d      	ldr	r3, [pc, #116]	; (8001138 <fsm_traffic_light+0x5e8>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	3301      	adds	r3, #1
 80010c8:	4a1d      	ldr	r2, [pc, #116]	; (8001140 <fsm_traffic_light+0x5f0>)
 80010ca:	6013      	str	r3, [r2, #0]
            else RED++;
            break;
 80010cc:	e13f      	b.n	800134e <fsm_traffic_light+0x7fe>
            else RED++;
 80010ce:	4b1c      	ldr	r3, [pc, #112]	; (8001140 <fsm_traffic_light+0x5f0>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	3301      	adds	r3, #1
 80010d4:	4a1a      	ldr	r2, [pc, #104]	; (8001140 <fsm_traffic_light+0x5f0>)
 80010d6:	6013      	str	r3, [r2, #0]
            break;
 80010d8:	e139      	b.n	800134e <fsm_traffic_light+0x7fe>
        }
        if (isButtonPressed(2) == 1) {
 80010da:	2002      	movs	r0, #2
 80010dc:	f7ff f836 	bl	800014c <isButtonPressed>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	f040 812a 	bne.w	800133c <fsm_traffic_light+0x7ec>
            status = AUTO_RED;
 80010e8:	4b10      	ldr	r3, [pc, #64]	; (800112c <fsm_traffic_light+0x5dc>)
 80010ea:	2215      	movs	r2, #21
 80010ec:	601a      	str	r2, [r3, #0]
            // GREEN = RED - AMBER; // commented as in original
            break;
 80010ee:	e12e      	b.n	800134e <fsm_traffic_light+0x7fe>
        }
        break;

        // MODE3
    case MODE3:
        status = AUTO_AMBER;
 80010f0:	4b0e      	ldr	r3, [pc, #56]	; (800112c <fsm_traffic_light+0x5dc>)
 80010f2:	221f      	movs	r2, #31
 80010f4:	601a      	str	r2, [r3, #0]
        //Set up AMBER LED
        setAmber1();
 80010f6:	f7ff fccb 	bl	8000a90 <setAmber1>
        setAmber2();
 80010fa:	f7ff fce5 	bl	8000ac8 <setAmber2>

        setTimer(2, 250);            // Set timer for 7SEG LED
 80010fe:	21fa      	movs	r1, #250	; 0xfa
 8001100:	2002      	movs	r0, #2
 8001102:	f000 fd9f 	bl	8001c44 <setTimer>
        setTimer(3, 500);            // Set timer for blinking LED
 8001106:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800110a:	2003      	movs	r0, #3
 800110c:	f000 fd9a 	bl	8001c44 <setTimer>
        clearTimer(0);                // Clear timer display LED in MODE1
 8001110:	2000      	movs	r0, #0
 8001112:	f000 fdb5 	bl	8001c80 <clearTimer>
        clearTimer(1);                // Clear timer update buffer
 8001116:	2001      	movs	r0, #1
 8001118:	f000 fdb2 	bl	8001c80 <clearTimer>
        break;
 800111c:	e117      	b.n	800134e <fsm_traffic_light+0x7fe>
 800111e:	bf00      	nop
 8001120:	20000145 	.word	0x20000145
 8001124:	20000144 	.word	0x20000144
 8001128:	20000168 	.word	0x20000168
 800112c:	2000013c 	.word	0x2000013c
 8001130:	20000064 	.word	0x20000064
 8001134:	20000140 	.word	0x20000140
 8001138:	20000068 	.word	0x20000068
 800113c:	20000138 	.word	0x20000138
 8001140:	20000060 	.word	0x20000060

    case AUTO_AMBER:
        if (timer_flag[2] == 1) {
 8001144:	4b83      	ldr	r3, [pc, #524]	; (8001354 <fsm_traffic_light+0x804>)
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d103      	bne.n	8001154 <fsm_traffic_light+0x604>
            setTimer(2, 250);
 800114c:	21fa      	movs	r1, #250	; 0xfa
 800114e:	2002      	movs	r0, #2
 8001150:	f000 fd78 	bl	8001c44 <setTimer>
        }
        if (timer_flag[3] == 1) {
 8001154:	4b7f      	ldr	r3, [pc, #508]	; (8001354 <fsm_traffic_light+0x804>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	2b01      	cmp	r3, #1
 800115a:	d103      	bne.n	8001164 <fsm_traffic_light+0x614>
            //            HAL_GPIO_TogglePin(A1_GPIO_Port, A1_Pin);
            //            HAL_GPIO_TogglePin(A2_GPIO_Port, A2_Pin);
            setTimer(3, 250);
 800115c:	21fa      	movs	r1, #250	; 0xfa
 800115e:	2003      	movs	r0, #3
 8001160:	f000 fd70 	bl	8001c44 <setTimer>
        }
        if (isButtonPressed(0) == 1) {
 8001164:	2000      	movs	r0, #0
 8001166:	f7fe fff1 	bl	800014c <isButtonPressed>
 800116a:	4603      	mov	r3, r0
 800116c:	2b01      	cmp	r3, #1
 800116e:	d102      	bne.n	8001176 <fsm_traffic_light+0x626>
            status = MODE4;
 8001170:	4b79      	ldr	r3, [pc, #484]	; (8001358 <fsm_traffic_light+0x808>)
 8001172:	2204      	movs	r2, #4
 8001174:	601a      	str	r2, [r3, #0]
        }
        if (isButtonPressed(1) == 1) {
 8001176:	2001      	movs	r0, #1
 8001178:	f7fe ffe8 	bl	800014c <isButtonPressed>
 800117c:	4603      	mov	r3, r0
 800117e:	2b01      	cmp	r3, #1
 8001180:	f040 80de 	bne.w	8001340 <fsm_traffic_light+0x7f0>
            status = INC_AMBER;
 8001184:	4b74      	ldr	r3, [pc, #464]	; (8001358 <fsm_traffic_light+0x808>)
 8001186:	2220      	movs	r2, #32
 8001188:	601a      	str	r2, [r3, #0]
            if (AMBER >= 4) AMBER = 1;
 800118a:	4b74      	ldr	r3, [pc, #464]	; (800135c <fsm_traffic_light+0x80c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2b03      	cmp	r3, #3
 8001190:	dd03      	ble.n	800119a <fsm_traffic_light+0x64a>
 8001192:	4b72      	ldr	r3, [pc, #456]	; (800135c <fsm_traffic_light+0x80c>)
 8001194:	2201      	movs	r2, #1
 8001196:	601a      	str	r2, [r3, #0]
            else AMBER++;

        }
        break;
 8001198:	e0d2      	b.n	8001340 <fsm_traffic_light+0x7f0>
            else AMBER++;
 800119a:	4b70      	ldr	r3, [pc, #448]	; (800135c <fsm_traffic_light+0x80c>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	3301      	adds	r3, #1
 80011a0:	4a6e      	ldr	r2, [pc, #440]	; (800135c <fsm_traffic_light+0x80c>)
 80011a2:	6013      	str	r3, [r2, #0]
        break;
 80011a4:	e0cc      	b.n	8001340 <fsm_traffic_light+0x7f0>

    case INC_AMBER:
        if (timer_flag[2] == 1) {
 80011a6:	4b6b      	ldr	r3, [pc, #428]	; (8001354 <fsm_traffic_light+0x804>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d103      	bne.n	80011b6 <fsm_traffic_light+0x666>
            setTimer(2, 250);
 80011ae:	21fa      	movs	r1, #250	; 0xfa
 80011b0:	2002      	movs	r0, #2
 80011b2:	f000 fd47 	bl	8001c44 <setTimer>
        }
        if (timer_flag[3] == 1) {
 80011b6:	4b67      	ldr	r3, [pc, #412]	; (8001354 <fsm_traffic_light+0x804>)
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d103      	bne.n	80011c6 <fsm_traffic_light+0x676>
            //            HAL_GPIO_TogglePin(A1_GPIO_Port, A1_Pin);
            //            HAL_GPIO_TogglePin(A2_GPIO_Port, A2_Pin);
            setTimer(3, 250);
 80011be:	21fa      	movs	r1, #250	; 0xfa
 80011c0:	2003      	movs	r0, #3
 80011c2:	f000 fd3f 	bl	8001c44 <setTimer>
        }
        if (isButtonPressed(1) == 1) {
 80011c6:	2001      	movs	r0, #1
 80011c8:	f7fe ffc0 	bl	800014c <isButtonPressed>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d10c      	bne.n	80011ec <fsm_traffic_light+0x69c>
            // stay in INC_AMBER and increment
            if (AMBER >= 4) AMBER = 1;
 80011d2:	4b62      	ldr	r3, [pc, #392]	; (800135c <fsm_traffic_light+0x80c>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2b03      	cmp	r3, #3
 80011d8:	dd03      	ble.n	80011e2 <fsm_traffic_light+0x692>
 80011da:	4b60      	ldr	r3, [pc, #384]	; (800135c <fsm_traffic_light+0x80c>)
 80011dc:	2201      	movs	r2, #1
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	e004      	b.n	80011ec <fsm_traffic_light+0x69c>
            else AMBER++;
 80011e2:	4b5e      	ldr	r3, [pc, #376]	; (800135c <fsm_traffic_light+0x80c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	3301      	adds	r3, #1
 80011e8:	4a5c      	ldr	r2, [pc, #368]	; (800135c <fsm_traffic_light+0x80c>)
 80011ea:	6013      	str	r3, [r2, #0]
        }
        if (isButtonPressed(2) == 1) {
 80011ec:	2002      	movs	r0, #2
 80011ee:	f7fe ffad 	bl	800014c <isButtonPressed>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	f040 80a5 	bne.w	8001344 <fsm_traffic_light+0x7f4>
            status = AUTO_AMBER;
 80011fa:	4b57      	ldr	r3, [pc, #348]	; (8001358 <fsm_traffic_light+0x808>)
 80011fc:	221f      	movs	r2, #31
 80011fe:	601a      	str	r2, [r3, #0]
            // keep original commented lines
            break;
 8001200:	e0a5      	b.n	800134e <fsm_traffic_light+0x7fe>
        }
        break;

        // MODE4
    case MODE4:
        status = AUTO_GREEN;
 8001202:	4b55      	ldr	r3, [pc, #340]	; (8001358 <fsm_traffic_light+0x808>)
 8001204:	2229      	movs	r2, #41	; 0x29
 8001206:	601a      	str	r2, [r3, #0]
        //Set up GREEN LED
        setGreen1();
 8001208:	f7ff fc32 	bl	8000a70 <setGreen1>
        setGreen2();
 800120c:	f7ff fc56 	bl	8000abc <setGreen2>

        setTimer(2, 250);            // Set timer for 7SEG LED
 8001210:	21fa      	movs	r1, #250	; 0xfa
 8001212:	2002      	movs	r0, #2
 8001214:	f000 fd16 	bl	8001c44 <setTimer>
        setTimer(3, 500);            // Set timer for blinking LED
 8001218:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800121c:	2003      	movs	r0, #3
 800121e:	f000 fd11 	bl	8001c44 <setTimer>
        clearTimer(0);                // Clear timer display LED in MODE1
 8001222:	2000      	movs	r0, #0
 8001224:	f000 fd2c 	bl	8001c80 <clearTimer>
        clearTimer(1);                // Clear timer update buffer
 8001228:	2001      	movs	r0, #1
 800122a:	f000 fd29 	bl	8001c80 <clearTimer>
        break;
 800122e:	e08e      	b.n	800134e <fsm_traffic_light+0x7fe>

    case AUTO_GREEN:
        if (timer_flag[2] == 1) {
 8001230:	4b48      	ldr	r3, [pc, #288]	; (8001354 <fsm_traffic_light+0x804>)
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	2b01      	cmp	r3, #1
 8001236:	d103      	bne.n	8001240 <fsm_traffic_light+0x6f0>
            setTimer(2, 250);
 8001238:	21fa      	movs	r1, #250	; 0xfa
 800123a:	2002      	movs	r0, #2
 800123c:	f000 fd02 	bl	8001c44 <setTimer>
        }
        if (timer_flag[3] == 1) {
 8001240:	4b44      	ldr	r3, [pc, #272]	; (8001354 <fsm_traffic_light+0x804>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	2b01      	cmp	r3, #1
 8001246:	d103      	bne.n	8001250 <fsm_traffic_light+0x700>
            //            HAL_GPIO_TogglePin(G1_GPIO_Port, G1_Pin);
            //            HAL_GPIO_TogglePin(G2_GPIO_Port, G2_Pin);
            setTimer(3, 250);
 8001248:	21fa      	movs	r1, #250	; 0xfa
 800124a:	2003      	movs	r0, #3
 800124c:	f000 fcfa 	bl	8001c44 <setTimer>
        }
        if (isButtonPressed(0) == 1) {
 8001250:	2000      	movs	r0, #0
 8001252:	f7fe ff7b 	bl	800014c <isButtonPressed>
 8001256:	4603      	mov	r3, r0
 8001258:	2b01      	cmp	r3, #1
 800125a:	d114      	bne.n	8001286 <fsm_traffic_light+0x736>
            status = MODE1;
 800125c:	4b3e      	ldr	r3, [pc, #248]	; (8001358 <fsm_traffic_light+0x808>)
 800125e:	2201      	movs	r2, #1
 8001260:	601a      	str	r2, [r3, #0]
            if (GREEN <= AMBER) GREEN = AMBER + 1;
 8001262:	4b3f      	ldr	r3, [pc, #252]	; (8001360 <fsm_traffic_light+0x810>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	4b3d      	ldr	r3, [pc, #244]	; (800135c <fsm_traffic_light+0x80c>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	429a      	cmp	r2, r3
 800126c:	dc04      	bgt.n	8001278 <fsm_traffic_light+0x728>
 800126e:	4b3b      	ldr	r3, [pc, #236]	; (800135c <fsm_traffic_light+0x80c>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	3301      	adds	r3, #1
 8001274:	4a3a      	ldr	r2, [pc, #232]	; (8001360 <fsm_traffic_light+0x810>)
 8001276:	6013      	str	r3, [r2, #0]
            RED = GREEN + AMBER;
 8001278:	4b39      	ldr	r3, [pc, #228]	; (8001360 <fsm_traffic_light+0x810>)
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	4b37      	ldr	r3, [pc, #220]	; (800135c <fsm_traffic_light+0x80c>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4413      	add	r3, r2
 8001282:	4a38      	ldr	r2, [pc, #224]	; (8001364 <fsm_traffic_light+0x814>)
 8001284:	6013      	str	r3, [r2, #0]
        }
         if (isButtonPressed(1) == 1) {
 8001286:	2001      	movs	r0, #1
 8001288:	f7fe ff60 	bl	800014c <isButtonPressed>
 800128c:	4603      	mov	r3, r0
 800128e:	2b01      	cmp	r3, #1
 8001290:	d15a      	bne.n	8001348 <fsm_traffic_light+0x7f8>
            status = INC_GREEN;
 8001292:	4b31      	ldr	r3, [pc, #196]	; (8001358 <fsm_traffic_light+0x808>)
 8001294:	222a      	movs	r2, #42	; 0x2a
 8001296:	601a      	str	r2, [r3, #0]
            if (GREEN >= 99) GREEN = RED - AMBER;
 8001298:	4b31      	ldr	r3, [pc, #196]	; (8001360 <fsm_traffic_light+0x810>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2b62      	cmp	r3, #98	; 0x62
 800129e:	dd07      	ble.n	80012b0 <fsm_traffic_light+0x760>
 80012a0:	4b30      	ldr	r3, [pc, #192]	; (8001364 <fsm_traffic_light+0x814>)
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	4b2d      	ldr	r3, [pc, #180]	; (800135c <fsm_traffic_light+0x80c>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	4a2d      	ldr	r2, [pc, #180]	; (8001360 <fsm_traffic_light+0x810>)
 80012ac:	6013      	str	r3, [r2, #0]
            else GREEN++;
        }
        break;
 80012ae:	e04b      	b.n	8001348 <fsm_traffic_light+0x7f8>
            else GREEN++;
 80012b0:	4b2b      	ldr	r3, [pc, #172]	; (8001360 <fsm_traffic_light+0x810>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	3301      	adds	r3, #1
 80012b6:	4a2a      	ldr	r2, [pc, #168]	; (8001360 <fsm_traffic_light+0x810>)
 80012b8:	6013      	str	r3, [r2, #0]
        break;
 80012ba:	e045      	b.n	8001348 <fsm_traffic_light+0x7f8>

    case INC_GREEN:
        if (timer_flag[2] == 1) {
 80012bc:	4b25      	ldr	r3, [pc, #148]	; (8001354 <fsm_traffic_light+0x804>)
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d103      	bne.n	80012cc <fsm_traffic_light+0x77c>
            setTimer(2, 250);
 80012c4:	21fa      	movs	r1, #250	; 0xfa
 80012c6:	2002      	movs	r0, #2
 80012c8:	f000 fcbc 	bl	8001c44 <setTimer>
        }
        if (timer_flag[3] == 1) {
 80012cc:	4b21      	ldr	r3, [pc, #132]	; (8001354 <fsm_traffic_light+0x804>)
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d103      	bne.n	80012dc <fsm_traffic_light+0x78c>
            //            HAL_GPIO_TogglePin(G1_GPIO_Port, G1_Pin);
            //            HAL_GPIO_TogglePin(G2_GPIO_Port, G2_Pin);
            setTimer(3, 250);
 80012d4:	21fa      	movs	r1, #250	; 0xfa
 80012d6:	2003      	movs	r0, #3
 80012d8:	f000 fcb4 	bl	8001c44 <setTimer>
        }
        if (isButtonPressed(1) == 1) {
 80012dc:	2001      	movs	r0, #1
 80012de:	f7fe ff35 	bl	800014c <isButtonPressed>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d111      	bne.n	800130c <fsm_traffic_light+0x7bc>
            // stay and increment
            if (GREEN >= 99) GREEN = RED - AMBER;
 80012e8:	4b1d      	ldr	r3, [pc, #116]	; (8001360 <fsm_traffic_light+0x810>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2b62      	cmp	r3, #98	; 0x62
 80012ee:	dd07      	ble.n	8001300 <fsm_traffic_light+0x7b0>
 80012f0:	4b1c      	ldr	r3, [pc, #112]	; (8001364 <fsm_traffic_light+0x814>)
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	4b19      	ldr	r3, [pc, #100]	; (800135c <fsm_traffic_light+0x80c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	4a19      	ldr	r2, [pc, #100]	; (8001360 <fsm_traffic_light+0x810>)
 80012fc:	6013      	str	r3, [r2, #0]
            else GREEN++;
            break;
 80012fe:	e026      	b.n	800134e <fsm_traffic_light+0x7fe>
            else GREEN++;
 8001300:	4b17      	ldr	r3, [pc, #92]	; (8001360 <fsm_traffic_light+0x810>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	3301      	adds	r3, #1
 8001306:	4a16      	ldr	r2, [pc, #88]	; (8001360 <fsm_traffic_light+0x810>)
 8001308:	6013      	str	r3, [r2, #0]
            break;
 800130a:	e020      	b.n	800134e <fsm_traffic_light+0x7fe>
        }
        if (isButtonPressed(2) == 1) {
 800130c:	2002      	movs	r0, #2
 800130e:	f7fe ff1d 	bl	800014c <isButtonPressed>
 8001312:	4603      	mov	r3, r0
 8001314:	2b01      	cmp	r3, #1
 8001316:	d119      	bne.n	800134c <fsm_traffic_light+0x7fc>
            status = AUTO_GREEN;
 8001318:	4b0f      	ldr	r3, [pc, #60]	; (8001358 <fsm_traffic_light+0x808>)
 800131a:	2229      	movs	r2, #41	; 0x29
 800131c:	601a      	str	r2, [r3, #0]
            // RED = GREEN + AMBER; // left commented as original
            break;
 800131e:	e016      	b.n	800134e <fsm_traffic_light+0x7fe>
        }
        break;

    default:
        break;
 8001320:	bf00      	nop
 8001322:	e014      	b.n	800134e <fsm_traffic_light+0x7fe>
        break;
 8001324:	bf00      	nop
 8001326:	e012      	b.n	800134e <fsm_traffic_light+0x7fe>
        break;
 8001328:	bf00      	nop
 800132a:	e010      	b.n	800134e <fsm_traffic_light+0x7fe>
        break;
 800132c:	bf00      	nop
 800132e:	e00e      	b.n	800134e <fsm_traffic_light+0x7fe>
        break;
 8001330:	bf00      	nop
 8001332:	e00c      	b.n	800134e <fsm_traffic_light+0x7fe>
        break;
 8001334:	bf00      	nop
 8001336:	e00a      	b.n	800134e <fsm_traffic_light+0x7fe>
        break;
 8001338:	bf00      	nop
 800133a:	e008      	b.n	800134e <fsm_traffic_light+0x7fe>
        break;
 800133c:	bf00      	nop
 800133e:	e006      	b.n	800134e <fsm_traffic_light+0x7fe>
        break;
 8001340:	bf00      	nop
 8001342:	e004      	b.n	800134e <fsm_traffic_light+0x7fe>
        break;
 8001344:	bf00      	nop
 8001346:	e002      	b.n	800134e <fsm_traffic_light+0x7fe>
        break;
 8001348:	bf00      	nop
 800134a:	e000      	b.n	800134e <fsm_traffic_light+0x7fe>
        break;
 800134c:	bf00      	nop
    }
}
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	20000168 	.word	0x20000168
 8001358:	2000013c 	.word	0x2000013c
 800135c:	20000064 	.word	0x20000064
 8001360:	20000068 	.word	0x20000068
 8001364:	20000060 	.word	0x20000060

08001368 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x21 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af02      	add	r7, sp, #8
 800136e:	4603      	mov	r3, r0
 8001370:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	f023 030f 	bic.w	r3, r3, #15
 8001378:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	011b      	lsls	r3, r3, #4
 800137e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001380:	7bfb      	ldrb	r3, [r7, #15]
 8001382:	f043 030c 	orr.w	r3, r3, #12
 8001386:	b2db      	uxtb	r3, r3
 8001388:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	f043 0308 	orr.w	r3, r3, #8
 8001390:	b2db      	uxtb	r3, r3
 8001392:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001394:	7bbb      	ldrb	r3, [r7, #14]
 8001396:	f043 030c 	orr.w	r3, r3, #12
 800139a:	b2db      	uxtb	r3, r3
 800139c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800139e:	7bbb      	ldrb	r3, [r7, #14]
 80013a0:	f043 0308 	orr.w	r3, r3, #8
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80013a8:	f107 0208 	add.w	r2, r7, #8
 80013ac:	2364      	movs	r3, #100	; 0x64
 80013ae:	9300      	str	r3, [sp, #0]
 80013b0:	2304      	movs	r3, #4
 80013b2:	2142      	movs	r1, #66	; 0x42
 80013b4:	4803      	ldr	r0, [pc, #12]	; (80013c4 <lcd_send_cmd+0x5c>)
 80013b6:	f001 fa71 	bl	800289c <HAL_I2C_Master_Transmit>
}
 80013ba:	bf00      	nop
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000184 	.word	0x20000184

080013c8 <lcd_send_data>:

void lcd_send_data (char data)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af02      	add	r7, sp, #8
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	f023 030f 	bic.w	r3, r3, #15
 80013d8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	011b      	lsls	r3, r3, #4
 80013de:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80013e0:	7bfb      	ldrb	r3, [r7, #15]
 80013e2:	f043 030d 	orr.w	r3, r3, #13
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	f043 0309 	orr.w	r3, r3, #9
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80013f4:	7bbb      	ldrb	r3, [r7, #14]
 80013f6:	f043 030d 	orr.w	r3, r3, #13
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80013fe:	7bbb      	ldrb	r3, [r7, #14]
 8001400:	f043 0309 	orr.w	r3, r3, #9
 8001404:	b2db      	uxtb	r3, r3
 8001406:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001408:	f107 0208 	add.w	r2, r7, #8
 800140c:	2364      	movs	r3, #100	; 0x64
 800140e:	9300      	str	r3, [sp, #0]
 8001410:	2304      	movs	r3, #4
 8001412:	2142      	movs	r1, #66	; 0x42
 8001414:	4803      	ldr	r0, [pc, #12]	; (8001424 <lcd_send_data+0x5c>)
 8001416:	f001 fa41 	bl	800289c <HAL_I2C_Master_Transmit>
}
 800141a:	bf00      	nop
 800141c:	3710      	adds	r7, #16
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	20000184 	.word	0x20000184

08001428 <lcd_init>:

void lcd_init (void) {
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 800142c:	2033      	movs	r0, #51	; 0x33
 800142e:	f7ff ff9b 	bl	8001368 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8001432:	2032      	movs	r0, #50	; 0x32
 8001434:	f7ff ff98 	bl	8001368 <lcd_send_cmd>
	HAL_Delay(50);
 8001438:	2032      	movs	r0, #50	; 0x32
 800143a:	f000 fe05 	bl	8002048 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 800143e:	2028      	movs	r0, #40	; 0x28
 8001440:	f7ff ff92 	bl	8001368 <lcd_send_cmd>
	HAL_Delay(50);
 8001444:	2032      	movs	r0, #50	; 0x32
 8001446:	f000 fdff 	bl	8002048 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 800144a:	2001      	movs	r0, #1
 800144c:	f7ff ff8c 	bl	8001368 <lcd_send_cmd>
	HAL_Delay(50);
 8001450:	2032      	movs	r0, #50	; 0x32
 8001452:	f000 fdf9 	bl	8002048 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8001456:	2006      	movs	r0, #6
 8001458:	f7ff ff86 	bl	8001368 <lcd_send_cmd>
	HAL_Delay(50);
 800145c:	2032      	movs	r0, #50	; 0x32
 800145e:	f000 fdf3 	bl	8002048 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */	
 8001462:	200c      	movs	r0, #12
 8001464:	f7ff ff80 	bl	8001368 <lcd_send_cmd>
	HAL_Delay(50);
 8001468:	2032      	movs	r0, #50	; 0x32
 800146a:	f000 fded 	bl	8002048 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 800146e:	2002      	movs	r0, #2
 8001470:	f7ff ff7a 	bl	8001368 <lcd_send_cmd>
	HAL_Delay(50);
 8001474:	2032      	movs	r0, #50	; 0x32
 8001476:	f000 fde7 	bl	8002048 <HAL_Delay>
	lcd_send_cmd (0x80);
 800147a:	2080      	movs	r0, #128	; 0x80
 800147c:	f7ff ff74 	bl	8001368 <lcd_send_cmd>
}
 8001480:	bf00      	nop
 8001482:	bd80      	pop	{r7, pc}

08001484 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800148c:	e006      	b.n	800149c <lcd_send_string+0x18>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	1c5a      	adds	r2, r3, #1
 8001492:	607a      	str	r2, [r7, #4]
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff ff96 	bl	80013c8 <lcd_send_data>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d1f4      	bne.n	800148e <lcd_send_string+0xa>
}
 80014a4:	bf00      	nop
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <lcd_clear_display>:

void lcd_clear_display (void)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 80014b2:	2001      	movs	r0, #1
 80014b4:	f7ff ff58 	bl	8001368 <lcd_send_cmd>
}
 80014b8:	bf00      	nop
 80014ba:	bd80      	pop	{r7, pc}

080014bc <lcd_goto_XY>:

void lcd_goto_XY(int row, int col)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if (row == 0)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d104      	bne.n	80014d6 <lcd_goto_XY+0x1a>
	{
		pos_Addr = 0x80 + col;
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	3b80      	subs	r3, #128	; 0x80
 80014d2:	73fb      	strb	r3, [r7, #15]
 80014d4:	e00b      	b.n	80014ee <lcd_goto_XY+0x32>
	}
	else if (row == 1)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d104      	bne.n	80014e6 <lcd_goto_XY+0x2a>
	{
		pos_Addr = 0xC0 + col;
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	3b40      	subs	r3, #64	; 0x40
 80014e2:	73fb      	strb	r3, [r7, #15]
 80014e4:	e003      	b.n	80014ee <lcd_goto_XY+0x32>
	}
	else
	{
		pos_Addr = 0x80 + col;
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	3b80      	subs	r3, #128	; 0x80
 80014ec:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ff39 	bl	8001368 <lcd_send_cmd>
}
 80014f6:	bf00      	nop
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
	...

08001500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001504:	f000 fd3e 	bl	8001f84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001508:	f000 f844 	bl	8001594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800150c:	f000 f8f8 	bl	8001700 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001510:	f000 f87c 	bl	800160c <MX_I2C1_Init>
  MX_TIM2_Init();
 8001514:	f000 f8a8 	bl	8001668 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2);
 8001518:	4818      	ldr	r0, [pc, #96]	; (800157c <main+0x7c>)
 800151a:	f002 f961 	bl	80037e0 <HAL_TIM_Base_Start_IT>
  lcd_init();
 800151e:	f7ff ff83 	bl	8001428 <lcd_init>
  lcd_clear_display();
 8001522:	f7ff ffc4 	bl	80014ae <lcd_clear_display>
  lcd_goto_XY(0, 0);
 8001526:	2100      	movs	r1, #0
 8001528:	2000      	movs	r0, #0
 800152a:	f7ff ffc7 	bl	80014bc <lcd_goto_XY>
  lcd_send_string(" Xin chao VXL");
 800152e:	4814      	ldr	r0, [pc, #80]	; (8001580 <main+0x80>)
 8001530:	f7ff ffa8 	bl	8001484 <lcd_send_string>
  lcd_goto_XY(1, 0);
 8001534:	2100      	movs	r1, #0
 8001536:	2001      	movs	r0, #1
 8001538:	f7ff ffc0 	bl	80014bc <lcd_goto_XY>
  lcd_send_string(" Vi xu ly");
 800153c:	4811      	ldr	r0, [pc, #68]	; (8001584 <main+0x84>)
 800153e:	f7ff ffa1 	bl	8001484 <lcd_send_string>
	  SCH_INIT();
 8001542:	f000 f987 	bl	8001854 <SCH_INIT>
	        SCH_Add_Task(timerRun,5,1);
 8001546:	2201      	movs	r2, #1
 8001548:	2105      	movs	r1, #5
 800154a:	480f      	ldr	r0, [pc, #60]	; (8001588 <main+0x88>)
 800154c:	f000 fa6e 	bl	8001a2c <SCH_Add_Task>
	        SCH_Add_Task(getKeyInput,10,1);
 8001550:	2201      	movs	r2, #1
 8001552:	210a      	movs	r1, #10
 8001554:	480d      	ldr	r0, [pc, #52]	; (800158c <main+0x8c>)
 8001556:	f000 fa69 	bl	8001a2c <SCH_Add_Task>
	        setTime();
 800155a:	f000 facb 	bl	8001af4 <setTime>
//        SCH_Add_Task(toggleYellow,3,100);
//        SCH_Add_Task(toggleGreen,1,100);
//        SCH_Add_Task(toggleButton1, 50, 0);
//        SCH_Add_Task(toggleButton1, 51, 0);
//        SCH_Add_Task(toggleButton1, 52, 0);
      SCH_Add_Task(toggleButton3, 500, 500);
 800155e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001562:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001566:	480a      	ldr	r0, [pc, #40]	; (8001590 <main+0x90>)
 8001568:	f000 fa60 	bl	8001a2c <SCH_Add_Task>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  SCH_Dispatcher();
 800156c:	f000 fa8c 	bl	8001a88 <SCH_Dispatcher>
	  fsm_traffic_light();
 8001570:	f7ff faee 	bl	8000b50 <fsm_traffic_light>
	  fsm_perdes();
 8001574:	f7ff f9de 	bl	8000934 <fsm_perdes>
	  SCH_Dispatcher();
 8001578:	e7f8      	b.n	800156c <main+0x6c>
 800157a:	bf00      	nop
 800157c:	200001d8 	.word	0x200001d8
 8001580:	08004190 	.word	0x08004190
 8001584:	080041a0 	.word	0x080041a0
 8001588:	08001cb1 	.word	0x08001cb1
 800158c:	080001a1 	.word	0x080001a1
 8001590:	080004bd 	.word	0x080004bd

08001594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b090      	sub	sp, #64	; 0x40
 8001598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800159a:	f107 0318 	add.w	r3, r7, #24
 800159e:	2228      	movs	r2, #40	; 0x28
 80015a0:	2100      	movs	r1, #0
 80015a2:	4618      	mov	r0, r3
 80015a4:	f002 fcf8 	bl	8003f98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a8:	1d3b      	adds	r3, r7, #4
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	605a      	str	r2, [r3, #4]
 80015b0:	609a      	str	r2, [r3, #8]
 80015b2:	60da      	str	r2, [r3, #12]
 80015b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015b6:	2302      	movs	r3, #2
 80015b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015ba:	2301      	movs	r3, #1
 80015bc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015be:	2310      	movs	r3, #16
 80015c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015c2:	2300      	movs	r3, #0
 80015c4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015c6:	f107 0318 	add.w	r3, r7, #24
 80015ca:	4618      	mov	r0, r3
 80015cc:	f001 fcbe 	bl	8002f4c <HAL_RCC_OscConfig>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <SystemClock_Config+0x46>
  {
    Error_Handler();
 80015d6:	f000 f937 	bl	8001848 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015da:	230f      	movs	r3, #15
 80015dc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80015de:	2300      	movs	r3, #0
 80015e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015e2:	2300      	movs	r3, #0
 80015e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015e6:	2300      	movs	r3, #0
 80015e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015ee:	1d3b      	adds	r3, r7, #4
 80015f0:	2100      	movs	r1, #0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f001 ff2a 	bl	800344c <HAL_RCC_ClockConfig>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80015fe:	f000 f923 	bl	8001848 <Error_Handler>
  }
}
 8001602:	bf00      	nop
 8001604:	3740      	adds	r7, #64	; 0x40
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
	...

0800160c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001610:	4b12      	ldr	r3, [pc, #72]	; (800165c <MX_I2C1_Init+0x50>)
 8001612:	4a13      	ldr	r2, [pc, #76]	; (8001660 <MX_I2C1_Init+0x54>)
 8001614:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001616:	4b11      	ldr	r3, [pc, #68]	; (800165c <MX_I2C1_Init+0x50>)
 8001618:	4a12      	ldr	r2, [pc, #72]	; (8001664 <MX_I2C1_Init+0x58>)
 800161a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800161c:	4b0f      	ldr	r3, [pc, #60]	; (800165c <MX_I2C1_Init+0x50>)
 800161e:	2200      	movs	r2, #0
 8001620:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001622:	4b0e      	ldr	r3, [pc, #56]	; (800165c <MX_I2C1_Init+0x50>)
 8001624:	2200      	movs	r2, #0
 8001626:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001628:	4b0c      	ldr	r3, [pc, #48]	; (800165c <MX_I2C1_Init+0x50>)
 800162a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800162e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001630:	4b0a      	ldr	r3, [pc, #40]	; (800165c <MX_I2C1_Init+0x50>)
 8001632:	2200      	movs	r2, #0
 8001634:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001636:	4b09      	ldr	r3, [pc, #36]	; (800165c <MX_I2C1_Init+0x50>)
 8001638:	2200      	movs	r2, #0
 800163a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800163c:	4b07      	ldr	r3, [pc, #28]	; (800165c <MX_I2C1_Init+0x50>)
 800163e:	2200      	movs	r2, #0
 8001640:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001642:	4b06      	ldr	r3, [pc, #24]	; (800165c <MX_I2C1_Init+0x50>)
 8001644:	2200      	movs	r2, #0
 8001646:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001648:	4804      	ldr	r0, [pc, #16]	; (800165c <MX_I2C1_Init+0x50>)
 800164a:	f000 ffe3 	bl	8002614 <HAL_I2C_Init>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001654:	f000 f8f8 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001658:	bf00      	nop
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000184 	.word	0x20000184
 8001660:	40005400 	.word	0x40005400
 8001664:	000186a0 	.word	0x000186a0

08001668 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b086      	sub	sp, #24
 800166c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800166e:	f107 0308 	add.w	r3, r7, #8
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	605a      	str	r2, [r3, #4]
 8001678:	609a      	str	r2, [r3, #8]
 800167a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800167c:	463b      	mov	r3, r7
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
 8001682:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001684:	4b1d      	ldr	r3, [pc, #116]	; (80016fc <MX_TIM2_Init+0x94>)
 8001686:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800168a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800168c:	4b1b      	ldr	r3, [pc, #108]	; (80016fc <MX_TIM2_Init+0x94>)
 800168e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001692:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001694:	4b19      	ldr	r3, [pc, #100]	; (80016fc <MX_TIM2_Init+0x94>)
 8001696:	2200      	movs	r2, #0
 8001698:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800169a:	4b18      	ldr	r3, [pc, #96]	; (80016fc <MX_TIM2_Init+0x94>)
 800169c:	2209      	movs	r2, #9
 800169e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a0:	4b16      	ldr	r3, [pc, #88]	; (80016fc <MX_TIM2_Init+0x94>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016a6:	4b15      	ldr	r3, [pc, #84]	; (80016fc <MX_TIM2_Init+0x94>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016ac:	4813      	ldr	r0, [pc, #76]	; (80016fc <MX_TIM2_Init+0x94>)
 80016ae:	f002 f847 	bl	8003740 <HAL_TIM_Base_Init>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80016b8:	f000 f8c6 	bl	8001848 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016c2:	f107 0308 	add.w	r3, r7, #8
 80016c6:	4619      	mov	r1, r3
 80016c8:	480c      	ldr	r0, [pc, #48]	; (80016fc <MX_TIM2_Init+0x94>)
 80016ca:	f002 f9cb 	bl	8003a64 <HAL_TIM_ConfigClockSource>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80016d4:	f000 f8b8 	bl	8001848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016d8:	2300      	movs	r3, #0
 80016da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016dc:	2300      	movs	r3, #0
 80016de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016e0:	463b      	mov	r3, r7
 80016e2:	4619      	mov	r1, r3
 80016e4:	4805      	ldr	r0, [pc, #20]	; (80016fc <MX_TIM2_Init+0x94>)
 80016e6:	f002 fbad 	bl	8003e44 <HAL_TIMEx_MasterConfigSynchronization>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80016f0:	f000 f8aa 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016f4:	bf00      	nop
 80016f6:	3718      	adds	r7, #24
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	200001d8 	.word	0x200001d8

08001700 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001706:	f107 0310 	add.w	r3, r7, #16
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
 8001710:	609a      	str	r2, [r3, #8]
 8001712:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001714:	4b43      	ldr	r3, [pc, #268]	; (8001824 <MX_GPIO_Init+0x124>)
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	4a42      	ldr	r2, [pc, #264]	; (8001824 <MX_GPIO_Init+0x124>)
 800171a:	f043 0304 	orr.w	r3, r3, #4
 800171e:	6193      	str	r3, [r2, #24]
 8001720:	4b40      	ldr	r3, [pc, #256]	; (8001824 <MX_GPIO_Init+0x124>)
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	f003 0304 	and.w	r3, r3, #4
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800172c:	4b3d      	ldr	r3, [pc, #244]	; (8001824 <MX_GPIO_Init+0x124>)
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	4a3c      	ldr	r2, [pc, #240]	; (8001824 <MX_GPIO_Init+0x124>)
 8001732:	f043 0310 	orr.w	r3, r3, #16
 8001736:	6193      	str	r3, [r2, #24]
 8001738:	4b3a      	ldr	r3, [pc, #232]	; (8001824 <MX_GPIO_Init+0x124>)
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	f003 0310 	and.w	r3, r3, #16
 8001740:	60bb      	str	r3, [r7, #8]
 8001742:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001744:	4b37      	ldr	r3, [pc, #220]	; (8001824 <MX_GPIO_Init+0x124>)
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	4a36      	ldr	r2, [pc, #216]	; (8001824 <MX_GPIO_Init+0x124>)
 800174a:	f043 0308 	orr.w	r3, r3, #8
 800174e:	6193      	str	r3, [r2, #24]
 8001750:	4b34      	ldr	r3, [pc, #208]	; (8001824 <MX_GPIO_Init+0x124>)
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	f003 0308 	and.w	r3, r3, #8
 8001758:	607b      	str	r3, [r7, #4]
 800175a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 800175c:	2200      	movs	r2, #0
 800175e:	21f0      	movs	r1, #240	; 0xf0
 8001760:	4831      	ldr	r0, [pc, #196]	; (8001828 <MX_GPIO_Init+0x128>)
 8001762:	f000 ff3e 	bl	80025e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8001766:	2200      	movs	r2, #0
 8001768:	2110      	movs	r1, #16
 800176a:	4830      	ldr	r0, [pc, #192]	; (800182c <MX_GPIO_Init+0x12c>)
 800176c:	f000 ff39 	bl	80025e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG2_Pin|SEG3_Pin|BIT3_Pin|SEG6_Pin
 8001770:	2200      	movs	r2, #0
 8001772:	f643 413b 	movw	r1, #15419	; 0x3c3b
 8001776:	482e      	ldr	r0, [pc, #184]	; (8001830 <MX_GPIO_Init+0x130>)
 8001778:	f000 ff33 	bl	80025e2 <HAL_GPIO_WritePin>
                          |SEG5_Pin|SEG1_Pin|BIT2_Pin|BIT4_Pin
                          |BIT1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin;
 800177c:	23f0      	movs	r3, #240	; 0xf0
 800177e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001780:	2301      	movs	r3, #1
 8001782:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001788:	2302      	movs	r3, #2
 800178a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178c:	f107 0310 	add.w	r3, r7, #16
 8001790:	4619      	mov	r1, r3
 8001792:	4825      	ldr	r0, [pc, #148]	; (8001828 <MX_GPIO_Init+0x128>)
 8001794:	f000 fd8a 	bl	80022ac <HAL_GPIO_Init>

  /*Configure GPIO pin : SEG0_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin;
 8001798:	2310      	movs	r3, #16
 800179a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179c:	2301      	movs	r3, #1
 800179e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a0:	2300      	movs	r3, #0
 80017a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a4:	2302      	movs	r3, #2
 80017a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SEG0_GPIO_Port, &GPIO_InitStruct);
 80017a8:	f107 0310 	add.w	r3, r7, #16
 80017ac:	4619      	mov	r1, r3
 80017ae:	481f      	ldr	r0, [pc, #124]	; (800182c <MX_GPIO_Init+0x12c>)
 80017b0:	f000 fd7c 	bl	80022ac <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG2_Pin SEG3_Pin BIT3_Pin SEG6_Pin
                           SEG5_Pin SEG1_Pin BIT2_Pin BIT4_Pin
                           BIT1_Pin */
  GPIO_InitStruct.Pin = SEG2_Pin|SEG3_Pin|BIT3_Pin|SEG6_Pin
 80017b4:	f643 433b 	movw	r3, #15419	; 0x3c3b
 80017b8:	613b      	str	r3, [r7, #16]
                          |SEG5_Pin|SEG1_Pin|BIT2_Pin|BIT4_Pin
                          |BIT1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ba:	2301      	movs	r3, #1
 80017bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	2300      	movs	r3, #0
 80017c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c2:	2302      	movs	r3, #2
 80017c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c6:	f107 0310 	add.w	r3, r7, #16
 80017ca:	4619      	mov	r1, r3
 80017cc:	4818      	ldr	r0, [pc, #96]	; (8001830 <MX_GPIO_Init+0x130>)
 80017ce:	f000 fd6d 	bl	80022ac <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80017d2:	2380      	movs	r3, #128	; 0x80
 80017d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017da:	2300      	movs	r3, #0
 80017dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80017de:	f107 0310 	add.w	r3, r7, #16
 80017e2:	4619      	mov	r1, r3
 80017e4:	4811      	ldr	r0, [pc, #68]	; (800182c <MX_GPIO_Init+0x12c>)
 80017e6:	f000 fd61 	bl	80022ac <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN3_Pin BTN4_Pin */
  GPIO_InitStruct.Pin = BTN3_Pin|BTN4_Pin;
 80017ea:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017f0:	2300      	movs	r3, #0
 80017f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f8:	f107 0310 	add.w	r3, r7, #16
 80017fc:	4619      	mov	r1, r3
 80017fe:	480a      	ldr	r0, [pc, #40]	; (8001828 <MX_GPIO_Init+0x128>)
 8001800:	f000 fd54 	bl	80022ac <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8001804:	2340      	movs	r3, #64	; 0x40
 8001806:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8001810:	f107 0310 	add.w	r3, r7, #16
 8001814:	4619      	mov	r1, r3
 8001816:	4806      	ldr	r0, [pc, #24]	; (8001830 <MX_GPIO_Init+0x130>)
 8001818:	f000 fd48 	bl	80022ac <HAL_GPIO_Init>

}
 800181c:	bf00      	nop
 800181e:	3720      	adds	r7, #32
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40021000 	.word	0x40021000
 8001828:	40010800 	.word	0x40010800
 800182c:	40011000 	.word	0x40011000
 8001830:	40010c00 	.word	0x40010c00

08001834 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim){
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
//	timerRun();
//	getKeyInput();
	SCH_Update();
 800183c:	f000 f822 	bl	8001884 <SCH_Update>
}
 8001840:	bf00      	nop
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800184c:	b672      	cpsid	i
}
 800184e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001850:	e7fe      	b.n	8001850 <Error_Handler+0x8>
	...

08001854 <SCH_INIT>:
ERROR_CODE errorCode = NO_ERROR;
ERROR_CODE lastError = NO_ERROR;

char str[50];

void SCH_INIT(){
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
	Tlist.head = NULL;
 8001858:	4b07      	ldr	r3, [pc, #28]	; (8001878 <SCH_INIT+0x24>)
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
	Tlist.size = 0;
 800185e:	4b06      	ldr	r3, [pc, #24]	; (8001878 <SCH_INIT+0x24>)
 8001860:	2200      	movs	r2, #0
 8001862:	605a      	str	r2, [r3, #4]
	Tcounter = 0;
 8001864:	4b05      	ldr	r3, [pc, #20]	; (800187c <SCH_INIT+0x28>)
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
	errorCode = NO_ERROR;
 800186a:	4b05      	ldr	r3, [pc, #20]	; (8001880 <SCH_INIT+0x2c>)
 800186c:	2200      	movs	r2, #0
 800186e:	701a      	strb	r2, [r3, #0]
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr
 8001878:	20000254 	.word	0x20000254
 800187c:	20000150 	.word	0x20000150
 8001880:	20000154 	.word	0x20000154

08001884 <SCH_Update>:

void SCH_Update(){
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
	timestamp += 10;
 8001888:	4b0b      	ldr	r3, [pc, #44]	; (80018b8 <SCH_Update+0x34>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	330a      	adds	r3, #10
 800188e:	4a0a      	ldr	r2, [pc, #40]	; (80018b8 <SCH_Update+0x34>)
 8001890:	6013      	str	r3, [r2, #0]
	if (Tlist.size && Tlist.head->Delay > 0){
 8001892:	4b0a      	ldr	r3, [pc, #40]	; (80018bc <SCH_Update+0x38>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d009      	beq.n	80018ae <SCH_Update+0x2a>
 800189a:	4b08      	ldr	r3, [pc, #32]	; (80018bc <SCH_Update+0x38>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d004      	beq.n	80018ae <SCH_Update+0x2a>
		Tlist.head->Delay--;
 80018a4:	4b05      	ldr	r3, [pc, #20]	; (80018bc <SCH_Update+0x38>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	689a      	ldr	r2, [r3, #8]
 80018aa:	3a01      	subs	r2, #1
 80018ac:	609a      	str	r2, [r3, #8]
	}
}
 80018ae:	bf00      	nop
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bc80      	pop	{r7}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	20000148 	.word	0x20000148
 80018bc:	20000254 	.word	0x20000254

080018c0 <deleteTask>:

int deleteTask (uint32_t ID){
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
	if (Tlist.size == 0) return 1;
 80018c8:	4b20      	ldr	r3, [pc, #128]	; (800194c <deleteTask+0x8c>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d101      	bne.n	80018d4 <deleteTask+0x14>
 80018d0:	2301      	movs	r3, #1
 80018d2:	e036      	b.n	8001942 <deleteTask+0x82>
	Task_Control *curr = Tlist.head;
 80018d4:	4b1d      	ldr	r3, [pc, #116]	; (800194c <deleteTask+0x8c>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	60fb      	str	r3, [r7, #12]
	Task_Control *prev = NULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	60bb      	str	r3, [r7, #8]
	while (curr != NULL){
 80018de:	e02c      	b.n	800193a <deleteTask+0x7a>
		if (ID == curr->TaskID){
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d122      	bne.n	8001930 <deleteTask+0x70>
			//found task
			if (prev == NULL){
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d104      	bne.n	80018fa <deleteTask+0x3a>
				//delete 1st task in list
				Tlist.head = curr->nextTask;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	691b      	ldr	r3, [r3, #16]
 80018f4:	4a15      	ldr	r2, [pc, #84]	; (800194c <deleteTask+0x8c>)
 80018f6:	6013      	str	r3, [r2, #0]
 80018f8:	e003      	b.n	8001902 <deleteTask+0x42>
			}else{
				prev->nextTask = curr->nextTask;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	691a      	ldr	r2, [r3, #16]
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	611a      	str	r2, [r3, #16]
			}
			if (curr->nextTask != NULL){
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	691b      	ldr	r3, [r3, #16]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d008      	beq.n	800191c <deleteTask+0x5c>
				curr->nextTask->Delay += curr->Delay;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	691b      	ldr	r3, [r3, #16]
 800190e:	6899      	ldr	r1, [r3, #8]
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	689a      	ldr	r2, [r3, #8]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	691b      	ldr	r3, [r3, #16]
 8001918:	440a      	add	r2, r1
 800191a:	609a      	str	r2, [r3, #8]
			}
			free(curr);
 800191c:	68f8      	ldr	r0, [r7, #12]
 800191e:	f002 fb33 	bl	8003f88 <free>
			Tlist.size--;
 8001922:	4b0a      	ldr	r3, [pc, #40]	; (800194c <deleteTask+0x8c>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	3b01      	subs	r3, #1
 8001928:	4a08      	ldr	r2, [pc, #32]	; (800194c <deleteTask+0x8c>)
 800192a:	6053      	str	r3, [r2, #4]
			return 0;
 800192c:	2300      	movs	r3, #0
 800192e:	e008      	b.n	8001942 <deleteTask+0x82>
		}
		prev = curr;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	60bb      	str	r3, [r7, #8]
		curr = curr->nextTask;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	691b      	ldr	r3, [r3, #16]
 8001938:	60fb      	str	r3, [r7, #12]
	while (curr != NULL){
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d1cf      	bne.n	80018e0 <deleteTask+0x20>
	}
	return 1;
 8001940:	2301      	movs	r3, #1
}
 8001942:	4618      	mov	r0, r3
 8001944:	3710      	adds	r7, #16
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	20000254 	.word	0x20000254

08001950 <SCH_Delete_Task>:

RETURN_CODE SCH_Delete_Task(const unsigned char TaskID){
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	71fb      	strb	r3, [r7, #7]
	RETURN_CODE returnCode;
	if (deleteTask(TaskID)){
 800195a:	79fb      	ldrb	r3, [r7, #7]
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff ffaf 	bl	80018c0 <deleteTask>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d002      	beq.n	800196e <SCH_Delete_Task+0x1e>
		returnCode = ERROR_SCH_CANNOT_DELETE_TASK;
 8001968:	2302      	movs	r3, #2
 800196a:	73fb      	strb	r3, [r7, #15]
 800196c:	e001      	b.n	8001972 <SCH_Delete_Task+0x22>
	}else{
		returnCode = NO_ERROR;
 800196e:	2300      	movs	r3, #0
 8001970:	73fb      	strb	r3, [r7, #15]
	}
	return returnCode;
 8001972:	7bfb      	ldrb	r3, [r7, #15]
}
 8001974:	4618      	mov	r0, r3
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <addTask>:

int addTask(Task_Control *task){
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
	if (Tlist.size >= SCH_MAX_TASKS){
 8001984:	4b28      	ldr	r3, [pc, #160]	; (8001a28 <addTask+0xac>)
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	2b1d      	cmp	r3, #29
 800198a:	d901      	bls.n	8001990 <addTask+0x14>
		return 1;
 800198c:	2301      	movs	r3, #1
 800198e:	e045      	b.n	8001a1c <addTask+0xa0>
	}
	if (Tlist.size == 0){
 8001990:	4b25      	ldr	r3, [pc, #148]	; (8001a28 <addTask+0xac>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d109      	bne.n	80019ac <addTask+0x30>
		Tlist.head = task;
 8001998:	4a23      	ldr	r2, [pc, #140]	; (8001a28 <addTask+0xac>)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6013      	str	r3, [r2, #0]
		Tlist.size++;
 800199e:	4b22      	ldr	r3, [pc, #136]	; (8001a28 <addTask+0xac>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	3301      	adds	r3, #1
 80019a4:	4a20      	ldr	r2, [pc, #128]	; (8001a28 <addTask+0xac>)
 80019a6:	6053      	str	r3, [r2, #4]
		return 0;
 80019a8:	2300      	movs	r3, #0
 80019aa:	e037      	b.n	8001a1c <addTask+0xa0>
	}
	Task_Control *curr = Tlist.head;
 80019ac:	4b1e      	ldr	r3, [pc, #120]	; (8001a28 <addTask+0xac>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	60fb      	str	r3, [r7, #12]
	Task_Control *prev = NULL;
 80019b2:	2300      	movs	r3, #0
 80019b4:	60bb      	str	r3, [r7, #8]
	while (curr != NULL && task->Delay >= curr->Delay){
 80019b6:	e00b      	b.n	80019d0 <addTask+0x54>
		task->Delay -= curr->Delay;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689a      	ldr	r2, [r3, #8]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	1ad2      	subs	r2, r2, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	609a      	str	r2, [r3, #8]
		prev = curr;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	60bb      	str	r3, [r7, #8]
		curr = curr->nextTask;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	691b      	ldr	r3, [r3, #16]
 80019ce:	60fb      	str	r3, [r7, #12]
	while (curr != NULL && task->Delay >= curr->Delay){
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d005      	beq.n	80019e2 <addTask+0x66>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	689a      	ldr	r2, [r3, #8]
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	429a      	cmp	r2, r3
 80019e0:	d2ea      	bcs.n	80019b8 <addTask+0x3c>
	}
	task->nextTask = curr;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	611a      	str	r2, [r3, #16]
	if (prev != NULL){
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d003      	beq.n	80019f6 <addTask+0x7a>
		prev->nextTask = task;
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	611a      	str	r2, [r3, #16]
 80019f4:	e002      	b.n	80019fc <addTask+0x80>
	}else{
		Tlist.head = task;
 80019f6:	4a0c      	ldr	r2, [pc, #48]	; (8001a28 <addTask+0xac>)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6013      	str	r3, [r2, #0]
	}
	if (curr != NULL){
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d006      	beq.n	8001a10 <addTask+0x94>
		curr->Delay -= task->Delay;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	689a      	ldr	r2, [r3, #8]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	1ad2      	subs	r2, r2, r3
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	609a      	str	r2, [r3, #8]
	}
	Tlist.size++;
 8001a10:	4b05      	ldr	r3, [pc, #20]	; (8001a28 <addTask+0xac>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	3301      	adds	r3, #1
 8001a16:	4a04      	ldr	r2, [pc, #16]	; (8001a28 <addTask+0xac>)
 8001a18:	6053      	str	r3, [r2, #4]
	return 0;
 8001a1a:	2300      	movs	r3, #0
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3714      	adds	r7, #20
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bc80      	pop	{r7}
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	20000254 	.word	0x20000254

08001a2c <SCH_Add_Task>:

unsigned char SCH_Add_Task(void (*func_ptr)(), unsigned int DELAY,
		unsigned int PERIOD){
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
	Task_Control *task = (Task_Control*)malloc(sizeof(Task_Control));
 8001a38:	2014      	movs	r0, #20
 8001a3a:	f002 fa9d 	bl	8003f78 <malloc>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	617b      	str	r3, [r7, #20]
	task->Delay = DELAY;
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	68ba      	ldr	r2, [r7, #8]
 8001a46:	609a      	str	r2, [r3, #8]
	task->Period = PERIOD;
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	60da      	str	r2, [r3, #12]
	task->TaskID = (++Tcounter)%256;
 8001a4e:	4b0d      	ldr	r3, [pc, #52]	; (8001a84 <SCH_Add_Task+0x58>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	3301      	adds	r3, #1
 8001a54:	4a0b      	ldr	r2, [pc, #44]	; (8001a84 <SCH_Add_Task+0x58>)
 8001a56:	6013      	str	r3, [r2, #0]
 8001a58:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <SCH_Add_Task+0x58>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	605a      	str	r2, [r3, #4]
	task->Task_ptr = func_ptr;
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	68fa      	ldr	r2, [r7, #12]
 8001a66:	601a      	str	r2, [r3, #0]
	task->nextTask = NULL;
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	611a      	str	r2, [r3, #16]
	addTask(task);
 8001a6e:	6978      	ldr	r0, [r7, #20]
 8001a70:	f7ff ff84 	bl	800197c <addTask>
	return task->TaskID;
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	b2db      	uxtb	r3, r3
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000150 	.word	0x20000150

08001a88 <SCH_Dispatcher>:

void SCH_Dispatcher(){
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
	while (Tlist.size != 0 && Tlist.head -> Delay == 0){
 8001a8e:	e01e      	b.n	8001ace <SCH_Dispatcher+0x46>
		uint32_t timeOut = timestamp;
 8001a90:	4b16      	ldr	r3, [pc, #88]	; (8001aec <SCH_Dispatcher+0x64>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	607b      	str	r3, [r7, #4]
		(*Tlist.head->Task_ptr)();
 8001a96:	4b16      	ldr	r3, [pc, #88]	; (8001af0 <SCH_Dispatcher+0x68>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4798      	blx	r3
		if (Tlist.head->Period) SCH_Add_Task(Tlist.head->Task_ptr, Tlist.head->Period,Tlist.head->Period);
 8001a9e:	4b14      	ldr	r3, [pc, #80]	; (8001af0 <SCH_Dispatcher+0x68>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d00b      	beq.n	8001ac0 <SCH_Dispatcher+0x38>
 8001aa8:	4b11      	ldr	r3, [pc, #68]	; (8001af0 <SCH_Dispatcher+0x68>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	6818      	ldr	r0, [r3, #0]
 8001aae:	4b10      	ldr	r3, [pc, #64]	; (8001af0 <SCH_Dispatcher+0x68>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	68d9      	ldr	r1, [r3, #12]
 8001ab4:	4b0e      	ldr	r3, [pc, #56]	; (8001af0 <SCH_Dispatcher+0x68>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	461a      	mov	r2, r3
 8001abc:	f7ff ffb6 	bl	8001a2c <SCH_Add_Task>
		SCH_Delete_Task(Tlist.head->TaskID);
 8001ac0:	4b0b      	ldr	r3, [pc, #44]	; (8001af0 <SCH_Dispatcher+0x68>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff41 	bl	8001950 <SCH_Delete_Task>
	while (Tlist.size != 0 && Tlist.head -> Delay == 0){
 8001ace:	4b08      	ldr	r3, [pc, #32]	; (8001af0 <SCH_Dispatcher+0x68>)
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d004      	beq.n	8001ae0 <SCH_Dispatcher+0x58>
 8001ad6:	4b06      	ldr	r3, [pc, #24]	; (8001af0 <SCH_Dispatcher+0x68>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d0d7      	beq.n	8001a90 <SCH_Dispatcher+0x8>
	}
	SCH_Report_Status();
 8001ae0:	f000 f8aa 	bl	8001c38 <SCH_Report_Status>
}
 8001ae4:	bf00      	nop
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20000148 	.word	0x20000148
 8001af0:	20000254 	.word	0x20000254

08001af4 <setTime>:



void setTime(){
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0

	        SCH_Add_Task(toggleButton0, timeset_traffic++, 0);
 8001afa:	4b48      	ldr	r3, [pc, #288]	; (8001c1c <setTime+0x128>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	1c5a      	adds	r2, r3, #1
 8001b00:	4946      	ldr	r1, [pc, #280]	; (8001c1c <setTime+0x128>)
 8001b02:	600a      	str	r2, [r1, #0]
 8001b04:	2200      	movs	r2, #0
 8001b06:	4619      	mov	r1, r3
 8001b08:	4845      	ldr	r0, [pc, #276]	; (8001c20 <setTime+0x12c>)
 8001b0a:	f7ff ff8f 	bl	8001a2c <SCH_Add_Task>
	        if(TimeRED) {
 8001b0e:	4b45      	ldr	r3, [pc, #276]	; (8001c24 <setTime+0x130>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d01e      	beq.n	8001b54 <setTime+0x60>
	        	for(int i = 0; i < TimeRED; i++)SCH_Add_Task(toggleButton1, timeset_traffic++, 0);
 8001b16:	2300      	movs	r3, #0
 8001b18:	60fb      	str	r3, [r7, #12]
 8001b1a:	e00c      	b.n	8001b36 <setTime+0x42>
 8001b1c:	4b3f      	ldr	r3, [pc, #252]	; (8001c1c <setTime+0x128>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	493e      	ldr	r1, [pc, #248]	; (8001c1c <setTime+0x128>)
 8001b24:	600a      	str	r2, [r1, #0]
 8001b26:	2200      	movs	r2, #0
 8001b28:	4619      	mov	r1, r3
 8001b2a:	483f      	ldr	r0, [pc, #252]	; (8001c28 <setTime+0x134>)
 8001b2c:	f7ff ff7e 	bl	8001a2c <SCH_Add_Task>
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	3301      	adds	r3, #1
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	4b3b      	ldr	r3, [pc, #236]	; (8001c24 <setTime+0x130>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	dbed      	blt.n	8001b1c <setTime+0x28>

				SCH_Add_Task(toggleButton2, timeset_traffic++, 0);
 8001b40:	4b36      	ldr	r3, [pc, #216]	; (8001c1c <setTime+0x128>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	1c5a      	adds	r2, r3, #1
 8001b46:	4935      	ldr	r1, [pc, #212]	; (8001c1c <setTime+0x128>)
 8001b48:	600a      	str	r2, [r1, #0]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4837      	ldr	r0, [pc, #220]	; (8001c2c <setTime+0x138>)
 8001b50:	f7ff ff6c 	bl	8001a2c <SCH_Add_Task>
	        }

	        SCH_Add_Task(toggleButton0, timeset_traffic++, 0);
 8001b54:	4b31      	ldr	r3, [pc, #196]	; (8001c1c <setTime+0x128>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	1c5a      	adds	r2, r3, #1
 8001b5a:	4930      	ldr	r1, [pc, #192]	; (8001c1c <setTime+0x128>)
 8001b5c:	600a      	str	r2, [r1, #0]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	4619      	mov	r1, r3
 8001b62:	482f      	ldr	r0, [pc, #188]	; (8001c20 <setTime+0x12c>)
 8001b64:	f7ff ff62 	bl	8001a2c <SCH_Add_Task>

	        if(TimeAmber) {
 8001b68:	4b31      	ldr	r3, [pc, #196]	; (8001c30 <setTime+0x13c>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d01e      	beq.n	8001bae <setTime+0xba>
	        	for(int i = 0; i < TimeAmber; i++)SCH_Add_Task(toggleButton1, timeset_traffic++, 0);
 8001b70:	2300      	movs	r3, #0
 8001b72:	60bb      	str	r3, [r7, #8]
 8001b74:	e00c      	b.n	8001b90 <setTime+0x9c>
 8001b76:	4b29      	ldr	r3, [pc, #164]	; (8001c1c <setTime+0x128>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	1c5a      	adds	r2, r3, #1
 8001b7c:	4927      	ldr	r1, [pc, #156]	; (8001c1c <setTime+0x128>)
 8001b7e:	600a      	str	r2, [r1, #0]
 8001b80:	2200      	movs	r2, #0
 8001b82:	4619      	mov	r1, r3
 8001b84:	4828      	ldr	r0, [pc, #160]	; (8001c28 <setTime+0x134>)
 8001b86:	f7ff ff51 	bl	8001a2c <SCH_Add_Task>
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	60bb      	str	r3, [r7, #8]
 8001b90:	4b27      	ldr	r3, [pc, #156]	; (8001c30 <setTime+0x13c>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	68ba      	ldr	r2, [r7, #8]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	dbed      	blt.n	8001b76 <setTime+0x82>
	        	SCH_Add_Task(toggleButton2, timeset_traffic++, 0);
 8001b9a:	4b20      	ldr	r3, [pc, #128]	; (8001c1c <setTime+0x128>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	1c5a      	adds	r2, r3, #1
 8001ba0:	491e      	ldr	r1, [pc, #120]	; (8001c1c <setTime+0x128>)
 8001ba2:	600a      	str	r2, [r1, #0]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	4820      	ldr	r0, [pc, #128]	; (8001c2c <setTime+0x138>)
 8001baa:	f7ff ff3f 	bl	8001a2c <SCH_Add_Task>
	         }

	        SCH_Add_Task(toggleButton0, timeset_traffic++, 0);
 8001bae:	4b1b      	ldr	r3, [pc, #108]	; (8001c1c <setTime+0x128>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	1c5a      	adds	r2, r3, #1
 8001bb4:	4919      	ldr	r1, [pc, #100]	; (8001c1c <setTime+0x128>)
 8001bb6:	600a      	str	r2, [r1, #0]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4818      	ldr	r0, [pc, #96]	; (8001c20 <setTime+0x12c>)
 8001bbe:	f7ff ff35 	bl	8001a2c <SCH_Add_Task>

	        if(TimeGreen) {
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	; (8001c34 <setTime+0x140>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d01e      	beq.n	8001c08 <setTime+0x114>

	        	for(int i = 0; i < TimeGreen; i++) SCH_Add_Task(toggleButton1, timeset_traffic++, 0);
 8001bca:	2300      	movs	r3, #0
 8001bcc:	607b      	str	r3, [r7, #4]
 8001bce:	e00c      	b.n	8001bea <setTime+0xf6>
 8001bd0:	4b12      	ldr	r3, [pc, #72]	; (8001c1c <setTime+0x128>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	1c5a      	adds	r2, r3, #1
 8001bd6:	4911      	ldr	r1, [pc, #68]	; (8001c1c <setTime+0x128>)
 8001bd8:	600a      	str	r2, [r1, #0]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4812      	ldr	r0, [pc, #72]	; (8001c28 <setTime+0x134>)
 8001be0:	f7ff ff24 	bl	8001a2c <SCH_Add_Task>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3301      	adds	r3, #1
 8001be8:	607b      	str	r3, [r7, #4]
 8001bea:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <setTime+0x140>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	dbed      	blt.n	8001bd0 <setTime+0xdc>
	           	SCH_Add_Task(toggleButton2, timeset_traffic++, 0);
 8001bf4:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <setTime+0x128>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	1c5a      	adds	r2, r3, #1
 8001bfa:	4908      	ldr	r1, [pc, #32]	; (8001c1c <setTime+0x128>)
 8001bfc:	600a      	str	r2, [r1, #0]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	4619      	mov	r1, r3
 8001c02:	480a      	ldr	r0, [pc, #40]	; (8001c2c <setTime+0x138>)
 8001c04:	f7ff ff12 	bl	8001a2c <SCH_Add_Task>
	           }

	        SCH_Add_Task(toggleButton0, 159, 0);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	219f      	movs	r1, #159	; 0x9f
 8001c0c:	4804      	ldr	r0, [pc, #16]	; (8001c20 <setTime+0x12c>)
 8001c0e:	f7ff ff0d 	bl	8001a2c <SCH_Add_Task>

}
 8001c12:	bf00      	nop
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20000074 	.word	0x20000074
 8001c20:	08000355 	.word	0x08000355
 8001c24:	2000006c 	.word	0x2000006c
 8001c28:	080003cd 	.word	0x080003cd
 8001c2c:	08000445 	.word	0x08000445
 8001c30:	2000014c 	.word	0x2000014c
 8001c34:	20000070 	.word	0x20000070

08001c38 <SCH_Report_Status>:
int errorCounter = 0;
void SCH_Report_Status(){
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
		if (--errorCounter == 0){
			errorCode = NO_ERROR;
		}
	}
#endif
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bc80      	pop	{r7}
 8001c42:	4770      	bx	lr

08001c44 <setTimer>:
int TIME_CYCLE=10;

int timer_counter[NUM_OF_TIMERS] = {0};
int timer_flag[NUM_OF_TIMERS] = {0};

void setTimer(int index, int duration){
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / TIME_CYCLE;
 8001c4e:	4b09      	ldr	r3, [pc, #36]	; (8001c74 <setTimer+0x30>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	683a      	ldr	r2, [r7, #0]
 8001c54:	fb92 f2f3 	sdiv	r2, r2, r3
 8001c58:	4907      	ldr	r1, [pc, #28]	; (8001c78 <setTimer+0x34>)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001c60:	4a06      	ldr	r2, [pc, #24]	; (8001c7c <setTimer+0x38>)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2100      	movs	r1, #0
 8001c66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc80      	pop	{r7}
 8001c72:	4770      	bx	lr
 8001c74:	20000078 	.word	0x20000078
 8001c78:	20000158 	.word	0x20000158
 8001c7c:	20000168 	.word	0x20000168

08001c80 <clearTimer>:

void clearTimer(int index){
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
	timer_counter[index] = 0;
 8001c88:	4a07      	ldr	r2, [pc, #28]	; (8001ca8 <clearTimer+0x28>)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_flag[index] = 0;
 8001c92:	4a06      	ldr	r2, [pc, #24]	; (8001cac <clearTimer+0x2c>)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2100      	movs	r1, #0
 8001c98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bc80      	pop	{r7}
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	20000158 	.word	0x20000158
 8001cac:	20000168 	.word	0x20000168

08001cb0 <timerRun>:

void timerRun(){
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_OF_TIMERS; i++){
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	607b      	str	r3, [r7, #4]
 8001cba:	e01c      	b.n	8001cf6 <timerRun+0x46>
		if (timer_counter[i] > 0){
 8001cbc:	4a12      	ldr	r2, [pc, #72]	; (8001d08 <timerRun+0x58>)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	dd13      	ble.n	8001cf0 <timerRun+0x40>
			timer_counter[i]--;
 8001cc8:	4a0f      	ldr	r2, [pc, #60]	; (8001d08 <timerRun+0x58>)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cd0:	1e5a      	subs	r2, r3, #1
 8001cd2:	490d      	ldr	r1, [pc, #52]	; (8001d08 <timerRun+0x58>)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0){
 8001cda:	4a0b      	ldr	r2, [pc, #44]	; (8001d08 <timerRun+0x58>)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	dc04      	bgt.n	8001cf0 <timerRun+0x40>
				timer_flag[i] = 1;
 8001ce6:	4a09      	ldr	r2, [pc, #36]	; (8001d0c <timerRun+0x5c>)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2101      	movs	r1, #1
 8001cec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_OF_TIMERS; i++){
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	607b      	str	r3, [r7, #4]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2b03      	cmp	r3, #3
 8001cfa:	dddf      	ble.n	8001cbc <timerRun+0xc>
			}
		}
	}
}
 8001cfc:	bf00      	nop
 8001cfe:	bf00      	nop
 8001d00:	370c      	adds	r7, #12
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bc80      	pop	{r7}
 8001d06:	4770      	bx	lr
 8001d08:	20000158 	.word	0x20000158
 8001d0c:	20000168 	.word	0x20000168

08001d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d16:	4b15      	ldr	r3, [pc, #84]	; (8001d6c <HAL_MspInit+0x5c>)
 8001d18:	699b      	ldr	r3, [r3, #24]
 8001d1a:	4a14      	ldr	r2, [pc, #80]	; (8001d6c <HAL_MspInit+0x5c>)
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	6193      	str	r3, [r2, #24]
 8001d22:	4b12      	ldr	r3, [pc, #72]	; (8001d6c <HAL_MspInit+0x5c>)
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	60bb      	str	r3, [r7, #8]
 8001d2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d2e:	4b0f      	ldr	r3, [pc, #60]	; (8001d6c <HAL_MspInit+0x5c>)
 8001d30:	69db      	ldr	r3, [r3, #28]
 8001d32:	4a0e      	ldr	r2, [pc, #56]	; (8001d6c <HAL_MspInit+0x5c>)
 8001d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d38:	61d3      	str	r3, [r2, #28]
 8001d3a:	4b0c      	ldr	r3, [pc, #48]	; (8001d6c <HAL_MspInit+0x5c>)
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d42:	607b      	str	r3, [r7, #4]
 8001d44:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d46:	4b0a      	ldr	r3, [pc, #40]	; (8001d70 <HAL_MspInit+0x60>)
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	4a04      	ldr	r2, [pc, #16]	; (8001d70 <HAL_MspInit+0x60>)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d62:	bf00      	nop
 8001d64:	3714      	adds	r7, #20
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	40010000 	.word	0x40010000

08001d74 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08a      	sub	sp, #40	; 0x28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d7c:	f107 0314 	add.w	r3, r7, #20
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a1d      	ldr	r2, [pc, #116]	; (8001e04 <HAL_I2C_MspInit+0x90>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d132      	bne.n	8001dfa <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d94:	4b1c      	ldr	r3, [pc, #112]	; (8001e08 <HAL_I2C_MspInit+0x94>)
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	4a1b      	ldr	r2, [pc, #108]	; (8001e08 <HAL_I2C_MspInit+0x94>)
 8001d9a:	f043 0308 	orr.w	r3, r3, #8
 8001d9e:	6193      	str	r3, [r2, #24]
 8001da0:	4b19      	ldr	r3, [pc, #100]	; (8001e08 <HAL_I2C_MspInit+0x94>)
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	f003 0308 	and.w	r3, r3, #8
 8001da8:	613b      	str	r3, [r7, #16]
 8001daa:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001dac:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001db0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001db2:	2312      	movs	r3, #18
 8001db4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001db6:	2303      	movs	r3, #3
 8001db8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dba:	f107 0314 	add.w	r3, r7, #20
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4812      	ldr	r0, [pc, #72]	; (8001e0c <HAL_I2C_MspInit+0x98>)
 8001dc2:	f000 fa73 	bl	80022ac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001dc6:	4b12      	ldr	r3, [pc, #72]	; (8001e10 <HAL_I2C_MspInit+0x9c>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	627b      	str	r3, [r7, #36]	; 0x24
 8001dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dce:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001dd2:	627b      	str	r3, [r7, #36]	; 0x24
 8001dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd6:	f043 0302 	orr.w	r3, r3, #2
 8001dda:	627b      	str	r3, [r7, #36]	; 0x24
 8001ddc:	4a0c      	ldr	r2, [pc, #48]	; (8001e10 <HAL_I2C_MspInit+0x9c>)
 8001dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de0:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001de2:	4b09      	ldr	r3, [pc, #36]	; (8001e08 <HAL_I2C_MspInit+0x94>)
 8001de4:	69db      	ldr	r3, [r3, #28]
 8001de6:	4a08      	ldr	r2, [pc, #32]	; (8001e08 <HAL_I2C_MspInit+0x94>)
 8001de8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001dec:	61d3      	str	r3, [r2, #28]
 8001dee:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <HAL_I2C_MspInit+0x94>)
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001df6:	60fb      	str	r3, [r7, #12]
 8001df8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001dfa:	bf00      	nop
 8001dfc:	3728      	adds	r7, #40	; 0x28
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40005400 	.word	0x40005400
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	40010c00 	.word	0x40010c00
 8001e10:	40010000 	.word	0x40010000

08001e14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e24:	d113      	bne.n	8001e4e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e26:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <HAL_TIM_Base_MspInit+0x44>)
 8001e28:	69db      	ldr	r3, [r3, #28]
 8001e2a:	4a0b      	ldr	r2, [pc, #44]	; (8001e58 <HAL_TIM_Base_MspInit+0x44>)
 8001e2c:	f043 0301 	orr.w	r3, r3, #1
 8001e30:	61d3      	str	r3, [r2, #28]
 8001e32:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <HAL_TIM_Base_MspInit+0x44>)
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2100      	movs	r1, #0
 8001e42:	201c      	movs	r0, #28
 8001e44:	f000 f9fb 	bl	800223e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e48:	201c      	movs	r0, #28
 8001e4a:	f000 fa14 	bl	8002276 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001e4e:	bf00      	nop
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40021000 	.word	0x40021000

08001e5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e60:	e7fe      	b.n	8001e60 <NMI_Handler+0x4>

08001e62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e62:	b480      	push	{r7}
 8001e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e66:	e7fe      	b.n	8001e66 <HardFault_Handler+0x4>

08001e68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e6c:	e7fe      	b.n	8001e6c <MemManage_Handler+0x4>

08001e6e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e72:	e7fe      	b.n	8001e72 <BusFault_Handler+0x4>

08001e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e78:	e7fe      	b.n	8001e78 <UsageFault_Handler+0x4>

08001e7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bc80      	pop	{r7}
 8001e84:	4770      	bx	lr

08001e86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e86:	b480      	push	{r7}
 8001e88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e8a:	bf00      	nop
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bc80      	pop	{r7}
 8001e90:	4770      	bx	lr

08001e92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e92:	b480      	push	{r7}
 8001e94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e96:	bf00      	nop
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr

08001e9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ea2:	f000 f8b5 	bl	8002010 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
	...

08001eac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001eb0:	4802      	ldr	r0, [pc, #8]	; (8001ebc <TIM2_IRQHandler+0x10>)
 8001eb2:	f001 fce7 	bl	8003884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	200001d8 	.word	0x200001d8

08001ec0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ec8:	4a14      	ldr	r2, [pc, #80]	; (8001f1c <_sbrk+0x5c>)
 8001eca:	4b15      	ldr	r3, [pc, #84]	; (8001f20 <_sbrk+0x60>)
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ed4:	4b13      	ldr	r3, [pc, #76]	; (8001f24 <_sbrk+0x64>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d102      	bne.n	8001ee2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001edc:	4b11      	ldr	r3, [pc, #68]	; (8001f24 <_sbrk+0x64>)
 8001ede:	4a12      	ldr	r2, [pc, #72]	; (8001f28 <_sbrk+0x68>)
 8001ee0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ee2:	4b10      	ldr	r3, [pc, #64]	; (8001f24 <_sbrk+0x64>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4413      	add	r3, r2
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d207      	bcs.n	8001f00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ef0:	f002 f818 	bl	8003f24 <__errno>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	220c      	movs	r2, #12
 8001ef8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001efa:	f04f 33ff 	mov.w	r3, #4294967295
 8001efe:	e009      	b.n	8001f14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f00:	4b08      	ldr	r3, [pc, #32]	; (8001f24 <_sbrk+0x64>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f06:	4b07      	ldr	r3, [pc, #28]	; (8001f24 <_sbrk+0x64>)
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	4a05      	ldr	r2, [pc, #20]	; (8001f24 <_sbrk+0x64>)
 8001f10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f12:	68fb      	ldr	r3, [r7, #12]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3718      	adds	r7, #24
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	20005000 	.word	0x20005000
 8001f20:	00000400 	.word	0x00000400
 8001f24:	20000178 	.word	0x20000178
 8001f28:	20000270 	.word	0x20000270

08001f2c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bc80      	pop	{r7}
 8001f36:	4770      	bx	lr

08001f38 <Reset_Handler>:
 8001f38:	f7ff fff8 	bl	8001f2c <SystemInit>
 8001f3c:	480b      	ldr	r0, [pc, #44]	; (8001f6c <LoopFillZerobss+0xe>)
 8001f3e:	490c      	ldr	r1, [pc, #48]	; (8001f70 <LoopFillZerobss+0x12>)
 8001f40:	4a0c      	ldr	r2, [pc, #48]	; (8001f74 <LoopFillZerobss+0x16>)
 8001f42:	2300      	movs	r3, #0
 8001f44:	e002      	b.n	8001f4c <LoopCopyDataInit>

08001f46 <CopyDataInit>:
 8001f46:	58d4      	ldr	r4, [r2, r3]
 8001f48:	50c4      	str	r4, [r0, r3]
 8001f4a:	3304      	adds	r3, #4

08001f4c <LoopCopyDataInit>:
 8001f4c:	18c4      	adds	r4, r0, r3
 8001f4e:	428c      	cmp	r4, r1
 8001f50:	d3f9      	bcc.n	8001f46 <CopyDataInit>
 8001f52:	4a09      	ldr	r2, [pc, #36]	; (8001f78 <LoopFillZerobss+0x1a>)
 8001f54:	4c09      	ldr	r4, [pc, #36]	; (8001f7c <LoopFillZerobss+0x1e>)
 8001f56:	2300      	movs	r3, #0
 8001f58:	e001      	b.n	8001f5e <LoopFillZerobss>

08001f5a <FillZerobss>:
 8001f5a:	6013      	str	r3, [r2, #0]
 8001f5c:	3204      	adds	r2, #4

08001f5e <LoopFillZerobss>:
 8001f5e:	42a2      	cmp	r2, r4
 8001f60:	d3fb      	bcc.n	8001f5a <FillZerobss>
 8001f62:	f001 ffe5 	bl	8003f30 <__libc_init_array>
 8001f66:	f7ff facb 	bl	8001500 <main>
 8001f6a:	4770      	bx	lr
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	200000ec 	.word	0x200000ec
 8001f74:	080041e0 	.word	0x080041e0
 8001f78:	200000ec 	.word	0x200000ec
 8001f7c:	20000270 	.word	0x20000270

08001f80 <ADC1_2_IRQHandler>:
 8001f80:	e7fe      	b.n	8001f80 <ADC1_2_IRQHandler>
	...

08001f84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f88:	4b08      	ldr	r3, [pc, #32]	; (8001fac <HAL_Init+0x28>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a07      	ldr	r2, [pc, #28]	; (8001fac <HAL_Init+0x28>)
 8001f8e:	f043 0310 	orr.w	r3, r3, #16
 8001f92:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f94:	2003      	movs	r0, #3
 8001f96:	f000 f947 	bl	8002228 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f9a:	200f      	movs	r0, #15
 8001f9c:	f000 f808 	bl	8001fb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fa0:	f7ff feb6 	bl	8001d10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	40022000 	.word	0x40022000

08001fb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fb8:	4b12      	ldr	r3, [pc, #72]	; (8002004 <HAL_InitTick+0x54>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	4b12      	ldr	r3, [pc, #72]	; (8002008 <HAL_InitTick+0x58>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f000 f95f 	bl	8002292 <HAL_SYSTICK_Config>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e00e      	b.n	8001ffc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b0f      	cmp	r3, #15
 8001fe2:	d80a      	bhi.n	8001ffa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	6879      	ldr	r1, [r7, #4]
 8001fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fec:	f000 f927 	bl	800223e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ff0:	4a06      	ldr	r2, [pc, #24]	; (800200c <HAL_InitTick+0x5c>)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	e000      	b.n	8001ffc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	2000007c 	.word	0x2000007c
 8002008:	20000084 	.word	0x20000084
 800200c:	20000080 	.word	0x20000080

08002010 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002014:	4b05      	ldr	r3, [pc, #20]	; (800202c <HAL_IncTick+0x1c>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	461a      	mov	r2, r3
 800201a:	4b05      	ldr	r3, [pc, #20]	; (8002030 <HAL_IncTick+0x20>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4413      	add	r3, r2
 8002020:	4a03      	ldr	r2, [pc, #12]	; (8002030 <HAL_IncTick+0x20>)
 8002022:	6013      	str	r3, [r2, #0]
}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr
 800202c:	20000084 	.word	0x20000084
 8002030:	2000025c 	.word	0x2000025c

08002034 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  return uwTick;
 8002038:	4b02      	ldr	r3, [pc, #8]	; (8002044 <HAL_GetTick+0x10>)
 800203a:	681b      	ldr	r3, [r3, #0]
}
 800203c:	4618      	mov	r0, r3
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr
 8002044:	2000025c 	.word	0x2000025c

08002048 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002050:	f7ff fff0 	bl	8002034 <HAL_GetTick>
 8002054:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002060:	d005      	beq.n	800206e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002062:	4b0a      	ldr	r3, [pc, #40]	; (800208c <HAL_Delay+0x44>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	461a      	mov	r2, r3
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	4413      	add	r3, r2
 800206c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800206e:	bf00      	nop
 8002070:	f7ff ffe0 	bl	8002034 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	429a      	cmp	r2, r3
 800207e:	d8f7      	bhi.n	8002070 <HAL_Delay+0x28>
  {
  }
}
 8002080:	bf00      	nop
 8002082:	bf00      	nop
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000084 	.word	0x20000084

08002090 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f003 0307 	and.w	r3, r3, #7
 800209e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020a0:	4b0c      	ldr	r3, [pc, #48]	; (80020d4 <__NVIC_SetPriorityGrouping+0x44>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020a6:	68ba      	ldr	r2, [r7, #8]
 80020a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020ac:	4013      	ands	r3, r2
 80020ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020c2:	4a04      	ldr	r2, [pc, #16]	; (80020d4 <__NVIC_SetPriorityGrouping+0x44>)
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	60d3      	str	r3, [r2, #12]
}
 80020c8:	bf00      	nop
 80020ca:	3714      	adds	r7, #20
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	e000ed00 	.word	0xe000ed00

080020d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020dc:	4b04      	ldr	r3, [pc, #16]	; (80020f0 <__NVIC_GetPriorityGrouping+0x18>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	0a1b      	lsrs	r3, r3, #8
 80020e2:	f003 0307 	and.w	r3, r3, #7
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	e000ed00 	.word	0xe000ed00

080020f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002102:	2b00      	cmp	r3, #0
 8002104:	db0b      	blt.n	800211e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002106:	79fb      	ldrb	r3, [r7, #7]
 8002108:	f003 021f 	and.w	r2, r3, #31
 800210c:	4906      	ldr	r1, [pc, #24]	; (8002128 <__NVIC_EnableIRQ+0x34>)
 800210e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002112:	095b      	lsrs	r3, r3, #5
 8002114:	2001      	movs	r0, #1
 8002116:	fa00 f202 	lsl.w	r2, r0, r2
 800211a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800211e:	bf00      	nop
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	bc80      	pop	{r7}
 8002126:	4770      	bx	lr
 8002128:	e000e100 	.word	0xe000e100

0800212c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	4603      	mov	r3, r0
 8002134:	6039      	str	r1, [r7, #0]
 8002136:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213c:	2b00      	cmp	r3, #0
 800213e:	db0a      	blt.n	8002156 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	b2da      	uxtb	r2, r3
 8002144:	490c      	ldr	r1, [pc, #48]	; (8002178 <__NVIC_SetPriority+0x4c>)
 8002146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214a:	0112      	lsls	r2, r2, #4
 800214c:	b2d2      	uxtb	r2, r2
 800214e:	440b      	add	r3, r1
 8002150:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002154:	e00a      	b.n	800216c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	b2da      	uxtb	r2, r3
 800215a:	4908      	ldr	r1, [pc, #32]	; (800217c <__NVIC_SetPriority+0x50>)
 800215c:	79fb      	ldrb	r3, [r7, #7]
 800215e:	f003 030f 	and.w	r3, r3, #15
 8002162:	3b04      	subs	r3, #4
 8002164:	0112      	lsls	r2, r2, #4
 8002166:	b2d2      	uxtb	r2, r2
 8002168:	440b      	add	r3, r1
 800216a:	761a      	strb	r2, [r3, #24]
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	bc80      	pop	{r7}
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	e000e100 	.word	0xe000e100
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002180:	b480      	push	{r7}
 8002182:	b089      	sub	sp, #36	; 0x24
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	f1c3 0307 	rsb	r3, r3, #7
 800219a:	2b04      	cmp	r3, #4
 800219c:	bf28      	it	cs
 800219e:	2304      	movcs	r3, #4
 80021a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	3304      	adds	r3, #4
 80021a6:	2b06      	cmp	r3, #6
 80021a8:	d902      	bls.n	80021b0 <NVIC_EncodePriority+0x30>
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	3b03      	subs	r3, #3
 80021ae:	e000      	b.n	80021b2 <NVIC_EncodePriority+0x32>
 80021b0:	2300      	movs	r3, #0
 80021b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b4:	f04f 32ff 	mov.w	r2, #4294967295
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43da      	mvns	r2, r3
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	401a      	ands	r2, r3
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021c8:	f04f 31ff 	mov.w	r1, #4294967295
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	fa01 f303 	lsl.w	r3, r1, r3
 80021d2:	43d9      	mvns	r1, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d8:	4313      	orrs	r3, r2
         );
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3724      	adds	r7, #36	; 0x24
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr

080021e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021f4:	d301      	bcc.n	80021fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021f6:	2301      	movs	r3, #1
 80021f8:	e00f      	b.n	800221a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021fa:	4a0a      	ldr	r2, [pc, #40]	; (8002224 <SysTick_Config+0x40>)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3b01      	subs	r3, #1
 8002200:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002202:	210f      	movs	r1, #15
 8002204:	f04f 30ff 	mov.w	r0, #4294967295
 8002208:	f7ff ff90 	bl	800212c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800220c:	4b05      	ldr	r3, [pc, #20]	; (8002224 <SysTick_Config+0x40>)
 800220e:	2200      	movs	r2, #0
 8002210:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002212:	4b04      	ldr	r3, [pc, #16]	; (8002224 <SysTick_Config+0x40>)
 8002214:	2207      	movs	r2, #7
 8002216:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	e000e010 	.word	0xe000e010

08002228 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f7ff ff2d 	bl	8002090 <__NVIC_SetPriorityGrouping>
}
 8002236:	bf00      	nop
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800223e:	b580      	push	{r7, lr}
 8002240:	b086      	sub	sp, #24
 8002242:	af00      	add	r7, sp, #0
 8002244:	4603      	mov	r3, r0
 8002246:	60b9      	str	r1, [r7, #8]
 8002248:	607a      	str	r2, [r7, #4]
 800224a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800224c:	2300      	movs	r3, #0
 800224e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002250:	f7ff ff42 	bl	80020d8 <__NVIC_GetPriorityGrouping>
 8002254:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	68b9      	ldr	r1, [r7, #8]
 800225a:	6978      	ldr	r0, [r7, #20]
 800225c:	f7ff ff90 	bl	8002180 <NVIC_EncodePriority>
 8002260:	4602      	mov	r2, r0
 8002262:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002266:	4611      	mov	r1, r2
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff ff5f 	bl	800212c <__NVIC_SetPriority>
}
 800226e:	bf00      	nop
 8002270:	3718      	adds	r7, #24
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b082      	sub	sp, #8
 800227a:	af00      	add	r7, sp, #0
 800227c:	4603      	mov	r3, r0
 800227e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff ff35 	bl	80020f4 <__NVIC_EnableIRQ>
}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b082      	sub	sp, #8
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f7ff ffa2 	bl	80021e4 <SysTick_Config>
 80022a0:	4603      	mov	r3, r0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
	...

080022ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b08b      	sub	sp, #44	; 0x2c
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022b6:	2300      	movs	r3, #0
 80022b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022ba:	2300      	movs	r3, #0
 80022bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022be:	e169      	b.n	8002594 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022c0:	2201      	movs	r2, #1
 80022c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	69fa      	ldr	r2, [r7, #28]
 80022d0:	4013      	ands	r3, r2
 80022d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022d4:	69ba      	ldr	r2, [r7, #24]
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	429a      	cmp	r2, r3
 80022da:	f040 8158 	bne.w	800258e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	4a9a      	ldr	r2, [pc, #616]	; (800254c <HAL_GPIO_Init+0x2a0>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d05e      	beq.n	80023a6 <HAL_GPIO_Init+0xfa>
 80022e8:	4a98      	ldr	r2, [pc, #608]	; (800254c <HAL_GPIO_Init+0x2a0>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d875      	bhi.n	80023da <HAL_GPIO_Init+0x12e>
 80022ee:	4a98      	ldr	r2, [pc, #608]	; (8002550 <HAL_GPIO_Init+0x2a4>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d058      	beq.n	80023a6 <HAL_GPIO_Init+0xfa>
 80022f4:	4a96      	ldr	r2, [pc, #600]	; (8002550 <HAL_GPIO_Init+0x2a4>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d86f      	bhi.n	80023da <HAL_GPIO_Init+0x12e>
 80022fa:	4a96      	ldr	r2, [pc, #600]	; (8002554 <HAL_GPIO_Init+0x2a8>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d052      	beq.n	80023a6 <HAL_GPIO_Init+0xfa>
 8002300:	4a94      	ldr	r2, [pc, #592]	; (8002554 <HAL_GPIO_Init+0x2a8>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d869      	bhi.n	80023da <HAL_GPIO_Init+0x12e>
 8002306:	4a94      	ldr	r2, [pc, #592]	; (8002558 <HAL_GPIO_Init+0x2ac>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d04c      	beq.n	80023a6 <HAL_GPIO_Init+0xfa>
 800230c:	4a92      	ldr	r2, [pc, #584]	; (8002558 <HAL_GPIO_Init+0x2ac>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d863      	bhi.n	80023da <HAL_GPIO_Init+0x12e>
 8002312:	4a92      	ldr	r2, [pc, #584]	; (800255c <HAL_GPIO_Init+0x2b0>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d046      	beq.n	80023a6 <HAL_GPIO_Init+0xfa>
 8002318:	4a90      	ldr	r2, [pc, #576]	; (800255c <HAL_GPIO_Init+0x2b0>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d85d      	bhi.n	80023da <HAL_GPIO_Init+0x12e>
 800231e:	2b12      	cmp	r3, #18
 8002320:	d82a      	bhi.n	8002378 <HAL_GPIO_Init+0xcc>
 8002322:	2b12      	cmp	r3, #18
 8002324:	d859      	bhi.n	80023da <HAL_GPIO_Init+0x12e>
 8002326:	a201      	add	r2, pc, #4	; (adr r2, 800232c <HAL_GPIO_Init+0x80>)
 8002328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800232c:	080023a7 	.word	0x080023a7
 8002330:	08002381 	.word	0x08002381
 8002334:	08002393 	.word	0x08002393
 8002338:	080023d5 	.word	0x080023d5
 800233c:	080023db 	.word	0x080023db
 8002340:	080023db 	.word	0x080023db
 8002344:	080023db 	.word	0x080023db
 8002348:	080023db 	.word	0x080023db
 800234c:	080023db 	.word	0x080023db
 8002350:	080023db 	.word	0x080023db
 8002354:	080023db 	.word	0x080023db
 8002358:	080023db 	.word	0x080023db
 800235c:	080023db 	.word	0x080023db
 8002360:	080023db 	.word	0x080023db
 8002364:	080023db 	.word	0x080023db
 8002368:	080023db 	.word	0x080023db
 800236c:	080023db 	.word	0x080023db
 8002370:	08002389 	.word	0x08002389
 8002374:	0800239d 	.word	0x0800239d
 8002378:	4a79      	ldr	r2, [pc, #484]	; (8002560 <HAL_GPIO_Init+0x2b4>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d013      	beq.n	80023a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800237e:	e02c      	b.n	80023da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	623b      	str	r3, [r7, #32]
          break;
 8002386:	e029      	b.n	80023dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	3304      	adds	r3, #4
 800238e:	623b      	str	r3, [r7, #32]
          break;
 8002390:	e024      	b.n	80023dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	3308      	adds	r3, #8
 8002398:	623b      	str	r3, [r7, #32]
          break;
 800239a:	e01f      	b.n	80023dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	330c      	adds	r3, #12
 80023a2:	623b      	str	r3, [r7, #32]
          break;
 80023a4:	e01a      	b.n	80023dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d102      	bne.n	80023b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023ae:	2304      	movs	r3, #4
 80023b0:	623b      	str	r3, [r7, #32]
          break;
 80023b2:	e013      	b.n	80023dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d105      	bne.n	80023c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023bc:	2308      	movs	r3, #8
 80023be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	69fa      	ldr	r2, [r7, #28]
 80023c4:	611a      	str	r2, [r3, #16]
          break;
 80023c6:	e009      	b.n	80023dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023c8:	2308      	movs	r3, #8
 80023ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	69fa      	ldr	r2, [r7, #28]
 80023d0:	615a      	str	r2, [r3, #20]
          break;
 80023d2:	e003      	b.n	80023dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023d4:	2300      	movs	r3, #0
 80023d6:	623b      	str	r3, [r7, #32]
          break;
 80023d8:	e000      	b.n	80023dc <HAL_GPIO_Init+0x130>
          break;
 80023da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	2bff      	cmp	r3, #255	; 0xff
 80023e0:	d801      	bhi.n	80023e6 <HAL_GPIO_Init+0x13a>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	e001      	b.n	80023ea <HAL_GPIO_Init+0x13e>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	3304      	adds	r3, #4
 80023ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	2bff      	cmp	r3, #255	; 0xff
 80023f0:	d802      	bhi.n	80023f8 <HAL_GPIO_Init+0x14c>
 80023f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	e002      	b.n	80023fe <HAL_GPIO_Init+0x152>
 80023f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fa:	3b08      	subs	r3, #8
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	210f      	movs	r1, #15
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	fa01 f303 	lsl.w	r3, r1, r3
 800240c:	43db      	mvns	r3, r3
 800240e:	401a      	ands	r2, r3
 8002410:	6a39      	ldr	r1, [r7, #32]
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	fa01 f303 	lsl.w	r3, r1, r3
 8002418:	431a      	orrs	r2, r3
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002426:	2b00      	cmp	r3, #0
 8002428:	f000 80b1 	beq.w	800258e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800242c:	4b4d      	ldr	r3, [pc, #308]	; (8002564 <HAL_GPIO_Init+0x2b8>)
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	4a4c      	ldr	r2, [pc, #304]	; (8002564 <HAL_GPIO_Init+0x2b8>)
 8002432:	f043 0301 	orr.w	r3, r3, #1
 8002436:	6193      	str	r3, [r2, #24]
 8002438:	4b4a      	ldr	r3, [pc, #296]	; (8002564 <HAL_GPIO_Init+0x2b8>)
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	f003 0301 	and.w	r3, r3, #1
 8002440:	60bb      	str	r3, [r7, #8]
 8002442:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002444:	4a48      	ldr	r2, [pc, #288]	; (8002568 <HAL_GPIO_Init+0x2bc>)
 8002446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002448:	089b      	lsrs	r3, r3, #2
 800244a:	3302      	adds	r3, #2
 800244c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002450:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002454:	f003 0303 	and.w	r3, r3, #3
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	220f      	movs	r2, #15
 800245c:	fa02 f303 	lsl.w	r3, r2, r3
 8002460:	43db      	mvns	r3, r3
 8002462:	68fa      	ldr	r2, [r7, #12]
 8002464:	4013      	ands	r3, r2
 8002466:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a40      	ldr	r2, [pc, #256]	; (800256c <HAL_GPIO_Init+0x2c0>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d013      	beq.n	8002498 <HAL_GPIO_Init+0x1ec>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	4a3f      	ldr	r2, [pc, #252]	; (8002570 <HAL_GPIO_Init+0x2c4>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d00d      	beq.n	8002494 <HAL_GPIO_Init+0x1e8>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a3e      	ldr	r2, [pc, #248]	; (8002574 <HAL_GPIO_Init+0x2c8>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d007      	beq.n	8002490 <HAL_GPIO_Init+0x1e4>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4a3d      	ldr	r2, [pc, #244]	; (8002578 <HAL_GPIO_Init+0x2cc>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d101      	bne.n	800248c <HAL_GPIO_Init+0x1e0>
 8002488:	2303      	movs	r3, #3
 800248a:	e006      	b.n	800249a <HAL_GPIO_Init+0x1ee>
 800248c:	2304      	movs	r3, #4
 800248e:	e004      	b.n	800249a <HAL_GPIO_Init+0x1ee>
 8002490:	2302      	movs	r3, #2
 8002492:	e002      	b.n	800249a <HAL_GPIO_Init+0x1ee>
 8002494:	2301      	movs	r3, #1
 8002496:	e000      	b.n	800249a <HAL_GPIO_Init+0x1ee>
 8002498:	2300      	movs	r3, #0
 800249a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800249c:	f002 0203 	and.w	r2, r2, #3
 80024a0:	0092      	lsls	r2, r2, #2
 80024a2:	4093      	lsls	r3, r2
 80024a4:	68fa      	ldr	r2, [r7, #12]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024aa:	492f      	ldr	r1, [pc, #188]	; (8002568 <HAL_GPIO_Init+0x2bc>)
 80024ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ae:	089b      	lsrs	r3, r3, #2
 80024b0:	3302      	adds	r3, #2
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d006      	beq.n	80024d2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024c4:	4b2d      	ldr	r3, [pc, #180]	; (800257c <HAL_GPIO_Init+0x2d0>)
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	492c      	ldr	r1, [pc, #176]	; (800257c <HAL_GPIO_Init+0x2d0>)
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	608b      	str	r3, [r1, #8]
 80024d0:	e006      	b.n	80024e0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024d2:	4b2a      	ldr	r3, [pc, #168]	; (800257c <HAL_GPIO_Init+0x2d0>)
 80024d4:	689a      	ldr	r2, [r3, #8]
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	43db      	mvns	r3, r3
 80024da:	4928      	ldr	r1, [pc, #160]	; (800257c <HAL_GPIO_Init+0x2d0>)
 80024dc:	4013      	ands	r3, r2
 80024de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d006      	beq.n	80024fa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024ec:	4b23      	ldr	r3, [pc, #140]	; (800257c <HAL_GPIO_Init+0x2d0>)
 80024ee:	68da      	ldr	r2, [r3, #12]
 80024f0:	4922      	ldr	r1, [pc, #136]	; (800257c <HAL_GPIO_Init+0x2d0>)
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	60cb      	str	r3, [r1, #12]
 80024f8:	e006      	b.n	8002508 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024fa:	4b20      	ldr	r3, [pc, #128]	; (800257c <HAL_GPIO_Init+0x2d0>)
 80024fc:	68da      	ldr	r2, [r3, #12]
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	43db      	mvns	r3, r3
 8002502:	491e      	ldr	r1, [pc, #120]	; (800257c <HAL_GPIO_Init+0x2d0>)
 8002504:	4013      	ands	r3, r2
 8002506:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d006      	beq.n	8002522 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002514:	4b19      	ldr	r3, [pc, #100]	; (800257c <HAL_GPIO_Init+0x2d0>)
 8002516:	685a      	ldr	r2, [r3, #4]
 8002518:	4918      	ldr	r1, [pc, #96]	; (800257c <HAL_GPIO_Init+0x2d0>)
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	4313      	orrs	r3, r2
 800251e:	604b      	str	r3, [r1, #4]
 8002520:	e006      	b.n	8002530 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002522:	4b16      	ldr	r3, [pc, #88]	; (800257c <HAL_GPIO_Init+0x2d0>)
 8002524:	685a      	ldr	r2, [r3, #4]
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	43db      	mvns	r3, r3
 800252a:	4914      	ldr	r1, [pc, #80]	; (800257c <HAL_GPIO_Init+0x2d0>)
 800252c:	4013      	ands	r3, r2
 800252e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d021      	beq.n	8002580 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800253c:	4b0f      	ldr	r3, [pc, #60]	; (800257c <HAL_GPIO_Init+0x2d0>)
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	490e      	ldr	r1, [pc, #56]	; (800257c <HAL_GPIO_Init+0x2d0>)
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	4313      	orrs	r3, r2
 8002546:	600b      	str	r3, [r1, #0]
 8002548:	e021      	b.n	800258e <HAL_GPIO_Init+0x2e2>
 800254a:	bf00      	nop
 800254c:	10320000 	.word	0x10320000
 8002550:	10310000 	.word	0x10310000
 8002554:	10220000 	.word	0x10220000
 8002558:	10210000 	.word	0x10210000
 800255c:	10120000 	.word	0x10120000
 8002560:	10110000 	.word	0x10110000
 8002564:	40021000 	.word	0x40021000
 8002568:	40010000 	.word	0x40010000
 800256c:	40010800 	.word	0x40010800
 8002570:	40010c00 	.word	0x40010c00
 8002574:	40011000 	.word	0x40011000
 8002578:	40011400 	.word	0x40011400
 800257c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002580:	4b0b      	ldr	r3, [pc, #44]	; (80025b0 <HAL_GPIO_Init+0x304>)
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	43db      	mvns	r3, r3
 8002588:	4909      	ldr	r1, [pc, #36]	; (80025b0 <HAL_GPIO_Init+0x304>)
 800258a:	4013      	ands	r3, r2
 800258c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800258e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002590:	3301      	adds	r3, #1
 8002592:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259a:	fa22 f303 	lsr.w	r3, r2, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	f47f ae8e 	bne.w	80022c0 <HAL_GPIO_Init+0x14>
  }
}
 80025a4:	bf00      	nop
 80025a6:	bf00      	nop
 80025a8:	372c      	adds	r7, #44	; 0x2c
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bc80      	pop	{r7}
 80025ae:	4770      	bx	lr
 80025b0:	40010400 	.word	0x40010400

080025b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	460b      	mov	r3, r1
 80025be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	887b      	ldrh	r3, [r7, #2]
 80025c6:	4013      	ands	r3, r2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d002      	beq.n	80025d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025cc:	2301      	movs	r3, #1
 80025ce:	73fb      	strb	r3, [r7, #15]
 80025d0:	e001      	b.n	80025d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025d2:	2300      	movs	r3, #0
 80025d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3714      	adds	r7, #20
 80025dc:	46bd      	mov	sp, r7
 80025de:	bc80      	pop	{r7}
 80025e0:	4770      	bx	lr

080025e2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b083      	sub	sp, #12
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
 80025ea:	460b      	mov	r3, r1
 80025ec:	807b      	strh	r3, [r7, #2]
 80025ee:	4613      	mov	r3, r2
 80025f0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025f2:	787b      	ldrb	r3, [r7, #1]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d003      	beq.n	8002600 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025f8:	887a      	ldrh	r2, [r7, #2]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025fe:	e003      	b.n	8002608 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002600:	887b      	ldrh	r3, [r7, #2]
 8002602:	041a      	lsls	r2, r3, #16
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	611a      	str	r2, [r3, #16]
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	bc80      	pop	{r7}
 8002610:	4770      	bx	lr
	...

08002614 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e12b      	b.n	800287e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d106      	bne.n	8002640 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7ff fb9a 	bl	8001d74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2224      	movs	r2, #36	; 0x24
 8002644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f022 0201 	bic.w	r2, r2, #1
 8002656:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002666:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002676:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002678:	f001 f830 	bl	80036dc <HAL_RCC_GetPCLK1Freq>
 800267c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	4a81      	ldr	r2, [pc, #516]	; (8002888 <HAL_I2C_Init+0x274>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d807      	bhi.n	8002698 <HAL_I2C_Init+0x84>
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4a80      	ldr	r2, [pc, #512]	; (800288c <HAL_I2C_Init+0x278>)
 800268c:	4293      	cmp	r3, r2
 800268e:	bf94      	ite	ls
 8002690:	2301      	movls	r3, #1
 8002692:	2300      	movhi	r3, #0
 8002694:	b2db      	uxtb	r3, r3
 8002696:	e006      	b.n	80026a6 <HAL_I2C_Init+0x92>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	4a7d      	ldr	r2, [pc, #500]	; (8002890 <HAL_I2C_Init+0x27c>)
 800269c:	4293      	cmp	r3, r2
 800269e:	bf94      	ite	ls
 80026a0:	2301      	movls	r3, #1
 80026a2:	2300      	movhi	r3, #0
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e0e7      	b.n	800287e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	4a78      	ldr	r2, [pc, #480]	; (8002894 <HAL_I2C_Init+0x280>)
 80026b2:	fba2 2303 	umull	r2, r3, r2, r3
 80026b6:	0c9b      	lsrs	r3, r3, #18
 80026b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68ba      	ldr	r2, [r7, #8]
 80026ca:	430a      	orrs	r2, r1
 80026cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	6a1b      	ldr	r3, [r3, #32]
 80026d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	4a6a      	ldr	r2, [pc, #424]	; (8002888 <HAL_I2C_Init+0x274>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d802      	bhi.n	80026e8 <HAL_I2C_Init+0xd4>
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	3301      	adds	r3, #1
 80026e6:	e009      	b.n	80026fc <HAL_I2C_Init+0xe8>
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80026ee:	fb02 f303 	mul.w	r3, r2, r3
 80026f2:	4a69      	ldr	r2, [pc, #420]	; (8002898 <HAL_I2C_Init+0x284>)
 80026f4:	fba2 2303 	umull	r2, r3, r2, r3
 80026f8:	099b      	lsrs	r3, r3, #6
 80026fa:	3301      	adds	r3, #1
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	6812      	ldr	r2, [r2, #0]
 8002700:	430b      	orrs	r3, r1
 8002702:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	69db      	ldr	r3, [r3, #28]
 800270a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800270e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	495c      	ldr	r1, [pc, #368]	; (8002888 <HAL_I2C_Init+0x274>)
 8002718:	428b      	cmp	r3, r1
 800271a:	d819      	bhi.n	8002750 <HAL_I2C_Init+0x13c>
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	1e59      	subs	r1, r3, #1
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	fbb1 f3f3 	udiv	r3, r1, r3
 800272a:	1c59      	adds	r1, r3, #1
 800272c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002730:	400b      	ands	r3, r1
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00a      	beq.n	800274c <HAL_I2C_Init+0x138>
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	1e59      	subs	r1, r3, #1
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	fbb1 f3f3 	udiv	r3, r1, r3
 8002744:	3301      	adds	r3, #1
 8002746:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800274a:	e051      	b.n	80027f0 <HAL_I2C_Init+0x1dc>
 800274c:	2304      	movs	r3, #4
 800274e:	e04f      	b.n	80027f0 <HAL_I2C_Init+0x1dc>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d111      	bne.n	800277c <HAL_I2C_Init+0x168>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	1e58      	subs	r0, r3, #1
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6859      	ldr	r1, [r3, #4]
 8002760:	460b      	mov	r3, r1
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	440b      	add	r3, r1
 8002766:	fbb0 f3f3 	udiv	r3, r0, r3
 800276a:	3301      	adds	r3, #1
 800276c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002770:	2b00      	cmp	r3, #0
 8002772:	bf0c      	ite	eq
 8002774:	2301      	moveq	r3, #1
 8002776:	2300      	movne	r3, #0
 8002778:	b2db      	uxtb	r3, r3
 800277a:	e012      	b.n	80027a2 <HAL_I2C_Init+0x18e>
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	1e58      	subs	r0, r3, #1
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6859      	ldr	r1, [r3, #4]
 8002784:	460b      	mov	r3, r1
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	440b      	add	r3, r1
 800278a:	0099      	lsls	r1, r3, #2
 800278c:	440b      	add	r3, r1
 800278e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002792:	3301      	adds	r3, #1
 8002794:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002798:	2b00      	cmp	r3, #0
 800279a:	bf0c      	ite	eq
 800279c:	2301      	moveq	r3, #1
 800279e:	2300      	movne	r3, #0
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <HAL_I2C_Init+0x196>
 80027a6:	2301      	movs	r3, #1
 80027a8:	e022      	b.n	80027f0 <HAL_I2C_Init+0x1dc>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10e      	bne.n	80027d0 <HAL_I2C_Init+0x1bc>
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	1e58      	subs	r0, r3, #1
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6859      	ldr	r1, [r3, #4]
 80027ba:	460b      	mov	r3, r1
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	440b      	add	r3, r1
 80027c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80027c4:	3301      	adds	r3, #1
 80027c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027ce:	e00f      	b.n	80027f0 <HAL_I2C_Init+0x1dc>
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	1e58      	subs	r0, r3, #1
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6859      	ldr	r1, [r3, #4]
 80027d8:	460b      	mov	r3, r1
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	440b      	add	r3, r1
 80027de:	0099      	lsls	r1, r3, #2
 80027e0:	440b      	add	r3, r1
 80027e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027e6:	3301      	adds	r3, #1
 80027e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80027f0:	6879      	ldr	r1, [r7, #4]
 80027f2:	6809      	ldr	r1, [r1, #0]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	69da      	ldr	r2, [r3, #28]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a1b      	ldr	r3, [r3, #32]
 800280a:	431a      	orrs	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	430a      	orrs	r2, r1
 8002812:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800281e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	6911      	ldr	r1, [r2, #16]
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	68d2      	ldr	r2, [r2, #12]
 800282a:	4311      	orrs	r1, r2
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6812      	ldr	r2, [r2, #0]
 8002830:	430b      	orrs	r3, r1
 8002832:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	695a      	ldr	r2, [r3, #20]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	431a      	orrs	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	430a      	orrs	r2, r1
 800284e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f042 0201 	orr.w	r2, r2, #1
 800285e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2220      	movs	r2, #32
 800286a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3710      	adds	r7, #16
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	000186a0 	.word	0x000186a0
 800288c:	001e847f 	.word	0x001e847f
 8002890:	003d08ff 	.word	0x003d08ff
 8002894:	431bde83 	.word	0x431bde83
 8002898:	10624dd3 	.word	0x10624dd3

0800289c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b088      	sub	sp, #32
 80028a0:	af02      	add	r7, sp, #8
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	607a      	str	r2, [r7, #4]
 80028a6:	461a      	mov	r2, r3
 80028a8:	460b      	mov	r3, r1
 80028aa:	817b      	strh	r3, [r7, #10]
 80028ac:	4613      	mov	r3, r2
 80028ae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028b0:	f7ff fbc0 	bl	8002034 <HAL_GetTick>
 80028b4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b20      	cmp	r3, #32
 80028c0:	f040 80e0 	bne.w	8002a84 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	9300      	str	r3, [sp, #0]
 80028c8:	2319      	movs	r3, #25
 80028ca:	2201      	movs	r2, #1
 80028cc:	4970      	ldr	r1, [pc, #448]	; (8002a90 <HAL_I2C_Master_Transmit+0x1f4>)
 80028ce:	68f8      	ldr	r0, [r7, #12]
 80028d0:	f000 f964 	bl	8002b9c <I2C_WaitOnFlagUntilTimeout>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80028da:	2302      	movs	r3, #2
 80028dc:	e0d3      	b.n	8002a86 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d101      	bne.n	80028ec <HAL_I2C_Master_Transmit+0x50>
 80028e8:	2302      	movs	r3, #2
 80028ea:	e0cc      	b.n	8002a86 <HAL_I2C_Master_Transmit+0x1ea>
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d007      	beq.n	8002912 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f042 0201 	orr.w	r2, r2, #1
 8002910:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002920:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2221      	movs	r2, #33	; 0x21
 8002926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2210      	movs	r2, #16
 800292e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2200      	movs	r2, #0
 8002936:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	893a      	ldrh	r2, [r7, #8]
 8002942:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002948:	b29a      	uxth	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	4a50      	ldr	r2, [pc, #320]	; (8002a94 <HAL_I2C_Master_Transmit+0x1f8>)
 8002952:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002954:	8979      	ldrh	r1, [r7, #10]
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	6a3a      	ldr	r2, [r7, #32]
 800295a:	68f8      	ldr	r0, [r7, #12]
 800295c:	f000 f89c 	bl	8002a98 <I2C_MasterRequestWrite>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e08d      	b.n	8002a86 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800296a:	2300      	movs	r3, #0
 800296c:	613b      	str	r3, [r7, #16]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	613b      	str	r3, [r7, #16]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	613b      	str	r3, [r7, #16]
 800297e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002980:	e066      	b.n	8002a50 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	6a39      	ldr	r1, [r7, #32]
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 fa22 	bl	8002dd0 <I2C_WaitOnTXEFlagUntilTimeout>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d00d      	beq.n	80029ae <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002996:	2b04      	cmp	r3, #4
 8002998:	d107      	bne.n	80029aa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e06b      	b.n	8002a86 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b2:	781a      	ldrb	r2, [r3, #0]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029be:	1c5a      	adds	r2, r3, #1
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	3b01      	subs	r3, #1
 80029cc:	b29a      	uxth	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029d6:	3b01      	subs	r3, #1
 80029d8:	b29a      	uxth	r2, r3
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	695b      	ldr	r3, [r3, #20]
 80029e4:	f003 0304 	and.w	r3, r3, #4
 80029e8:	2b04      	cmp	r3, #4
 80029ea:	d11b      	bne.n	8002a24 <HAL_I2C_Master_Transmit+0x188>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d017      	beq.n	8002a24 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f8:	781a      	ldrb	r2, [r3, #0]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a04:	1c5a      	adds	r2, r3, #1
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a24:	697a      	ldr	r2, [r7, #20]
 8002a26:	6a39      	ldr	r1, [r7, #32]
 8002a28:	68f8      	ldr	r0, [r7, #12]
 8002a2a:	f000 fa19 	bl	8002e60 <I2C_WaitOnBTFFlagUntilTimeout>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d00d      	beq.n	8002a50 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a38:	2b04      	cmp	r3, #4
 8002a3a:	d107      	bne.n	8002a4c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a4a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e01a      	b.n	8002a86 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d194      	bne.n	8002982 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2220      	movs	r2, #32
 8002a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002a80:	2300      	movs	r3, #0
 8002a82:	e000      	b.n	8002a86 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002a84:	2302      	movs	r3, #2
  }
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3718      	adds	r7, #24
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	00100002 	.word	0x00100002
 8002a94:	ffff0000 	.word	0xffff0000

08002a98 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b088      	sub	sp, #32
 8002a9c:	af02      	add	r7, sp, #8
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	607a      	str	r2, [r7, #4]
 8002aa2:	603b      	str	r3, [r7, #0]
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aac:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	2b08      	cmp	r3, #8
 8002ab2:	d006      	beq.n	8002ac2 <I2C_MasterRequestWrite+0x2a>
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d003      	beq.n	8002ac2 <I2C_MasterRequestWrite+0x2a>
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002ac0:	d108      	bne.n	8002ad4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ad0:	601a      	str	r2, [r3, #0]
 8002ad2:	e00b      	b.n	8002aec <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad8:	2b12      	cmp	r3, #18
 8002ada:	d107      	bne.n	8002aec <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002aea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002af8:	68f8      	ldr	r0, [r7, #12]
 8002afa:	f000 f84f 	bl	8002b9c <I2C_WaitOnFlagUntilTimeout>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d00d      	beq.n	8002b20 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b12:	d103      	bne.n	8002b1c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b1a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e035      	b.n	8002b8c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	691b      	ldr	r3, [r3, #16]
 8002b24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b28:	d108      	bne.n	8002b3c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b2a:	897b      	ldrh	r3, [r7, #10]
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	461a      	mov	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002b38:	611a      	str	r2, [r3, #16]
 8002b3a:	e01b      	b.n	8002b74 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b3c:	897b      	ldrh	r3, [r7, #10]
 8002b3e:	11db      	asrs	r3, r3, #7
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	f003 0306 	and.w	r3, r3, #6
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	f063 030f 	orn	r3, r3, #15
 8002b4c:	b2da      	uxtb	r2, r3
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	490e      	ldr	r1, [pc, #56]	; (8002b94 <I2C_MasterRequestWrite+0xfc>)
 8002b5a:	68f8      	ldr	r0, [r7, #12]
 8002b5c:	f000 f898 	bl	8002c90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e010      	b.n	8002b8c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b6a:	897b      	ldrh	r3, [r7, #10]
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	4907      	ldr	r1, [pc, #28]	; (8002b98 <I2C_MasterRequestWrite+0x100>)
 8002b7a:	68f8      	ldr	r0, [r7, #12]
 8002b7c:	f000 f888 	bl	8002c90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e000      	b.n	8002b8c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	00010008 	.word	0x00010008
 8002b98:	00010002 	.word	0x00010002

08002b9c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	603b      	str	r3, [r7, #0]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bac:	e048      	b.n	8002c40 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb4:	d044      	beq.n	8002c40 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bb6:	f7ff fa3d 	bl	8002034 <HAL_GetTick>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	683a      	ldr	r2, [r7, #0]
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d302      	bcc.n	8002bcc <I2C_WaitOnFlagUntilTimeout+0x30>
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d139      	bne.n	8002c40 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	0c1b      	lsrs	r3, r3, #16
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d10d      	bne.n	8002bf2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	695b      	ldr	r3, [r3, #20]
 8002bdc:	43da      	mvns	r2, r3
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	4013      	ands	r3, r2
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	bf0c      	ite	eq
 8002be8:	2301      	moveq	r3, #1
 8002bea:	2300      	movne	r3, #0
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	461a      	mov	r2, r3
 8002bf0:	e00c      	b.n	8002c0c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	699b      	ldr	r3, [r3, #24]
 8002bf8:	43da      	mvns	r2, r3
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	bf0c      	ite	eq
 8002c04:	2301      	moveq	r3, #1
 8002c06:	2300      	movne	r3, #0
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	79fb      	ldrb	r3, [r7, #7]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d116      	bne.n	8002c40 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2220      	movs	r2, #32
 8002c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2c:	f043 0220 	orr.w	r2, r3, #32
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e023      	b.n	8002c88 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	0c1b      	lsrs	r3, r3, #16
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d10d      	bne.n	8002c66 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	695b      	ldr	r3, [r3, #20]
 8002c50:	43da      	mvns	r2, r3
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	4013      	ands	r3, r2
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	bf0c      	ite	eq
 8002c5c:	2301      	moveq	r3, #1
 8002c5e:	2300      	movne	r3, #0
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	461a      	mov	r2, r3
 8002c64:	e00c      	b.n	8002c80 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	43da      	mvns	r2, r3
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	4013      	ands	r3, r2
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	bf0c      	ite	eq
 8002c78:	2301      	moveq	r3, #1
 8002c7a:	2300      	movne	r3, #0
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	461a      	mov	r2, r3
 8002c80:	79fb      	ldrb	r3, [r7, #7]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d093      	beq.n	8002bae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3710      	adds	r7, #16
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
 8002c9c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c9e:	e071      	b.n	8002d84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	695b      	ldr	r3, [r3, #20]
 8002ca6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002caa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cae:	d123      	bne.n	8002cf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cbe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002cc8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2220      	movs	r2, #32
 8002cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce4:	f043 0204 	orr.w	r2, r3, #4
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e067      	b.n	8002dc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cfe:	d041      	beq.n	8002d84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d00:	f7ff f998 	bl	8002034 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d302      	bcc.n	8002d16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d136      	bne.n	8002d84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	0c1b      	lsrs	r3, r3, #16
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d10c      	bne.n	8002d3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	43da      	mvns	r2, r3
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	bf14      	ite	ne
 8002d32:	2301      	movne	r3, #1
 8002d34:	2300      	moveq	r3, #0
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	e00b      	b.n	8002d52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	43da      	mvns	r2, r3
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	4013      	ands	r3, r2
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	bf14      	ite	ne
 8002d4c:	2301      	movne	r3, #1
 8002d4e:	2300      	moveq	r3, #0
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d016      	beq.n	8002d84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2220      	movs	r2, #32
 8002d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d70:	f043 0220 	orr.w	r2, r3, #32
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e021      	b.n	8002dc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	0c1b      	lsrs	r3, r3, #16
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d10c      	bne.n	8002da8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	695b      	ldr	r3, [r3, #20]
 8002d94:	43da      	mvns	r2, r3
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	bf14      	ite	ne
 8002da0:	2301      	movne	r3, #1
 8002da2:	2300      	moveq	r3, #0
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	e00b      	b.n	8002dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	43da      	mvns	r2, r3
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	4013      	ands	r3, r2
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	bf14      	ite	ne
 8002dba:	2301      	movne	r3, #1
 8002dbc:	2300      	moveq	r3, #0
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	f47f af6d 	bne.w	8002ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3710      	adds	r7, #16
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b084      	sub	sp, #16
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ddc:	e034      	b.n	8002e48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 f886 	bl	8002ef0 <I2C_IsAcknowledgeFailed>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e034      	b.n	8002e58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df4:	d028      	beq.n	8002e48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002df6:	f7ff f91d 	bl	8002034 <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	68ba      	ldr	r2, [r7, #8]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d302      	bcc.n	8002e0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d11d      	bne.n	8002e48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	695b      	ldr	r3, [r3, #20]
 8002e12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e16:	2b80      	cmp	r3, #128	; 0x80
 8002e18:	d016      	beq.n	8002e48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2220      	movs	r2, #32
 8002e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e34:	f043 0220 	orr.w	r2, r3, #32
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e007      	b.n	8002e58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e52:	2b80      	cmp	r3, #128	; 0x80
 8002e54:	d1c3      	bne.n	8002dde <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3710      	adds	r7, #16
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e6c:	e034      	b.n	8002ed8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e6e:	68f8      	ldr	r0, [r7, #12]
 8002e70:	f000 f83e 	bl	8002ef0 <I2C_IsAcknowledgeFailed>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d001      	beq.n	8002e7e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e034      	b.n	8002ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e84:	d028      	beq.n	8002ed8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e86:	f7ff f8d5 	bl	8002034 <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	68ba      	ldr	r2, [r7, #8]
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d302      	bcc.n	8002e9c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d11d      	bne.n	8002ed8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	2b04      	cmp	r3, #4
 8002ea8:	d016      	beq.n	8002ed8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2220      	movs	r2, #32
 8002eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec4:	f043 0220 	orr.w	r2, r3, #32
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e007      	b.n	8002ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	695b      	ldr	r3, [r3, #20]
 8002ede:	f003 0304 	and.w	r3, r3, #4
 8002ee2:	2b04      	cmp	r3, #4
 8002ee4:	d1c3      	bne.n	8002e6e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ee6:	2300      	movs	r3, #0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f06:	d11b      	bne.n	8002f40 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f10:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2220      	movs	r2, #32
 8002f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2c:	f043 0204 	orr.w	r2, r3, #4
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e000      	b.n	8002f42 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr

08002f4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b086      	sub	sp, #24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d101      	bne.n	8002f5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e26c      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	f000 8087 	beq.w	800307a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f6c:	4b92      	ldr	r3, [pc, #584]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f003 030c 	and.w	r3, r3, #12
 8002f74:	2b04      	cmp	r3, #4
 8002f76:	d00c      	beq.n	8002f92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f78:	4b8f      	ldr	r3, [pc, #572]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f003 030c 	and.w	r3, r3, #12
 8002f80:	2b08      	cmp	r3, #8
 8002f82:	d112      	bne.n	8002faa <HAL_RCC_OscConfig+0x5e>
 8002f84:	4b8c      	ldr	r3, [pc, #560]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f90:	d10b      	bne.n	8002faa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f92:	4b89      	ldr	r3, [pc, #548]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d06c      	beq.n	8003078 <HAL_RCC_OscConfig+0x12c>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d168      	bne.n	8003078 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e246      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fb2:	d106      	bne.n	8002fc2 <HAL_RCC_OscConfig+0x76>
 8002fb4:	4b80      	ldr	r3, [pc, #512]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a7f      	ldr	r2, [pc, #508]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8002fba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fbe:	6013      	str	r3, [r2, #0]
 8002fc0:	e02e      	b.n	8003020 <HAL_RCC_OscConfig+0xd4>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d10c      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x98>
 8002fca:	4b7b      	ldr	r3, [pc, #492]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a7a      	ldr	r2, [pc, #488]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8002fd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fd4:	6013      	str	r3, [r2, #0]
 8002fd6:	4b78      	ldr	r3, [pc, #480]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a77      	ldr	r2, [pc, #476]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8002fdc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fe0:	6013      	str	r3, [r2, #0]
 8002fe2:	e01d      	b.n	8003020 <HAL_RCC_OscConfig+0xd4>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fec:	d10c      	bne.n	8003008 <HAL_RCC_OscConfig+0xbc>
 8002fee:	4b72      	ldr	r3, [pc, #456]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a71      	ldr	r2, [pc, #452]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8002ff4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ff8:	6013      	str	r3, [r2, #0]
 8002ffa:	4b6f      	ldr	r3, [pc, #444]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a6e      	ldr	r2, [pc, #440]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8003000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003004:	6013      	str	r3, [r2, #0]
 8003006:	e00b      	b.n	8003020 <HAL_RCC_OscConfig+0xd4>
 8003008:	4b6b      	ldr	r3, [pc, #428]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a6a      	ldr	r2, [pc, #424]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 800300e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003012:	6013      	str	r3, [r2, #0]
 8003014:	4b68      	ldr	r3, [pc, #416]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a67      	ldr	r2, [pc, #412]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 800301a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800301e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d013      	beq.n	8003050 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003028:	f7ff f804 	bl	8002034 <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003030:	f7ff f800 	bl	8002034 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b64      	cmp	r3, #100	; 0x64
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e1fa      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003042:	4b5d      	ldr	r3, [pc, #372]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d0f0      	beq.n	8003030 <HAL_RCC_OscConfig+0xe4>
 800304e:	e014      	b.n	800307a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003050:	f7fe fff0 	bl	8002034 <HAL_GetTick>
 8003054:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003056:	e008      	b.n	800306a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003058:	f7fe ffec 	bl	8002034 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b64      	cmp	r3, #100	; 0x64
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e1e6      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800306a:	4b53      	ldr	r3, [pc, #332]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1f0      	bne.n	8003058 <HAL_RCC_OscConfig+0x10c>
 8003076:	e000      	b.n	800307a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003078:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d063      	beq.n	800314e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003086:	4b4c      	ldr	r3, [pc, #304]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f003 030c 	and.w	r3, r3, #12
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00b      	beq.n	80030aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003092:	4b49      	ldr	r3, [pc, #292]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f003 030c 	and.w	r3, r3, #12
 800309a:	2b08      	cmp	r3, #8
 800309c:	d11c      	bne.n	80030d8 <HAL_RCC_OscConfig+0x18c>
 800309e:	4b46      	ldr	r3, [pc, #280]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d116      	bne.n	80030d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030aa:	4b43      	ldr	r3, [pc, #268]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d005      	beq.n	80030c2 <HAL_RCC_OscConfig+0x176>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	691b      	ldr	r3, [r3, #16]
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d001      	beq.n	80030c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e1ba      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030c2:	4b3d      	ldr	r3, [pc, #244]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	695b      	ldr	r3, [r3, #20]
 80030ce:	00db      	lsls	r3, r3, #3
 80030d0:	4939      	ldr	r1, [pc, #228]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030d6:	e03a      	b.n	800314e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d020      	beq.n	8003122 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030e0:	4b36      	ldr	r3, [pc, #216]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 80030e2:	2201      	movs	r2, #1
 80030e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e6:	f7fe ffa5 	bl	8002034 <HAL_GetTick>
 80030ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ec:	e008      	b.n	8003100 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030ee:	f7fe ffa1 	bl	8002034 <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d901      	bls.n	8003100 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e19b      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003100:	4b2d      	ldr	r3, [pc, #180]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d0f0      	beq.n	80030ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800310c:	4b2a      	ldr	r3, [pc, #168]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	00db      	lsls	r3, r3, #3
 800311a:	4927      	ldr	r1, [pc, #156]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 800311c:	4313      	orrs	r3, r2
 800311e:	600b      	str	r3, [r1, #0]
 8003120:	e015      	b.n	800314e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003122:	4b26      	ldr	r3, [pc, #152]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8003124:	2200      	movs	r2, #0
 8003126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003128:	f7fe ff84 	bl	8002034 <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800312e:	e008      	b.n	8003142 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003130:	f7fe ff80 	bl	8002034 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e17a      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003142:	4b1d      	ldr	r3, [pc, #116]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1f0      	bne.n	8003130 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0308 	and.w	r3, r3, #8
 8003156:	2b00      	cmp	r3, #0
 8003158:	d03a      	beq.n	80031d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	699b      	ldr	r3, [r3, #24]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d019      	beq.n	8003196 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003162:	4b17      	ldr	r3, [pc, #92]	; (80031c0 <HAL_RCC_OscConfig+0x274>)
 8003164:	2201      	movs	r2, #1
 8003166:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003168:	f7fe ff64 	bl	8002034 <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003170:	f7fe ff60 	bl	8002034 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e15a      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003182:	4b0d      	ldr	r3, [pc, #52]	; (80031b8 <HAL_RCC_OscConfig+0x26c>)
 8003184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003186:	f003 0302 	and.w	r3, r3, #2
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0f0      	beq.n	8003170 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800318e:	2001      	movs	r0, #1
 8003190:	f000 fab8 	bl	8003704 <RCC_Delay>
 8003194:	e01c      	b.n	80031d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003196:	4b0a      	ldr	r3, [pc, #40]	; (80031c0 <HAL_RCC_OscConfig+0x274>)
 8003198:	2200      	movs	r2, #0
 800319a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800319c:	f7fe ff4a 	bl	8002034 <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031a2:	e00f      	b.n	80031c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031a4:	f7fe ff46 	bl	8002034 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d908      	bls.n	80031c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e140      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
 80031b6:	bf00      	nop
 80031b8:	40021000 	.word	0x40021000
 80031bc:	42420000 	.word	0x42420000
 80031c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031c4:	4b9e      	ldr	r3, [pc, #632]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 80031c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1e9      	bne.n	80031a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0304 	and.w	r3, r3, #4
 80031d8:	2b00      	cmp	r3, #0
 80031da:	f000 80a6 	beq.w	800332a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031de:	2300      	movs	r3, #0
 80031e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031e2:	4b97      	ldr	r3, [pc, #604]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10d      	bne.n	800320a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031ee:	4b94      	ldr	r3, [pc, #592]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 80031f0:	69db      	ldr	r3, [r3, #28]
 80031f2:	4a93      	ldr	r2, [pc, #588]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 80031f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031f8:	61d3      	str	r3, [r2, #28]
 80031fa:	4b91      	ldr	r3, [pc, #580]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 80031fc:	69db      	ldr	r3, [r3, #28]
 80031fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003202:	60bb      	str	r3, [r7, #8]
 8003204:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003206:	2301      	movs	r3, #1
 8003208:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800320a:	4b8e      	ldr	r3, [pc, #568]	; (8003444 <HAL_RCC_OscConfig+0x4f8>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003212:	2b00      	cmp	r3, #0
 8003214:	d118      	bne.n	8003248 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003216:	4b8b      	ldr	r3, [pc, #556]	; (8003444 <HAL_RCC_OscConfig+0x4f8>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a8a      	ldr	r2, [pc, #552]	; (8003444 <HAL_RCC_OscConfig+0x4f8>)
 800321c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003220:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003222:	f7fe ff07 	bl	8002034 <HAL_GetTick>
 8003226:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003228:	e008      	b.n	800323c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800322a:	f7fe ff03 	bl	8002034 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b64      	cmp	r3, #100	; 0x64
 8003236:	d901      	bls.n	800323c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e0fd      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800323c:	4b81      	ldr	r3, [pc, #516]	; (8003444 <HAL_RCC_OscConfig+0x4f8>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003244:	2b00      	cmp	r3, #0
 8003246:	d0f0      	beq.n	800322a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	2b01      	cmp	r3, #1
 800324e:	d106      	bne.n	800325e <HAL_RCC_OscConfig+0x312>
 8003250:	4b7b      	ldr	r3, [pc, #492]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	4a7a      	ldr	r2, [pc, #488]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 8003256:	f043 0301 	orr.w	r3, r3, #1
 800325a:	6213      	str	r3, [r2, #32]
 800325c:	e02d      	b.n	80032ba <HAL_RCC_OscConfig+0x36e>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d10c      	bne.n	8003280 <HAL_RCC_OscConfig+0x334>
 8003266:	4b76      	ldr	r3, [pc, #472]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	4a75      	ldr	r2, [pc, #468]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 800326c:	f023 0301 	bic.w	r3, r3, #1
 8003270:	6213      	str	r3, [r2, #32]
 8003272:	4b73      	ldr	r3, [pc, #460]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 8003274:	6a1b      	ldr	r3, [r3, #32]
 8003276:	4a72      	ldr	r2, [pc, #456]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 8003278:	f023 0304 	bic.w	r3, r3, #4
 800327c:	6213      	str	r3, [r2, #32]
 800327e:	e01c      	b.n	80032ba <HAL_RCC_OscConfig+0x36e>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	2b05      	cmp	r3, #5
 8003286:	d10c      	bne.n	80032a2 <HAL_RCC_OscConfig+0x356>
 8003288:	4b6d      	ldr	r3, [pc, #436]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 800328a:	6a1b      	ldr	r3, [r3, #32]
 800328c:	4a6c      	ldr	r2, [pc, #432]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 800328e:	f043 0304 	orr.w	r3, r3, #4
 8003292:	6213      	str	r3, [r2, #32]
 8003294:	4b6a      	ldr	r3, [pc, #424]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 8003296:	6a1b      	ldr	r3, [r3, #32]
 8003298:	4a69      	ldr	r2, [pc, #420]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 800329a:	f043 0301 	orr.w	r3, r3, #1
 800329e:	6213      	str	r3, [r2, #32]
 80032a0:	e00b      	b.n	80032ba <HAL_RCC_OscConfig+0x36e>
 80032a2:	4b67      	ldr	r3, [pc, #412]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	4a66      	ldr	r2, [pc, #408]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 80032a8:	f023 0301 	bic.w	r3, r3, #1
 80032ac:	6213      	str	r3, [r2, #32]
 80032ae:	4b64      	ldr	r3, [pc, #400]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 80032b0:	6a1b      	ldr	r3, [r3, #32]
 80032b2:	4a63      	ldr	r2, [pc, #396]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 80032b4:	f023 0304 	bic.w	r3, r3, #4
 80032b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d015      	beq.n	80032ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032c2:	f7fe feb7 	bl	8002034 <HAL_GetTick>
 80032c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c8:	e00a      	b.n	80032e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ca:	f7fe feb3 	bl	8002034 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80032d8:	4293      	cmp	r3, r2
 80032da:	d901      	bls.n	80032e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e0ab      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032e0:	4b57      	ldr	r3, [pc, #348]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	f003 0302 	and.w	r3, r3, #2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d0ee      	beq.n	80032ca <HAL_RCC_OscConfig+0x37e>
 80032ec:	e014      	b.n	8003318 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032ee:	f7fe fea1 	bl	8002034 <HAL_GetTick>
 80032f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032f4:	e00a      	b.n	800330c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032f6:	f7fe fe9d 	bl	8002034 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	f241 3288 	movw	r2, #5000	; 0x1388
 8003304:	4293      	cmp	r3, r2
 8003306:	d901      	bls.n	800330c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e095      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800330c:	4b4c      	ldr	r3, [pc, #304]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	2b00      	cmp	r3, #0
 8003316:	d1ee      	bne.n	80032f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003318:	7dfb      	ldrb	r3, [r7, #23]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d105      	bne.n	800332a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800331e:	4b48      	ldr	r3, [pc, #288]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	4a47      	ldr	r2, [pc, #284]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 8003324:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003328:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	69db      	ldr	r3, [r3, #28]
 800332e:	2b00      	cmp	r3, #0
 8003330:	f000 8081 	beq.w	8003436 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003334:	4b42      	ldr	r3, [pc, #264]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f003 030c 	and.w	r3, r3, #12
 800333c:	2b08      	cmp	r3, #8
 800333e:	d061      	beq.n	8003404 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	69db      	ldr	r3, [r3, #28]
 8003344:	2b02      	cmp	r3, #2
 8003346:	d146      	bne.n	80033d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003348:	4b3f      	ldr	r3, [pc, #252]	; (8003448 <HAL_RCC_OscConfig+0x4fc>)
 800334a:	2200      	movs	r2, #0
 800334c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800334e:	f7fe fe71 	bl	8002034 <HAL_GetTick>
 8003352:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003354:	e008      	b.n	8003368 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003356:	f7fe fe6d 	bl	8002034 <HAL_GetTick>
 800335a:	4602      	mov	r2, r0
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	2b02      	cmp	r3, #2
 8003362:	d901      	bls.n	8003368 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e067      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003368:	4b35      	ldr	r3, [pc, #212]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1f0      	bne.n	8003356 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800337c:	d108      	bne.n	8003390 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800337e:	4b30      	ldr	r3, [pc, #192]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	492d      	ldr	r1, [pc, #180]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 800338c:	4313      	orrs	r3, r2
 800338e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003390:	4b2b      	ldr	r3, [pc, #172]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a19      	ldr	r1, [r3, #32]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a0:	430b      	orrs	r3, r1
 80033a2:	4927      	ldr	r1, [pc, #156]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 80033a4:	4313      	orrs	r3, r2
 80033a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033a8:	4b27      	ldr	r3, [pc, #156]	; (8003448 <HAL_RCC_OscConfig+0x4fc>)
 80033aa:	2201      	movs	r2, #1
 80033ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ae:	f7fe fe41 	bl	8002034 <HAL_GetTick>
 80033b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033b4:	e008      	b.n	80033c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033b6:	f7fe fe3d 	bl	8002034 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d901      	bls.n	80033c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e037      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033c8:	4b1d      	ldr	r3, [pc, #116]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d0f0      	beq.n	80033b6 <HAL_RCC_OscConfig+0x46a>
 80033d4:	e02f      	b.n	8003436 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033d6:	4b1c      	ldr	r3, [pc, #112]	; (8003448 <HAL_RCC_OscConfig+0x4fc>)
 80033d8:	2200      	movs	r2, #0
 80033da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033dc:	f7fe fe2a 	bl	8002034 <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033e2:	e008      	b.n	80033f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033e4:	f7fe fe26 	bl	8002034 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d901      	bls.n	80033f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e020      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033f6:	4b12      	ldr	r3, [pc, #72]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1f0      	bne.n	80033e4 <HAL_RCC_OscConfig+0x498>
 8003402:	e018      	b.n	8003436 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	69db      	ldr	r3, [r3, #28]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d101      	bne.n	8003410 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e013      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003410:	4b0b      	ldr	r3, [pc, #44]	; (8003440 <HAL_RCC_OscConfig+0x4f4>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a1b      	ldr	r3, [r3, #32]
 8003420:	429a      	cmp	r2, r3
 8003422:	d106      	bne.n	8003432 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800342e:	429a      	cmp	r2, r3
 8003430:	d001      	beq.n	8003436 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e000      	b.n	8003438 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	3718      	adds	r7, #24
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	40021000 	.word	0x40021000
 8003444:	40007000 	.word	0x40007000
 8003448:	42420060 	.word	0x42420060

0800344c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d101      	bne.n	8003460 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e0d0      	b.n	8003602 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003460:	4b6a      	ldr	r3, [pc, #424]	; (800360c <HAL_RCC_ClockConfig+0x1c0>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0307 	and.w	r3, r3, #7
 8003468:	683a      	ldr	r2, [r7, #0]
 800346a:	429a      	cmp	r2, r3
 800346c:	d910      	bls.n	8003490 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800346e:	4b67      	ldr	r3, [pc, #412]	; (800360c <HAL_RCC_ClockConfig+0x1c0>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f023 0207 	bic.w	r2, r3, #7
 8003476:	4965      	ldr	r1, [pc, #404]	; (800360c <HAL_RCC_ClockConfig+0x1c0>)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	4313      	orrs	r3, r2
 800347c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800347e:	4b63      	ldr	r3, [pc, #396]	; (800360c <HAL_RCC_ClockConfig+0x1c0>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	683a      	ldr	r2, [r7, #0]
 8003488:	429a      	cmp	r2, r3
 800348a:	d001      	beq.n	8003490 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e0b8      	b.n	8003602 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d020      	beq.n	80034de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0304 	and.w	r3, r3, #4
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d005      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034a8:	4b59      	ldr	r3, [pc, #356]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	4a58      	ldr	r2, [pc, #352]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 80034ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80034b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0308 	and.w	r3, r3, #8
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d005      	beq.n	80034cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034c0:	4b53      	ldr	r3, [pc, #332]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	4a52      	ldr	r2, [pc, #328]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 80034c6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80034ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034cc:	4b50      	ldr	r3, [pc, #320]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	494d      	ldr	r1, [pc, #308]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d040      	beq.n	800356c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d107      	bne.n	8003502 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034f2:	4b47      	ldr	r3, [pc, #284]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d115      	bne.n	800352a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e07f      	b.n	8003602 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	2b02      	cmp	r3, #2
 8003508:	d107      	bne.n	800351a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800350a:	4b41      	ldr	r3, [pc, #260]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d109      	bne.n	800352a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e073      	b.n	8003602 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800351a:	4b3d      	ldr	r3, [pc, #244]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0302 	and.w	r3, r3, #2
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e06b      	b.n	8003602 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800352a:	4b39      	ldr	r3, [pc, #228]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f023 0203 	bic.w	r2, r3, #3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	4936      	ldr	r1, [pc, #216]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 8003538:	4313      	orrs	r3, r2
 800353a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800353c:	f7fe fd7a 	bl	8002034 <HAL_GetTick>
 8003540:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003542:	e00a      	b.n	800355a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003544:	f7fe fd76 	bl	8002034 <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003552:	4293      	cmp	r3, r2
 8003554:	d901      	bls.n	800355a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e053      	b.n	8003602 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800355a:	4b2d      	ldr	r3, [pc, #180]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f003 020c 	and.w	r2, r3, #12
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	429a      	cmp	r2, r3
 800356a:	d1eb      	bne.n	8003544 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800356c:	4b27      	ldr	r3, [pc, #156]	; (800360c <HAL_RCC_ClockConfig+0x1c0>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0307 	and.w	r3, r3, #7
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	429a      	cmp	r2, r3
 8003578:	d210      	bcs.n	800359c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800357a:	4b24      	ldr	r3, [pc, #144]	; (800360c <HAL_RCC_ClockConfig+0x1c0>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f023 0207 	bic.w	r2, r3, #7
 8003582:	4922      	ldr	r1, [pc, #136]	; (800360c <HAL_RCC_ClockConfig+0x1c0>)
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	4313      	orrs	r3, r2
 8003588:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800358a:	4b20      	ldr	r3, [pc, #128]	; (800360c <HAL_RCC_ClockConfig+0x1c0>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0307 	and.w	r3, r3, #7
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	429a      	cmp	r2, r3
 8003596:	d001      	beq.n	800359c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e032      	b.n	8003602 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0304 	and.w	r3, r3, #4
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d008      	beq.n	80035ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035a8:	4b19      	ldr	r3, [pc, #100]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	4916      	ldr	r1, [pc, #88]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0308 	and.w	r3, r3, #8
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d009      	beq.n	80035da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80035c6:	4b12      	ldr	r3, [pc, #72]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	00db      	lsls	r3, r3, #3
 80035d4:	490e      	ldr	r1, [pc, #56]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035da:	f000 f821 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 80035de:	4602      	mov	r2, r0
 80035e0:	4b0b      	ldr	r3, [pc, #44]	; (8003610 <HAL_RCC_ClockConfig+0x1c4>)
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	091b      	lsrs	r3, r3, #4
 80035e6:	f003 030f 	and.w	r3, r3, #15
 80035ea:	490a      	ldr	r1, [pc, #40]	; (8003614 <HAL_RCC_ClockConfig+0x1c8>)
 80035ec:	5ccb      	ldrb	r3, [r1, r3]
 80035ee:	fa22 f303 	lsr.w	r3, r2, r3
 80035f2:	4a09      	ldr	r2, [pc, #36]	; (8003618 <HAL_RCC_ClockConfig+0x1cc>)
 80035f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035f6:	4b09      	ldr	r3, [pc, #36]	; (800361c <HAL_RCC_ClockConfig+0x1d0>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7fe fcd8 	bl	8001fb0 <HAL_InitTick>

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	40022000 	.word	0x40022000
 8003610:	40021000 	.word	0x40021000
 8003614:	080041ac 	.word	0x080041ac
 8003618:	2000007c 	.word	0x2000007c
 800361c:	20000080 	.word	0x20000080

08003620 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003620:	b480      	push	{r7}
 8003622:	b087      	sub	sp, #28
 8003624:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003626:	2300      	movs	r3, #0
 8003628:	60fb      	str	r3, [r7, #12]
 800362a:	2300      	movs	r3, #0
 800362c:	60bb      	str	r3, [r7, #8]
 800362e:	2300      	movs	r3, #0
 8003630:	617b      	str	r3, [r7, #20]
 8003632:	2300      	movs	r3, #0
 8003634:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003636:	2300      	movs	r3, #0
 8003638:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800363a:	4b1e      	ldr	r3, [pc, #120]	; (80036b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f003 030c 	and.w	r3, r3, #12
 8003646:	2b04      	cmp	r3, #4
 8003648:	d002      	beq.n	8003650 <HAL_RCC_GetSysClockFreq+0x30>
 800364a:	2b08      	cmp	r3, #8
 800364c:	d003      	beq.n	8003656 <HAL_RCC_GetSysClockFreq+0x36>
 800364e:	e027      	b.n	80036a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003650:	4b19      	ldr	r3, [pc, #100]	; (80036b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003652:	613b      	str	r3, [r7, #16]
      break;
 8003654:	e027      	b.n	80036a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	0c9b      	lsrs	r3, r3, #18
 800365a:	f003 030f 	and.w	r3, r3, #15
 800365e:	4a17      	ldr	r2, [pc, #92]	; (80036bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003660:	5cd3      	ldrb	r3, [r2, r3]
 8003662:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d010      	beq.n	8003690 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800366e:	4b11      	ldr	r3, [pc, #68]	; (80036b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	0c5b      	lsrs	r3, r3, #17
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	4a11      	ldr	r2, [pc, #68]	; (80036c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800367a:	5cd3      	ldrb	r3, [r2, r3]
 800367c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a0d      	ldr	r2, [pc, #52]	; (80036b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003682:	fb02 f203 	mul.w	r2, r2, r3
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	fbb2 f3f3 	udiv	r3, r2, r3
 800368c:	617b      	str	r3, [r7, #20]
 800368e:	e004      	b.n	800369a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a0c      	ldr	r2, [pc, #48]	; (80036c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003694:	fb02 f303 	mul.w	r3, r2, r3
 8003698:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	613b      	str	r3, [r7, #16]
      break;
 800369e:	e002      	b.n	80036a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80036a0:	4b05      	ldr	r3, [pc, #20]	; (80036b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80036a2:	613b      	str	r3, [r7, #16]
      break;
 80036a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036a6:	693b      	ldr	r3, [r7, #16]
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	371c      	adds	r7, #28
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bc80      	pop	{r7}
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	40021000 	.word	0x40021000
 80036b8:	007a1200 	.word	0x007a1200
 80036bc:	080041c4 	.word	0x080041c4
 80036c0:	080041d4 	.word	0x080041d4
 80036c4:	003d0900 	.word	0x003d0900

080036c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036cc:	4b02      	ldr	r3, [pc, #8]	; (80036d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80036ce:	681b      	ldr	r3, [r3, #0]
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bc80      	pop	{r7}
 80036d6:	4770      	bx	lr
 80036d8:	2000007c 	.word	0x2000007c

080036dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036e0:	f7ff fff2 	bl	80036c8 <HAL_RCC_GetHCLKFreq>
 80036e4:	4602      	mov	r2, r0
 80036e6:	4b05      	ldr	r3, [pc, #20]	; (80036fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	0a1b      	lsrs	r3, r3, #8
 80036ec:	f003 0307 	and.w	r3, r3, #7
 80036f0:	4903      	ldr	r1, [pc, #12]	; (8003700 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036f2:	5ccb      	ldrb	r3, [r1, r3]
 80036f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	40021000 	.word	0x40021000
 8003700:	080041bc 	.word	0x080041bc

08003704 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800370c:	4b0a      	ldr	r3, [pc, #40]	; (8003738 <RCC_Delay+0x34>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a0a      	ldr	r2, [pc, #40]	; (800373c <RCC_Delay+0x38>)
 8003712:	fba2 2303 	umull	r2, r3, r2, r3
 8003716:	0a5b      	lsrs	r3, r3, #9
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	fb02 f303 	mul.w	r3, r2, r3
 800371e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003720:	bf00      	nop
  }
  while (Delay --);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	1e5a      	subs	r2, r3, #1
 8003726:	60fa      	str	r2, [r7, #12]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1f9      	bne.n	8003720 <RCC_Delay+0x1c>
}
 800372c:	bf00      	nop
 800372e:	bf00      	nop
 8003730:	3714      	adds	r7, #20
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr
 8003738:	2000007c 	.word	0x2000007c
 800373c:	10624dd3 	.word	0x10624dd3

08003740 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e041      	b.n	80037d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d106      	bne.n	800376c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f7fe fb54 	bl	8001e14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2202      	movs	r2, #2
 8003770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	3304      	adds	r3, #4
 800377c:	4619      	mov	r1, r3
 800377e:	4610      	mov	r0, r2
 8003780:	f000 fa5c 	bl	8003c3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
	...

080037e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d001      	beq.n	80037f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e03a      	b.n	800386e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2202      	movs	r2, #2
 80037fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	68da      	ldr	r2, [r3, #12]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f042 0201 	orr.w	r2, r2, #1
 800380e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a18      	ldr	r2, [pc, #96]	; (8003878 <HAL_TIM_Base_Start_IT+0x98>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d00e      	beq.n	8003838 <HAL_TIM_Base_Start_IT+0x58>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003822:	d009      	beq.n	8003838 <HAL_TIM_Base_Start_IT+0x58>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a14      	ldr	r2, [pc, #80]	; (800387c <HAL_TIM_Base_Start_IT+0x9c>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d004      	beq.n	8003838 <HAL_TIM_Base_Start_IT+0x58>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a13      	ldr	r2, [pc, #76]	; (8003880 <HAL_TIM_Base_Start_IT+0xa0>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d111      	bne.n	800385c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f003 0307 	and.w	r3, r3, #7
 8003842:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2b06      	cmp	r3, #6
 8003848:	d010      	beq.n	800386c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f042 0201 	orr.w	r2, r2, #1
 8003858:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800385a:	e007      	b.n	800386c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f042 0201 	orr.w	r2, r2, #1
 800386a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3714      	adds	r7, #20
 8003872:	46bd      	mov	sp, r7
 8003874:	bc80      	pop	{r7}
 8003876:	4770      	bx	lr
 8003878:	40012c00 	.word	0x40012c00
 800387c:	40000400 	.word	0x40000400
 8003880:	40000800 	.word	0x40000800

08003884 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	f003 0302 	and.w	r3, r3, #2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d020      	beq.n	80038e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d01b      	beq.n	80038e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f06f 0202 	mvn.w	r2, #2
 80038b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2201      	movs	r2, #1
 80038be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	699b      	ldr	r3, [r3, #24]
 80038c6:	f003 0303 	and.w	r3, r3, #3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d003      	beq.n	80038d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 f998 	bl	8003c04 <HAL_TIM_IC_CaptureCallback>
 80038d4:	e005      	b.n	80038e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 f98b 	bl	8003bf2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f000 f99a 	bl	8003c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	f003 0304 	and.w	r3, r3, #4
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d020      	beq.n	8003934 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d01b      	beq.n	8003934 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f06f 0204 	mvn.w	r2, #4
 8003904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2202      	movs	r2, #2
 800390a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003916:	2b00      	cmp	r3, #0
 8003918:	d003      	beq.n	8003922 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f000 f972 	bl	8003c04 <HAL_TIM_IC_CaptureCallback>
 8003920:	e005      	b.n	800392e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f965 	bl	8003bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 f974 	bl	8003c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	f003 0308 	and.w	r3, r3, #8
 800393a:	2b00      	cmp	r3, #0
 800393c:	d020      	beq.n	8003980 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f003 0308 	and.w	r3, r3, #8
 8003944:	2b00      	cmp	r3, #0
 8003946:	d01b      	beq.n	8003980 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f06f 0208 	mvn.w	r2, #8
 8003950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2204      	movs	r2, #4
 8003956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	69db      	ldr	r3, [r3, #28]
 800395e:	f003 0303 	and.w	r3, r3, #3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d003      	beq.n	800396e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 f94c 	bl	8003c04 <HAL_TIM_IC_CaptureCallback>
 800396c:	e005      	b.n	800397a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 f93f 	bl	8003bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f000 f94e 	bl	8003c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	f003 0310 	and.w	r3, r3, #16
 8003986:	2b00      	cmp	r3, #0
 8003988:	d020      	beq.n	80039cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f003 0310 	and.w	r3, r3, #16
 8003990:	2b00      	cmp	r3, #0
 8003992:	d01b      	beq.n	80039cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f06f 0210 	mvn.w	r2, #16
 800399c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2208      	movs	r2, #8
 80039a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	69db      	ldr	r3, [r3, #28]
 80039aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 f926 	bl	8003c04 <HAL_TIM_IC_CaptureCallback>
 80039b8:	e005      	b.n	80039c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f000 f919 	bl	8003bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 f928 	bl	8003c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00c      	beq.n	80039f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	f003 0301 	and.w	r3, r3, #1
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d007      	beq.n	80039f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f06f 0201 	mvn.w	r2, #1
 80039e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f7fd ff22 	bl	8001834 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d00c      	beq.n	8003a14 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d007      	beq.n	8003a14 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f000 fa7f 	bl	8003f12 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00c      	beq.n	8003a38 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d007      	beq.n	8003a38 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003a30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 f8f8 	bl	8003c28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	f003 0320 	and.w	r3, r3, #32
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00c      	beq.n	8003a5c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f003 0320 	and.w	r3, r3, #32
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d007      	beq.n	8003a5c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f06f 0220 	mvn.w	r2, #32
 8003a54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f000 fa52 	bl	8003f00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a5c:	bf00      	nop
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d101      	bne.n	8003a80 <HAL_TIM_ConfigClockSource+0x1c>
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	e0b4      	b.n	8003bea <HAL_TIM_ConfigClockSource+0x186>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2202      	movs	r2, #2
 8003a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003a9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003aa6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68ba      	ldr	r2, [r7, #8]
 8003aae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ab8:	d03e      	beq.n	8003b38 <HAL_TIM_ConfigClockSource+0xd4>
 8003aba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003abe:	f200 8087 	bhi.w	8003bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8003ac2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ac6:	f000 8086 	beq.w	8003bd6 <HAL_TIM_ConfigClockSource+0x172>
 8003aca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ace:	d87f      	bhi.n	8003bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8003ad0:	2b70      	cmp	r3, #112	; 0x70
 8003ad2:	d01a      	beq.n	8003b0a <HAL_TIM_ConfigClockSource+0xa6>
 8003ad4:	2b70      	cmp	r3, #112	; 0x70
 8003ad6:	d87b      	bhi.n	8003bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8003ad8:	2b60      	cmp	r3, #96	; 0x60
 8003ada:	d050      	beq.n	8003b7e <HAL_TIM_ConfigClockSource+0x11a>
 8003adc:	2b60      	cmp	r3, #96	; 0x60
 8003ade:	d877      	bhi.n	8003bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8003ae0:	2b50      	cmp	r3, #80	; 0x50
 8003ae2:	d03c      	beq.n	8003b5e <HAL_TIM_ConfigClockSource+0xfa>
 8003ae4:	2b50      	cmp	r3, #80	; 0x50
 8003ae6:	d873      	bhi.n	8003bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8003ae8:	2b40      	cmp	r3, #64	; 0x40
 8003aea:	d058      	beq.n	8003b9e <HAL_TIM_ConfigClockSource+0x13a>
 8003aec:	2b40      	cmp	r3, #64	; 0x40
 8003aee:	d86f      	bhi.n	8003bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8003af0:	2b30      	cmp	r3, #48	; 0x30
 8003af2:	d064      	beq.n	8003bbe <HAL_TIM_ConfigClockSource+0x15a>
 8003af4:	2b30      	cmp	r3, #48	; 0x30
 8003af6:	d86b      	bhi.n	8003bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8003af8:	2b20      	cmp	r3, #32
 8003afa:	d060      	beq.n	8003bbe <HAL_TIM_ConfigClockSource+0x15a>
 8003afc:	2b20      	cmp	r3, #32
 8003afe:	d867      	bhi.n	8003bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d05c      	beq.n	8003bbe <HAL_TIM_ConfigClockSource+0x15a>
 8003b04:	2b10      	cmp	r3, #16
 8003b06:	d05a      	beq.n	8003bbe <HAL_TIM_ConfigClockSource+0x15a>
 8003b08:	e062      	b.n	8003bd0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6818      	ldr	r0, [r3, #0]
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	6899      	ldr	r1, [r3, #8]
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	685a      	ldr	r2, [r3, #4]
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	f000 f974 	bl	8003e06 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003b2c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68ba      	ldr	r2, [r7, #8]
 8003b34:	609a      	str	r2, [r3, #8]
      break;
 8003b36:	e04f      	b.n	8003bd8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6818      	ldr	r0, [r3, #0]
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	6899      	ldr	r1, [r3, #8]
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685a      	ldr	r2, [r3, #4]
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	f000 f95d 	bl	8003e06 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689a      	ldr	r2, [r3, #8]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b5a:	609a      	str	r2, [r3, #8]
      break;
 8003b5c:	e03c      	b.n	8003bd8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6818      	ldr	r0, [r3, #0]
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	6859      	ldr	r1, [r3, #4]
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	f000 f8d4 	bl	8003d18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2150      	movs	r1, #80	; 0x50
 8003b76:	4618      	mov	r0, r3
 8003b78:	f000 f92b 	bl	8003dd2 <TIM_ITRx_SetConfig>
      break;
 8003b7c:	e02c      	b.n	8003bd8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6818      	ldr	r0, [r3, #0]
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	6859      	ldr	r1, [r3, #4]
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	f000 f8f2 	bl	8003d74 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2160      	movs	r1, #96	; 0x60
 8003b96:	4618      	mov	r0, r3
 8003b98:	f000 f91b 	bl	8003dd2 <TIM_ITRx_SetConfig>
      break;
 8003b9c:	e01c      	b.n	8003bd8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6818      	ldr	r0, [r3, #0]
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	6859      	ldr	r1, [r3, #4]
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	461a      	mov	r2, r3
 8003bac:	f000 f8b4 	bl	8003d18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2140      	movs	r1, #64	; 0x40
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f000 f90b 	bl	8003dd2 <TIM_ITRx_SetConfig>
      break;
 8003bbc:	e00c      	b.n	8003bd8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	4610      	mov	r0, r2
 8003bca:	f000 f902 	bl	8003dd2 <TIM_ITRx_SetConfig>
      break;
 8003bce:	e003      	b.n	8003bd8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
      break;
 8003bd4:	e000      	b.n	8003bd8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003bd6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3710      	adds	r7, #16
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bf2:	b480      	push	{r7}
 8003bf4:	b083      	sub	sp, #12
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003bfa:	bf00      	nop
 8003bfc:	370c      	adds	r7, #12
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bc80      	pop	{r7}
 8003c02:	4770      	bx	lr

08003c04 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bc80      	pop	{r7}
 8003c14:	4770      	bx	lr

08003c16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c16:	b480      	push	{r7}
 8003c18:	b083      	sub	sp, #12
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c1e:	bf00      	nop
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bc80      	pop	{r7}
 8003c26:	4770      	bx	lr

08003c28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c30:	bf00      	nop
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bc80      	pop	{r7}
 8003c38:	4770      	bx	lr
	...

08003c3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4a2f      	ldr	r2, [pc, #188]	; (8003d0c <TIM_Base_SetConfig+0xd0>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d00b      	beq.n	8003c6c <TIM_Base_SetConfig+0x30>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c5a:	d007      	beq.n	8003c6c <TIM_Base_SetConfig+0x30>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	4a2c      	ldr	r2, [pc, #176]	; (8003d10 <TIM_Base_SetConfig+0xd4>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d003      	beq.n	8003c6c <TIM_Base_SetConfig+0x30>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a2b      	ldr	r2, [pc, #172]	; (8003d14 <TIM_Base_SetConfig+0xd8>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d108      	bne.n	8003c7e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4a22      	ldr	r2, [pc, #136]	; (8003d0c <TIM_Base_SetConfig+0xd0>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d00b      	beq.n	8003c9e <TIM_Base_SetConfig+0x62>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c8c:	d007      	beq.n	8003c9e <TIM_Base_SetConfig+0x62>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a1f      	ldr	r2, [pc, #124]	; (8003d10 <TIM_Base_SetConfig+0xd4>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d003      	beq.n	8003c9e <TIM_Base_SetConfig+0x62>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a1e      	ldr	r2, [pc, #120]	; (8003d14 <TIM_Base_SetConfig+0xd8>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d108      	bne.n	8003cb0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ca4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	695b      	ldr	r3, [r3, #20]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	689a      	ldr	r2, [r3, #8]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4a0d      	ldr	r2, [pc, #52]	; (8003d0c <TIM_Base_SetConfig+0xd0>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d103      	bne.n	8003ce4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	691a      	ldr	r2, [r3, #16]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d005      	beq.n	8003d02 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	f023 0201 	bic.w	r2, r3, #1
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	611a      	str	r2, [r3, #16]
  }
}
 8003d02:	bf00      	nop
 8003d04:	3714      	adds	r7, #20
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bc80      	pop	{r7}
 8003d0a:	4770      	bx	lr
 8003d0c:	40012c00 	.word	0x40012c00
 8003d10:	40000400 	.word	0x40000400
 8003d14:	40000800 	.word	0x40000800

08003d18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b087      	sub	sp, #28
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	f023 0201 	bic.w	r2, r3, #1
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	699b      	ldr	r3, [r3, #24]
 8003d3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	011b      	lsls	r3, r3, #4
 8003d48:	693a      	ldr	r2, [r7, #16]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	f023 030a 	bic.w	r3, r3, #10
 8003d54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	693a      	ldr	r2, [r7, #16]
 8003d62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	621a      	str	r2, [r3, #32]
}
 8003d6a:	bf00      	nop
 8003d6c:	371c      	adds	r7, #28
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bc80      	pop	{r7}
 8003d72:	4770      	bx	lr

08003d74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b087      	sub	sp, #28
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6a1b      	ldr	r3, [r3, #32]
 8003d84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	f023 0210 	bic.w	r2, r3, #16
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	031b      	lsls	r3, r3, #12
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003db0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	011b      	lsls	r3, r3, #4
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	693a      	ldr	r2, [r7, #16]
 8003dc0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	697a      	ldr	r2, [r7, #20]
 8003dc6:	621a      	str	r2, [r3, #32]
}
 8003dc8:	bf00      	nop
 8003dca:	371c      	adds	r7, #28
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bc80      	pop	{r7}
 8003dd0:	4770      	bx	lr

08003dd2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b085      	sub	sp, #20
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
 8003dda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003de8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	f043 0307 	orr.w	r3, r3, #7
 8003df4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	609a      	str	r2, [r3, #8]
}
 8003dfc:	bf00      	nop
 8003dfe:	3714      	adds	r7, #20
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bc80      	pop	{r7}
 8003e04:	4770      	bx	lr

08003e06 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b087      	sub	sp, #28
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	60f8      	str	r0, [r7, #12]
 8003e0e:	60b9      	str	r1, [r7, #8]
 8003e10:	607a      	str	r2, [r7, #4]
 8003e12:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e20:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	021a      	lsls	r2, r3, #8
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	431a      	orrs	r2, r3
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	697a      	ldr	r2, [r7, #20]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	609a      	str	r2, [r3, #8]
}
 8003e3a:	bf00      	nop
 8003e3c:	371c      	adds	r7, #28
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bc80      	pop	{r7}
 8003e42:	4770      	bx	lr

08003e44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d101      	bne.n	8003e5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e58:	2302      	movs	r3, #2
 8003e5a:	e046      	b.n	8003eea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2202      	movs	r2, #2
 8003e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a16      	ldr	r2, [pc, #88]	; (8003ef4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d00e      	beq.n	8003ebe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ea8:	d009      	beq.n	8003ebe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a12      	ldr	r2, [pc, #72]	; (8003ef8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d004      	beq.n	8003ebe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a10      	ldr	r2, [pc, #64]	; (8003efc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d10c      	bne.n	8003ed8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ec4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	68ba      	ldr	r2, [r7, #8]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3714      	adds	r7, #20
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bc80      	pop	{r7}
 8003ef2:	4770      	bx	lr
 8003ef4:	40012c00 	.word	0x40012c00
 8003ef8:	40000400 	.word	0x40000400
 8003efc:	40000800 	.word	0x40000800

08003f00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f08:	bf00      	nop
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bc80      	pop	{r7}
 8003f10:	4770      	bx	lr

08003f12 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f1a:	bf00      	nop
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bc80      	pop	{r7}
 8003f22:	4770      	bx	lr

08003f24 <__errno>:
 8003f24:	4b01      	ldr	r3, [pc, #4]	; (8003f2c <__errno+0x8>)
 8003f26:	6818      	ldr	r0, [r3, #0]
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	20000088 	.word	0x20000088

08003f30 <__libc_init_array>:
 8003f30:	b570      	push	{r4, r5, r6, lr}
 8003f32:	2600      	movs	r6, #0
 8003f34:	4d0c      	ldr	r5, [pc, #48]	; (8003f68 <__libc_init_array+0x38>)
 8003f36:	4c0d      	ldr	r4, [pc, #52]	; (8003f6c <__libc_init_array+0x3c>)
 8003f38:	1b64      	subs	r4, r4, r5
 8003f3a:	10a4      	asrs	r4, r4, #2
 8003f3c:	42a6      	cmp	r6, r4
 8003f3e:	d109      	bne.n	8003f54 <__libc_init_array+0x24>
 8003f40:	f000 f8f6 	bl	8004130 <_init>
 8003f44:	2600      	movs	r6, #0
 8003f46:	4d0a      	ldr	r5, [pc, #40]	; (8003f70 <__libc_init_array+0x40>)
 8003f48:	4c0a      	ldr	r4, [pc, #40]	; (8003f74 <__libc_init_array+0x44>)
 8003f4a:	1b64      	subs	r4, r4, r5
 8003f4c:	10a4      	asrs	r4, r4, #2
 8003f4e:	42a6      	cmp	r6, r4
 8003f50:	d105      	bne.n	8003f5e <__libc_init_array+0x2e>
 8003f52:	bd70      	pop	{r4, r5, r6, pc}
 8003f54:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f58:	4798      	blx	r3
 8003f5a:	3601      	adds	r6, #1
 8003f5c:	e7ee      	b.n	8003f3c <__libc_init_array+0xc>
 8003f5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f62:	4798      	blx	r3
 8003f64:	3601      	adds	r6, #1
 8003f66:	e7f2      	b.n	8003f4e <__libc_init_array+0x1e>
 8003f68:	080041d8 	.word	0x080041d8
 8003f6c:	080041d8 	.word	0x080041d8
 8003f70:	080041d8 	.word	0x080041d8
 8003f74:	080041dc 	.word	0x080041dc

08003f78 <malloc>:
 8003f78:	4b02      	ldr	r3, [pc, #8]	; (8003f84 <malloc+0xc>)
 8003f7a:	4601      	mov	r1, r0
 8003f7c:	6818      	ldr	r0, [r3, #0]
 8003f7e:	f000 b85f 	b.w	8004040 <_malloc_r>
 8003f82:	bf00      	nop
 8003f84:	20000088 	.word	0x20000088

08003f88 <free>:
 8003f88:	4b02      	ldr	r3, [pc, #8]	; (8003f94 <free+0xc>)
 8003f8a:	4601      	mov	r1, r0
 8003f8c:	6818      	ldr	r0, [r3, #0]
 8003f8e:	f000 b80b 	b.w	8003fa8 <_free_r>
 8003f92:	bf00      	nop
 8003f94:	20000088 	.word	0x20000088

08003f98 <memset>:
 8003f98:	4603      	mov	r3, r0
 8003f9a:	4402      	add	r2, r0
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d100      	bne.n	8003fa2 <memset+0xa>
 8003fa0:	4770      	bx	lr
 8003fa2:	f803 1b01 	strb.w	r1, [r3], #1
 8003fa6:	e7f9      	b.n	8003f9c <memset+0x4>

08003fa8 <_free_r>:
 8003fa8:	b538      	push	{r3, r4, r5, lr}
 8003faa:	4605      	mov	r5, r0
 8003fac:	2900      	cmp	r1, #0
 8003fae:	d043      	beq.n	8004038 <_free_r+0x90>
 8003fb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003fb4:	1f0c      	subs	r4, r1, #4
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	bfb8      	it	lt
 8003fba:	18e4      	addlt	r4, r4, r3
 8003fbc:	f000 f8aa 	bl	8004114 <__malloc_lock>
 8003fc0:	4a1e      	ldr	r2, [pc, #120]	; (800403c <_free_r+0x94>)
 8003fc2:	6813      	ldr	r3, [r2, #0]
 8003fc4:	4610      	mov	r0, r2
 8003fc6:	b933      	cbnz	r3, 8003fd6 <_free_r+0x2e>
 8003fc8:	6063      	str	r3, [r4, #4]
 8003fca:	6014      	str	r4, [r2, #0]
 8003fcc:	4628      	mov	r0, r5
 8003fce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003fd2:	f000 b8a5 	b.w	8004120 <__malloc_unlock>
 8003fd6:	42a3      	cmp	r3, r4
 8003fd8:	d90a      	bls.n	8003ff0 <_free_r+0x48>
 8003fda:	6821      	ldr	r1, [r4, #0]
 8003fdc:	1862      	adds	r2, r4, r1
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	bf01      	itttt	eq
 8003fe2:	681a      	ldreq	r2, [r3, #0]
 8003fe4:	685b      	ldreq	r3, [r3, #4]
 8003fe6:	1852      	addeq	r2, r2, r1
 8003fe8:	6022      	streq	r2, [r4, #0]
 8003fea:	6063      	str	r3, [r4, #4]
 8003fec:	6004      	str	r4, [r0, #0]
 8003fee:	e7ed      	b.n	8003fcc <_free_r+0x24>
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	b10b      	cbz	r3, 8003ffa <_free_r+0x52>
 8003ff6:	42a3      	cmp	r3, r4
 8003ff8:	d9fa      	bls.n	8003ff0 <_free_r+0x48>
 8003ffa:	6811      	ldr	r1, [r2, #0]
 8003ffc:	1850      	adds	r0, r2, r1
 8003ffe:	42a0      	cmp	r0, r4
 8004000:	d10b      	bne.n	800401a <_free_r+0x72>
 8004002:	6820      	ldr	r0, [r4, #0]
 8004004:	4401      	add	r1, r0
 8004006:	1850      	adds	r0, r2, r1
 8004008:	4283      	cmp	r3, r0
 800400a:	6011      	str	r1, [r2, #0]
 800400c:	d1de      	bne.n	8003fcc <_free_r+0x24>
 800400e:	6818      	ldr	r0, [r3, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	4401      	add	r1, r0
 8004014:	6011      	str	r1, [r2, #0]
 8004016:	6053      	str	r3, [r2, #4]
 8004018:	e7d8      	b.n	8003fcc <_free_r+0x24>
 800401a:	d902      	bls.n	8004022 <_free_r+0x7a>
 800401c:	230c      	movs	r3, #12
 800401e:	602b      	str	r3, [r5, #0]
 8004020:	e7d4      	b.n	8003fcc <_free_r+0x24>
 8004022:	6820      	ldr	r0, [r4, #0]
 8004024:	1821      	adds	r1, r4, r0
 8004026:	428b      	cmp	r3, r1
 8004028:	bf01      	itttt	eq
 800402a:	6819      	ldreq	r1, [r3, #0]
 800402c:	685b      	ldreq	r3, [r3, #4]
 800402e:	1809      	addeq	r1, r1, r0
 8004030:	6021      	streq	r1, [r4, #0]
 8004032:	6063      	str	r3, [r4, #4]
 8004034:	6054      	str	r4, [r2, #4]
 8004036:	e7c9      	b.n	8003fcc <_free_r+0x24>
 8004038:	bd38      	pop	{r3, r4, r5, pc}
 800403a:	bf00      	nop
 800403c:	2000017c 	.word	0x2000017c

08004040 <_malloc_r>:
 8004040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004042:	1ccd      	adds	r5, r1, #3
 8004044:	f025 0503 	bic.w	r5, r5, #3
 8004048:	3508      	adds	r5, #8
 800404a:	2d0c      	cmp	r5, #12
 800404c:	bf38      	it	cc
 800404e:	250c      	movcc	r5, #12
 8004050:	2d00      	cmp	r5, #0
 8004052:	4606      	mov	r6, r0
 8004054:	db01      	blt.n	800405a <_malloc_r+0x1a>
 8004056:	42a9      	cmp	r1, r5
 8004058:	d903      	bls.n	8004062 <_malloc_r+0x22>
 800405a:	230c      	movs	r3, #12
 800405c:	6033      	str	r3, [r6, #0]
 800405e:	2000      	movs	r0, #0
 8004060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004062:	f000 f857 	bl	8004114 <__malloc_lock>
 8004066:	4921      	ldr	r1, [pc, #132]	; (80040ec <_malloc_r+0xac>)
 8004068:	680a      	ldr	r2, [r1, #0]
 800406a:	4614      	mov	r4, r2
 800406c:	b99c      	cbnz	r4, 8004096 <_malloc_r+0x56>
 800406e:	4f20      	ldr	r7, [pc, #128]	; (80040f0 <_malloc_r+0xb0>)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	b923      	cbnz	r3, 800407e <_malloc_r+0x3e>
 8004074:	4621      	mov	r1, r4
 8004076:	4630      	mov	r0, r6
 8004078:	f000 f83c 	bl	80040f4 <_sbrk_r>
 800407c:	6038      	str	r0, [r7, #0]
 800407e:	4629      	mov	r1, r5
 8004080:	4630      	mov	r0, r6
 8004082:	f000 f837 	bl	80040f4 <_sbrk_r>
 8004086:	1c43      	adds	r3, r0, #1
 8004088:	d123      	bne.n	80040d2 <_malloc_r+0x92>
 800408a:	230c      	movs	r3, #12
 800408c:	4630      	mov	r0, r6
 800408e:	6033      	str	r3, [r6, #0]
 8004090:	f000 f846 	bl	8004120 <__malloc_unlock>
 8004094:	e7e3      	b.n	800405e <_malloc_r+0x1e>
 8004096:	6823      	ldr	r3, [r4, #0]
 8004098:	1b5b      	subs	r3, r3, r5
 800409a:	d417      	bmi.n	80040cc <_malloc_r+0x8c>
 800409c:	2b0b      	cmp	r3, #11
 800409e:	d903      	bls.n	80040a8 <_malloc_r+0x68>
 80040a0:	6023      	str	r3, [r4, #0]
 80040a2:	441c      	add	r4, r3
 80040a4:	6025      	str	r5, [r4, #0]
 80040a6:	e004      	b.n	80040b2 <_malloc_r+0x72>
 80040a8:	6863      	ldr	r3, [r4, #4]
 80040aa:	42a2      	cmp	r2, r4
 80040ac:	bf0c      	ite	eq
 80040ae:	600b      	streq	r3, [r1, #0]
 80040b0:	6053      	strne	r3, [r2, #4]
 80040b2:	4630      	mov	r0, r6
 80040b4:	f000 f834 	bl	8004120 <__malloc_unlock>
 80040b8:	f104 000b 	add.w	r0, r4, #11
 80040bc:	1d23      	adds	r3, r4, #4
 80040be:	f020 0007 	bic.w	r0, r0, #7
 80040c2:	1ac2      	subs	r2, r0, r3
 80040c4:	d0cc      	beq.n	8004060 <_malloc_r+0x20>
 80040c6:	1a1b      	subs	r3, r3, r0
 80040c8:	50a3      	str	r3, [r4, r2]
 80040ca:	e7c9      	b.n	8004060 <_malloc_r+0x20>
 80040cc:	4622      	mov	r2, r4
 80040ce:	6864      	ldr	r4, [r4, #4]
 80040d0:	e7cc      	b.n	800406c <_malloc_r+0x2c>
 80040d2:	1cc4      	adds	r4, r0, #3
 80040d4:	f024 0403 	bic.w	r4, r4, #3
 80040d8:	42a0      	cmp	r0, r4
 80040da:	d0e3      	beq.n	80040a4 <_malloc_r+0x64>
 80040dc:	1a21      	subs	r1, r4, r0
 80040de:	4630      	mov	r0, r6
 80040e0:	f000 f808 	bl	80040f4 <_sbrk_r>
 80040e4:	3001      	adds	r0, #1
 80040e6:	d1dd      	bne.n	80040a4 <_malloc_r+0x64>
 80040e8:	e7cf      	b.n	800408a <_malloc_r+0x4a>
 80040ea:	bf00      	nop
 80040ec:	2000017c 	.word	0x2000017c
 80040f0:	20000180 	.word	0x20000180

080040f4 <_sbrk_r>:
 80040f4:	b538      	push	{r3, r4, r5, lr}
 80040f6:	2300      	movs	r3, #0
 80040f8:	4d05      	ldr	r5, [pc, #20]	; (8004110 <_sbrk_r+0x1c>)
 80040fa:	4604      	mov	r4, r0
 80040fc:	4608      	mov	r0, r1
 80040fe:	602b      	str	r3, [r5, #0]
 8004100:	f7fd fede 	bl	8001ec0 <_sbrk>
 8004104:	1c43      	adds	r3, r0, #1
 8004106:	d102      	bne.n	800410e <_sbrk_r+0x1a>
 8004108:	682b      	ldr	r3, [r5, #0]
 800410a:	b103      	cbz	r3, 800410e <_sbrk_r+0x1a>
 800410c:	6023      	str	r3, [r4, #0]
 800410e:	bd38      	pop	{r3, r4, r5, pc}
 8004110:	20000260 	.word	0x20000260

08004114 <__malloc_lock>:
 8004114:	4801      	ldr	r0, [pc, #4]	; (800411c <__malloc_lock+0x8>)
 8004116:	f000 b809 	b.w	800412c <__retarget_lock_acquire_recursive>
 800411a:	bf00      	nop
 800411c:	20000268 	.word	0x20000268

08004120 <__malloc_unlock>:
 8004120:	4801      	ldr	r0, [pc, #4]	; (8004128 <__malloc_unlock+0x8>)
 8004122:	f000 b804 	b.w	800412e <__retarget_lock_release_recursive>
 8004126:	bf00      	nop
 8004128:	20000268 	.word	0x20000268

0800412c <__retarget_lock_acquire_recursive>:
 800412c:	4770      	bx	lr

0800412e <__retarget_lock_release_recursive>:
 800412e:	4770      	bx	lr

08004130 <_init>:
 8004130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004132:	bf00      	nop
 8004134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004136:	bc08      	pop	{r3}
 8004138:	469e      	mov	lr, r3
 800413a:	4770      	bx	lr

0800413c <_fini>:
 800413c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800413e:	bf00      	nop
 8004140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004142:	bc08      	pop	{r3}
 8004144:	469e      	mov	lr, r3
 8004146:	4770      	bx	lr
