<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1656" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1656{left:576px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2_1656{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1656{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1656{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1656{left:69px;bottom:1083px;letter-spacing:0.16px;}
#t6_1656{left:359px;bottom:788px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1656{left:69px;bottom:704px;letter-spacing:-0.13px;}
#t8_1656{left:69px;bottom:681px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t9_1656{left:69px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_1656{left:69px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_1656{left:69px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_1656{left:69px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_1656{left:69px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_1656{left:69px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tf_1656{left:69px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_1656{left:69px;bottom:541px;letter-spacing:-0.17px;word-spacing:-0.58px;}
#th_1656{left:69px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ti_1656{left:69px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_1656{left:69px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tk_1656{left:69px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_1656{left:69px;bottom:444px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#tm_1656{left:69px;bottom:428px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tn_1656{left:69px;bottom:411px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_1656{left:69px;bottom:394px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tp_1656{left:69px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_1656{left:69px;bottom:360px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tr_1656{left:69px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#ts_1656{left:69px;bottom:321px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tt_1656{left:69px;bottom:298px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tu_1656{left:69px;bottom:275px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_1656{left:69px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_1656{left:69px;bottom:235px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_1656{left:69px;bottom:218px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#ty_1656{left:69px;bottom:202px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tz_1656{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t10_1656{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t11_1656{left:308px;bottom:1065px;letter-spacing:-0.08px;word-spacing:-1.34px;}
#t12_1656{left:308px;bottom:1050px;letter-spacing:-0.18px;}
#t13_1656{left:353px;bottom:1065px;letter-spacing:-0.12px;}
#t14_1656{left:353px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t15_1656{left:353px;bottom:1034px;letter-spacing:-0.12px;}
#t16_1656{left:427px;bottom:1065px;letter-spacing:-0.12px;}
#t17_1656{left:427px;bottom:1050px;letter-spacing:-0.12px;}
#t18_1656{left:427px;bottom:1034px;letter-spacing:-0.12px;}
#t19_1656{left:512px;bottom:1065px;letter-spacing:-0.12px;}
#t1a_1656{left:78px;bottom:1011px;letter-spacing:-0.12px;}
#t1b_1656{left:78px;bottom:995px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#t1c_1656{left:78px;bottom:978px;letter-spacing:-0.14px;}
#t1d_1656{left:308px;bottom:1011px;}
#t1e_1656{left:353px;bottom:1011px;letter-spacing:-0.13px;}
#t1f_1656{left:427px;bottom:1011px;letter-spacing:-0.17px;}
#t1g_1656{left:427px;bottom:995px;letter-spacing:-0.16px;}
#t1h_1656{left:512px;bottom:1011px;letter-spacing:-0.11px;}
#t1i_1656{left:512px;bottom:995px;letter-spacing:-0.13px;}
#t1j_1656{left:512px;bottom:978px;letter-spacing:-0.12px;}
#t1k_1656{left:78px;bottom:955px;letter-spacing:-0.12px;}
#t1l_1656{left:78px;bottom:938px;letter-spacing:-0.13px;word-spacing:-0.6px;}
#t1m_1656{left:78px;bottom:921px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1n_1656{left:308px;bottom:955px;}
#t1o_1656{left:353px;bottom:955px;letter-spacing:-0.13px;}
#t1p_1656{left:427px;bottom:955px;letter-spacing:-0.17px;}
#t1q_1656{left:427px;bottom:938px;letter-spacing:-0.16px;}
#t1r_1656{left:512px;bottom:955px;letter-spacing:-0.11px;}
#t1s_1656{left:512px;bottom:938px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_1656{left:512px;bottom:921px;letter-spacing:-0.12px;}
#t1u_1656{left:78px;bottom:898px;letter-spacing:-0.12px;}
#t1v_1656{left:78px;bottom:881px;letter-spacing:-0.13px;word-spacing:-0.17px;}
#t1w_1656{left:78px;bottom:865px;letter-spacing:-0.14px;}
#t1x_1656{left:308px;bottom:898px;}
#t1y_1656{left:353px;bottom:898px;letter-spacing:-0.11px;}
#t1z_1656{left:427px;bottom:898px;letter-spacing:-0.15px;}
#t20_1656{left:512px;bottom:898px;letter-spacing:-0.11px;}
#t21_1656{left:512px;bottom:881px;letter-spacing:-0.12px;}
#t22_1656{left:512px;bottom:865px;letter-spacing:-0.11px;}
#t23_1656{left:512px;bottom:848px;letter-spacing:-0.13px;}
#t24_1656{left:86px;bottom:767px;letter-spacing:-0.14px;}
#t25_1656{left:165px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t26_1656{left:298px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t27_1656{left:442px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t28_1656{left:588px;bottom:767px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t29_1656{left:739px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2a_1656{left:100px;bottom:742px;}
#t2b_1656{left:189px;bottom:742px;letter-spacing:-0.1px;}
#t2c_1656{left:282px;bottom:742px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_1656{left:435px;bottom:742px;letter-spacing:-0.12px;}
#t2e_1656{left:580px;bottom:742px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_1656{left:755px;bottom:742px;letter-spacing:-0.18px;}

.s1_1656{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1656{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1656{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1656{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1656{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1656{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1656{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_1656{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1656" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1656Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1656" style="-webkit-user-select: none;"><object width="935" height="1210" data="1656/1656.svg" type="image/svg+xml" id="pdf1656" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1656" class="t s1_1656">VFIXUPIMMPD—Fix Up Special Packed Float64 Values </span>
<span id="t2_1656" class="t s2_1656">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1656" class="t s1_1656">5-180 </span><span id="t4_1656" class="t s1_1656">Vol. 2C </span>
<span id="t5_1656" class="t s3_1656">VFIXUPIMMPD—Fix Up Special Packed Float64 Values </span>
<span id="t6_1656" class="t s4_1656">Instruction Operand Encoding </span>
<span id="t7_1656" class="t s5_1656">Description </span>
<span id="t8_1656" class="t s6_1656">Perform fix-up of quad-word elements encoded in double precision floating-point format in the first source operand </span>
<span id="t9_1656" class="t s6_1656">(the second operand) using a 32-bit, two-level look-up table specified in the corresponding quadword element of </span>
<span id="ta_1656" class="t s6_1656">the second source operand (the third operand) with exception reporting specifier imm8. The elements that are </span>
<span id="tb_1656" class="t s6_1656">fixed-up are selected by mask bits of 1 specified in the opmask k1. Mask bits of 0 in the opmask k1 or table </span>
<span id="tc_1656" class="t s6_1656">response action of 0000b preserves the corresponding element of the first operand. The fixed-up elements from </span>
<span id="td_1656" class="t s6_1656">the first source operand and the preserved element in the first operand are combined as the final results in the </span>
<span id="te_1656" class="t s6_1656">destination operand (the first operand). </span>
<span id="tf_1656" class="t s6_1656">The destination and the first source operands are ZMM/YMM/XMM registers. The second source operand can be a </span>
<span id="tg_1656" class="t s6_1656">ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64- </span>
<span id="th_1656" class="t s6_1656">bit memory location. </span>
<span id="ti_1656" class="t s6_1656">The two-level look-up table perform a fix-up of each double precision floating-point input data in the first source </span>
<span id="tj_1656" class="t s6_1656">operand by decoding the input data encoding into 8 token types. A response table is defined for each token type </span>
<span id="tk_1656" class="t s6_1656">that converts the input encoding in the first source operand with one of 16 response actions. </span>
<span id="tl_1656" class="t s6_1656">This instruction is specifically intended for use in fixing up the results of arithmetic calculations involving one source </span>
<span id="tm_1656" class="t s6_1656">so that they match the spec, although it is generally useful for fixing up the results of multiple-instruction </span>
<span id="tn_1656" class="t s6_1656">sequences to reflect special-number inputs. For example, consider rcp(0). Input 0 to rcp, and you should get INF </span>
<span id="to_1656" class="t s6_1656">according to the DX10 spec. However, evaluating rcp via Newton-Raphson, where x=approx(1/0), yields an incor- </span>
<span id="tp_1656" class="t s6_1656">rect result. To deal with this, VFIXUPIMMPD can be used after the N-R reciprocal sequence to set the result to the </span>
<span id="tq_1656" class="t s6_1656">correct value (i.e., INF when the input is 0). </span>
<span id="tr_1656" class="t s6_1656">If MXCSR.DAZ is not set, denormal input elements in the first source operand are considered as normal inputs and </span>
<span id="ts_1656" class="t s6_1656">do not trigger any fixup nor fault reporting. </span>
<span id="tt_1656" class="t s6_1656">Imm8 is used to set the required flags reporting. It supports #ZE and #IE fault reporting (see details below). </span>
<span id="tu_1656" class="t s6_1656">MXCSR mask bits are ignored and are treated as if all mask bits are set to masked response). If any of the imm8 </span>
<span id="tv_1656" class="t s6_1656">bits is set and the condition met for fault reporting, MXCSR.IE or MXCSR.ZE might be updated. </span>
<span id="tw_1656" class="t s6_1656">This instruction is writemasked, so only those elements with the corresponding bit set in vector mask register k1 </span>
<span id="tx_1656" class="t s6_1656">are computed and stored into zmm1. Elements in the destination with the corresponding bit clear in k1 retain their </span>
<span id="ty_1656" class="t s6_1656">previous values or are set to 0. </span>
<span id="tz_1656" class="t s7_1656">Opcode/ </span>
<span id="t10_1656" class="t s7_1656">Instruction </span>
<span id="t11_1656" class="t s7_1656">Op / </span>
<span id="t12_1656" class="t s7_1656">En </span>
<span id="t13_1656" class="t s7_1656">64/32 </span>
<span id="t14_1656" class="t s7_1656">bit Mode </span>
<span id="t15_1656" class="t s7_1656">Support </span>
<span id="t16_1656" class="t s7_1656">CPUID </span>
<span id="t17_1656" class="t s7_1656">Feature </span>
<span id="t18_1656" class="t s7_1656">Flag </span>
<span id="t19_1656" class="t s7_1656">Description </span>
<span id="t1a_1656" class="t s8_1656">EVEX.128.66.0F3A.W1 54 /r ib </span>
<span id="t1b_1656" class="t s8_1656">VFIXUPIMMPD xmm1 {k1}{z}, xmm2, </span>
<span id="t1c_1656" class="t s8_1656">xmm3/m128/m64bcst, imm8 </span>
<span id="t1d_1656" class="t s8_1656">A </span><span id="t1e_1656" class="t s8_1656">V/V </span><span id="t1f_1656" class="t s8_1656">AVX512VL </span>
<span id="t1g_1656" class="t s8_1656">AVX512F </span>
<span id="t1h_1656" class="t s8_1656">Fix up special numbers in float64 vector xmm1, float64 </span>
<span id="t1i_1656" class="t s8_1656">vector xmm2 and int64 vector xmm3/m128/m64bcst </span>
<span id="t1j_1656" class="t s8_1656">and store the result in xmm1, under writemask. </span>
<span id="t1k_1656" class="t s8_1656">EVEX.256.66.0F3A.W1 54 /r ib </span>
<span id="t1l_1656" class="t s8_1656">VFIXUPIMMPD ymm1 {k1}{z}, ymm2, </span>
<span id="t1m_1656" class="t s8_1656">ymm3/m256/m64bcst, imm8 </span>
<span id="t1n_1656" class="t s8_1656">A </span><span id="t1o_1656" class="t s8_1656">V/V </span><span id="t1p_1656" class="t s8_1656">AVX512VL </span>
<span id="t1q_1656" class="t s8_1656">AVX512F </span>
<span id="t1r_1656" class="t s8_1656">Fix up special numbers in float64 vector ymm1, float64 </span>
<span id="t1s_1656" class="t s8_1656">vector ymm2 and int64 vector ymm3/m256/m64bcst </span>
<span id="t1t_1656" class="t s8_1656">and store the result in ymm1, under writemask. </span>
<span id="t1u_1656" class="t s8_1656">EVEX.512.66.0F3A.W1 54 /r ib </span>
<span id="t1v_1656" class="t s8_1656">VFIXUPIMMPD zmm1 {k1}{z}, zmm2, </span>
<span id="t1w_1656" class="t s8_1656">zmm3/m512/m64bcst{sae}, imm8 </span>
<span id="t1x_1656" class="t s8_1656">A </span><span id="t1y_1656" class="t s8_1656">V/V </span><span id="t1z_1656" class="t s8_1656">AVX512F </span><span id="t20_1656" class="t s8_1656">Fix up elements of float64 vector in zmm2 using int64 </span>
<span id="t21_1656" class="t s8_1656">vector table in zmm3/m512/m64bcst, combine with </span>
<span id="t22_1656" class="t s8_1656">preserved elements from zmm1, and store the result in </span>
<span id="t23_1656" class="t s8_1656">zmm1. </span>
<span id="t24_1656" class="t s7_1656">Op/En </span><span id="t25_1656" class="t s7_1656">Tuple Type </span><span id="t26_1656" class="t s7_1656">Operand 1 </span><span id="t27_1656" class="t s7_1656">Operand 2 </span><span id="t28_1656" class="t s7_1656">Operand 3 </span><span id="t29_1656" class="t s7_1656">Operand 4 </span>
<span id="t2a_1656" class="t s8_1656">A </span><span id="t2b_1656" class="t s8_1656">Full </span><span id="t2c_1656" class="t s8_1656">ModRM:reg (r, w) </span><span id="t2d_1656" class="t s8_1656">EVEX.vvvv (r) </span><span id="t2e_1656" class="t s8_1656">ModRM:r/m (r) </span><span id="t2f_1656" class="t s8_1656">imm8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
