# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDMI_Transmitter.srcs/sources_1/new/timing.vhd" \
"../../../../HDMI_Transmitter.srcs/sources_1/new/image_gen.vhd" \
"../../../../HDMI_Transmitter.srcs/sources_1/new/encoder.vhd" \
"../../../../HDMI_Transmitter.ip_user_files/bd/design_1/ip/design_1_timing_0_0/sim/design_1_timing_0_0.vhd" \
"../../../../HDMI_Transmitter.ip_user_files/bd/design_1/ip/design_1_image_gen_0_0/sim/design_1_image_gen_0_0.vhd" \
"../../../../HDMI_Transmitter.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../HDMI_Transmitter.ip_user_files/bd/design_1/ip/design_1_encoder_0_0/sim/design_1_encoder_0_0.vhd" \
"../../../../HDMI_Transmitter.ip_user_files/bd/design_1/ip/design_1_encoder_1_0/sim/design_1_encoder_1_0.vhd" \
"../../../../HDMI_Transmitter.ip_user_files/bd/design_1/ip/design_1_encoder_2_0/sim/design_1_encoder_2_0.vhd" \
"../../../../HDMI_Transmitter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../HDMI_Transmitter.srcs/sim_2/new/complete.vhd" \

# Do not sort compile order
nosort
