<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>I2S_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">I2S_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_s___peripheral___access___layer.html">I2S Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae25f25d231ebd0797ab668fafc159cb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ae25f25d231ebd0797ab668fafc159cb1">TCSR</a></td></tr>
<tr class="separator:ae25f25d231ebd0797ab668fafc159cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac45e21023c3fd22f6a7217adf594e1cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ac45e21023c3fd22f6a7217adf594e1cf">TCR1</a></td></tr>
<tr class="separator:ac45e21023c3fd22f6a7217adf594e1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5b1e92ab914ccb0f1b97526680f96c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a6f5b1e92ab914ccb0f1b97526680f96c">TCR2</a></td></tr>
<tr class="separator:a6f5b1e92ab914ccb0f1b97526680f96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb3874d5b17f1a69cda183bfb5c19f01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#acb3874d5b17f1a69cda183bfb5c19f01">TCR3</a></td></tr>
<tr class="separator:acb3874d5b17f1a69cda183bfb5c19f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18c2c7b12ad4a466b93d1a13f7ccda6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ab18c2c7b12ad4a466b93d1a13f7ccda6">TCR4</a></td></tr>
<tr class="separator:ab18c2c7b12ad4a466b93d1a13f7ccda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643051e6a1c91721805df0d32f89527c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a643051e6a1c91721805df0d32f89527c">TCR5</a></td></tr>
<tr class="separator:a643051e6a1c91721805df0d32f89527c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5f4153f4c381f333b726268b540e24"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a8f5f4153f4c381f333b726268b540e24">RESERVED_0</a> [8]</td></tr>
<tr class="separator:a8f5f4153f4c381f333b726268b540e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250f21e78882ee026b4775c207d5ea56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a250f21e78882ee026b4775c207d5ea56">TDR</a> [2]</td></tr>
<tr class="separator:a250f21e78882ee026b4775c207d5ea56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b4b47fc906636777ee746c3af485a5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a46b4b47fc906636777ee746c3af485a5">RESERVED_1</a> [24]</td></tr>
<tr class="separator:a46b4b47fc906636777ee746c3af485a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a126d2a7e767eb9cfe5087b79163da054"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a126d2a7e767eb9cfe5087b79163da054">TFR</a> [2]</td></tr>
<tr class="separator:a126d2a7e767eb9cfe5087b79163da054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eee850b74106829402f4b2957c7d246"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a4eee850b74106829402f4b2957c7d246">RESERVED_2</a> [24]</td></tr>
<tr class="separator:a4eee850b74106829402f4b2957c7d246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e887c5c285e65bbc87c0a23c531aba6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a3e887c5c285e65bbc87c0a23c531aba6">TMR</a></td></tr>
<tr class="separator:a3e887c5c285e65bbc87c0a23c531aba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c85ba03e2d156ade72b2639793543c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a87c85ba03e2d156ade72b2639793543c">RESERVED_3</a> [28]</td></tr>
<tr class="separator:a87c85ba03e2d156ade72b2639793543c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd87e1ea284e1d076f3578a2baaf46f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a4bd87e1ea284e1d076f3578a2baaf46f">RCSR</a></td></tr>
<tr class="separator:a4bd87e1ea284e1d076f3578a2baaf46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578197fc638ed6de2a5d613f5990b271"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a578197fc638ed6de2a5d613f5990b271">RCR1</a></td></tr>
<tr class="separator:a578197fc638ed6de2a5d613f5990b271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9560604d875c42e73b93cb4633d13485"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a9560604d875c42e73b93cb4633d13485">RCR2</a></td></tr>
<tr class="separator:a9560604d875c42e73b93cb4633d13485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7349cdff6c10c51c1121cb773a4c66f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#af7349cdff6c10c51c1121cb773a4c66f">RCR3</a></td></tr>
<tr class="separator:af7349cdff6c10c51c1121cb773a4c66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2759578aeb0559bb082711fb098cab86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a2759578aeb0559bb082711fb098cab86">RCR4</a></td></tr>
<tr class="separator:a2759578aeb0559bb082711fb098cab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7710d759d7acf10943abc061455f3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ada7710d759d7acf10943abc061455f3d">RCR5</a></td></tr>
<tr class="separator:ada7710d759d7acf10943abc061455f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bf9f171abdcc6bdca313ea230c111b2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a5bf9f171abdcc6bdca313ea230c111b2">RESERVED_4</a> [8]</td></tr>
<tr class="separator:a5bf9f171abdcc6bdca313ea230c111b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f43fa56b924fa3da328d32a1a5ad52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a67f43fa56b924fa3da328d32a1a5ad52">RDR</a> [2]</td></tr>
<tr class="separator:a67f43fa56b924fa3da328d32a1a5ad52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af460eaa9faabc6d17419cfc30c932e93"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#af460eaa9faabc6d17419cfc30c932e93">RESERVED_5</a> [24]</td></tr>
<tr class="separator:af460eaa9faabc6d17419cfc30c932e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856015de8b55decf585c90bc2f37455a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a856015de8b55decf585c90bc2f37455a">RFR</a> [2]</td></tr>
<tr class="separator:a856015de8b55decf585c90bc2f37455a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0652b1c64f057fcde42c791fca72b41d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a0652b1c64f057fcde42c791fca72b41d">RESERVED_6</a> [24]</td></tr>
<tr class="separator:a0652b1c64f057fcde42c791fca72b41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed92ad6e80b4c577d8f78cb77ac11f4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#aed92ad6e80b4c577d8f78cb77ac11f4e">RMR</a></td></tr>
<tr class="separator:aed92ad6e80b4c577d8f78cb77ac11f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba71e5eb571ceeacedebb5617b433466"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#aba71e5eb571ceeacedebb5617b433466">RESERVED_7</a> [28]</td></tr>
<tr class="separator:aba71e5eb571ceeacedebb5617b433466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae43f5aa9a8b7b52312047fe51eb0a8c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ae43f5aa9a8b7b52312047fe51eb0a8c2">MDR</a></td></tr>
<tr class="separator:ae43f5aa9a8b7b52312047fe51eb0a8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c203acae319804f4acb39f85909456f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a1c203acae319804f4acb39f85909456f">TX0</a></td></tr>
<tr class="separator:a1c203acae319804f4acb39f85909456f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac3c1c9018c3279b1b5f9e593ae5c48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a0ac3c1c9018c3279b1b5f9e593ae5c48">TX1</a></td></tr>
<tr class="separator:a0ac3c1c9018c3279b1b5f9e593ae5c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f89173ac1e0ac2782d585f529e9bff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a34f89173ac1e0ac2782d585f529e9bff">RX0</a></td></tr>
<tr class="separator:a34f89173ac1e0ac2782d585f529e9bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b9eebafdd0b98c58b735c053aa2260"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a76b9eebafdd0b98c58b735c053aa2260">RX1</a></td></tr>
<tr class="separator:a76b9eebafdd0b98c58b735c053aa2260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9dd9282fab299d0cd6e119564688e53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr class="separator:ae9dd9282fab299d0cd6e119564688e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a></td></tr>
<tr class="separator:aa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf8e0ec377fe890176a18307fd35a21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#acbf8e0ec377fe890176a18307fd35a21">TCCR</a></td></tr>
<tr class="separator:acbf8e0ec377fe890176a18307fd35a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288abe71896d422d8c855cfb161c8d15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a288abe71896d422d8c855cfb161c8d15">RCCR</a></td></tr>
<tr class="separator:a288abe71896d422d8c855cfb161c8d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8176ba455b4b2c22f934f18b891c0a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#aa8176ba455b4b2c22f934f18b891c0a7">FCSR</a></td></tr>
<tr class="separator:aa8176ba455b4b2c22f934f18b891c0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802ed3ed7a3fbbb236eae23abb7d2de3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a802ed3ed7a3fbbb236eae23abb7d2de3">ACNT</a></td></tr>
<tr class="separator:a802ed3ed7a3fbbb236eae23abb7d2de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53783bc4f8cd2f13dfd32134ce07704d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a53783bc4f8cd2f13dfd32134ce07704d">ACADD</a></td></tr>
<tr class="separator:a53783bc4f8cd2f13dfd32134ce07704d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815ed17183d9da9b425175cf20540f4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a815ed17183d9da9b425175cf20540f4d">ACDAT</a></td></tr>
<tr class="separator:a815ed17183d9da9b425175cf20540f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca82228b536ce39d49a2a7c1d5d8648"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a7ca82228b536ce39d49a2a7c1d5d8648">ATAG</a></td></tr>
<tr class="separator:a7ca82228b536ce39d49a2a7c1d5d8648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945498bce6cc8aa78b7c42e0cca25d57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a945498bce6cc8aa78b7c42e0cca25d57">TMSK</a></td></tr>
<tr class="separator:a945498bce6cc8aa78b7c42e0cca25d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8462dfb521cef6a4d1d74bdad882787"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ad8462dfb521cef6a4d1d74bdad882787">RMSK</a></td></tr>
<tr class="separator:ad8462dfb521cef6a4d1d74bdad882787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392c0e9d9d85ce8117b9fdce7a3a29df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a392c0e9d9d85ce8117b9fdce7a3a29df">ACCST</a></td></tr>
<tr class="separator:a392c0e9d9d85ce8117b9fdce7a3a29df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7de5efc31aa1ed2ff2415b3ab01534a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ac7de5efc31aa1ed2ff2415b3ab01534a">ACCEN</a></td></tr>
<tr class="separator:ac7de5efc31aa1ed2ff2415b3ab01534a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac20854e351181e00ad359e67419d1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#afac20854e351181e00ad359e67419d1d">ACCDIS</a></td></tr>
<tr class="separator:afac20854e351181e00ad359e67419d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>I2S - Register Layout Typedef </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07857">7857</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a53783bc4f8cd2f13dfd32134ce07704d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53783bc4f8cd2f13dfd32134ce07704d">&#9670;&nbsp;</a></span>ACADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Command Address Register, offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04865">4865</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="afac20854e351181e00ad359e67419d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac20854e351181e00ad359e67419d1d">&#9670;&nbsp;</a></span>ACCDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACCDIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Channel Disable Register, offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04872">4872</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ac7de5efc31aa1ed2ff2415b3ab01534a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7de5efc31aa1ed2ff2415b3ab01534a">&#9670;&nbsp;</a></span>ACCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACCEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Channel Enable Register, offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04871">4871</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="a392c0e9d9d85ce8117b9fdce7a3a29df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a392c0e9d9d85ce8117b9fdce7a3a29df">&#9670;&nbsp;</a></span>ACCST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ACCST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Channel Status Register, offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04870">4870</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="a815ed17183d9da9b425175cf20540f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815ed17183d9da9b425175cf20540f4d">&#9670;&nbsp;</a></span>ACDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Command Data Register, offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04866">4866</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="a802ed3ed7a3fbbb236eae23abb7d2de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a802ed3ed7a3fbbb236eae23abb7d2de3">&#9670;&nbsp;</a></span>ACNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Control Register, offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04864">4864</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="a7ca82228b536ce39d49a2a7c1d5d8648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca82228b536ce39d49a2a7c1d5d8648">&#9670;&nbsp;</a></span>ATAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATAG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Tag Register, offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04867">4867</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Control Register, offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04855">4855</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="aa8176ba455b4b2c22f934f18b891c0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8176ba455b4b2c22f934f18b891c0a7">&#9670;&nbsp;</a></span>FCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S FIFO Control/Status Register, offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04862">4862</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Interrupt Enable Register, offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04857">4857</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c49a96815fcbee63d95e1e74f20e75">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Interrupt Status Register, offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04856">4856</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="a27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27af4e9f888f0b7b1e8da7e002d98798">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI MCLK Control Register, offset: 0x100 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07884">7884</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ae43f5aa9a8b7b52312047fe51eb0a8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae43f5aa9a8b7b52312047fe51eb0a8c2">&#9670;&nbsp;</a></span>MDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI MCLK Divide Register, offset: 0x104 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07885">7885</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a288abe71896d422d8c855cfb161c8d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a288abe71896d422d8c855cfb161c8d15">&#9670;&nbsp;</a></span>RCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive Clock Control Registers, offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04861">4861</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="aa1b1b7107fcf35abe39d20f5dfc230ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b1b7107fcf35abe39d20f5dfc230ee">&#9670;&nbsp;</a></span>RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive Configuration Register, offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04859">4859</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="a578197fc638ed6de2a5d613f5990b271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578197fc638ed6de2a5d613f5990b271">&#9670;&nbsp;</a></span>RCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 1 Register, offset: 0x84 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07872">7872</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a9560604d875c42e73b93cb4633d13485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9560604d875c42e73b93cb4633d13485">&#9670;&nbsp;</a></span>RCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 2 Register, offset: 0x88 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07873">7873</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="af7349cdff6c10c51c1121cb773a4c66f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7349cdff6c10c51c1121cb773a4c66f">&#9670;&nbsp;</a></span>RCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 3 Register, offset: 0x8C </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07874">7874</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a2759578aeb0559bb082711fb098cab86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2759578aeb0559bb082711fb098cab86">&#9670;&nbsp;</a></span>RCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 4 Register, offset: 0x90 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07875">7875</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ada7710d759d7acf10943abc061455f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7710d759d7acf10943abc061455f3d">&#9670;&nbsp;</a></span>RCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 5 Register, offset: 0x94 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07876">7876</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a4bd87e1ea284e1d076f3578a2baaf46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd87e1ea284e1d076f3578a2baaf46f">&#9670;&nbsp;</a></span>RCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Control Register, offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07871">7871</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a67f43fa56b924fa3da328d32a1a5ad52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67f43fa56b924fa3da328d32a1a5ad52">&#9670;&nbsp;</a></span>RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Data Register, array offset: 0xA0, array step: 0x4 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07878">7878</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a8f5f4153f4c381f333b726268b540e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f5f4153f4c381f333b726268b540e24">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07864">7864</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a46b4b47fc906636777ee746c3af485a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b4b47fc906636777ee746c3af485a5">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07866">7866</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a4eee850b74106829402f4b2957c7d246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eee850b74106829402f4b2957c7d246">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07868">7868</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a87c85ba03e2d156ade72b2639793543c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87c85ba03e2d156ade72b2639793543c">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07870">7870</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a5bf9f171abdcc6bdca313ea230c111b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bf9f171abdcc6bdca313ea230c111b2">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07877">7877</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="af460eaa9faabc6d17419cfc30c932e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af460eaa9faabc6d17419cfc30c932e93">&#9670;&nbsp;</a></span>RESERVED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07879">7879</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a0652b1c64f057fcde42c791fca72b41d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0652b1c64f057fcde42c791fca72b41d">&#9670;&nbsp;</a></span>RESERVED_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07881">7881</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="aba71e5eb571ceeacedebb5617b433466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba71e5eb571ceeacedebb5617b433466">&#9670;&nbsp;</a></span>RESERVED_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07883">7883</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a856015de8b55decf585c90bc2f37455a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a856015de8b55decf585c90bc2f37455a">&#9670;&nbsp;</a></span>RFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07880">7880</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="aed92ad6e80b4c577d8f78cb77ac11f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed92ad6e80b4c577d8f78cb77ac11f4e">&#9670;&nbsp;</a></span>RMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Mask Register, offset: 0xE0 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07882">7882</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ad8462dfb521cef6a4d1d74bdad882787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8462dfb521cef6a4d1d74bdad882787">&#9670;&nbsp;</a></span>RMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive Time Slot Mask Register, offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04869">4869</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="a34f89173ac1e0ac2782d585f529e9bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f89173ac1e0ac2782d585f529e9bff">&#9670;&nbsp;</a></span>RX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive Data Registers 0, offset: 0x8 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04853">4853</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="a76b9eebafdd0b98c58b735c053aa2260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b9eebafdd0b98c58b735c053aa2260">&#9670;&nbsp;</a></span>RX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive Data Registers 1, offset: 0xC </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04854">4854</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="acbf8e0ec377fe890176a18307fd35a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf8e0ec377fe890176a18307fd35a21">&#9670;&nbsp;</a></span>TCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit Clock Control Registers, offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04860">4860</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ae9dd9282fab299d0cd6e119564688e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9dd9282fab299d0cd6e119564688e53">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit Configuration Register, offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04858">4858</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ac45e21023c3fd22f6a7217adf594e1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45e21023c3fd22f6a7217adf594e1cf">&#9670;&nbsp;</a></span>TCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 1 Register, offset: 0x4 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07859">7859</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a6f5b1e92ab914ccb0f1b97526680f96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5b1e92ab914ccb0f1b97526680f96c">&#9670;&nbsp;</a></span>TCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 2 Register, offset: 0x8 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07860">7860</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="acb3874d5b17f1a69cda183bfb5c19f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb3874d5b17f1a69cda183bfb5c19f01">&#9670;&nbsp;</a></span>TCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 3 Register, offset: 0xC </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07861">7861</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ab18c2c7b12ad4a466b93d1a13f7ccda6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab18c2c7b12ad4a466b93d1a13f7ccda6">&#9670;&nbsp;</a></span>TCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 4 Register, offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07862">7862</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a643051e6a1c91721805df0d32f89527c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a643051e6a1c91721805df0d32f89527c">&#9670;&nbsp;</a></span>TCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 5 Register, offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07863">7863</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ae25f25d231ebd0797ab668fafc159cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25f25d231ebd0797ab668fafc159cb1">&#9670;&nbsp;</a></span>TCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Control Register, offset: 0x0 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07858">7858</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a250f21e78882ee026b4775c207d5ea56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a250f21e78882ee026b4775c207d5ea56">&#9670;&nbsp;</a></span>TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t TDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Data Register, array offset: 0x20, array step: 0x4 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07865">7865</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a126d2a7e767eb9cfe5087b79163da054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a126d2a7e767eb9cfe5087b79163da054">&#9670;&nbsp;</a></span>TFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07867">7867</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a3e887c5c285e65bbc87c0a23c531aba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e887c5c285e65bbc87c0a23c531aba6">&#9670;&nbsp;</a></span>TMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Mask Register, offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07869">7869</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a945498bce6cc8aa78b7c42e0cca25d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945498bce6cc8aa78b7c42e0cca25d57">&#9670;&nbsp;</a></span>TMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit Time Slot Mask Register, offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04868">4868</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="a1c203acae319804f4acb39f85909456f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c203acae319804f4acb39f85909456f">&#9670;&nbsp;</a></span>TX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TX0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit Data Registers 0, offset: 0x0 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04851">4851</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="a0ac3c1c9018c3279b1b5f9e593ae5c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ac3c1c9018c3279b1b5f9e593ae5c48">&#9670;&nbsp;</a></span>TX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TX1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit Data Registers 1, offset: 0x4 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l04852">4852</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/k60/include/<a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a></li>
<li>cpu/k60/include/<a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a></li>
<li>cpu/k64f/include/<a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a></li>
<li>cpu/kw2x/include/<a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:19 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
