--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml toplevel1.twx toplevel1.ncd -o toplevel1.twr toplevel1.pcf

Design file:              toplevel1.ncd
Physical constraint file: toplevel1.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 66.6667 MHz 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.999ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 66.6667 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.999ns (period - (min low pulse limit / (low pulse / period)))
  Period: 14.999ns
  Low pulse: 7.500ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.999ns (period - (min high pulse limit / (high pulse / period)))
  Period: 14.999ns
  High pulse: 7.500ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.779ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" 
TS_sys_clk_pin         HIGH 50%;

 3772175 paths analyzed, 12817 endpoints analyzed, 1042 failing endpoints
 1042 timing errors detected. (1042 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  33.330ns.
--------------------------------------------------------------------------------

Paths for end point toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3 (SLICE_X10Y3.C2), 158592 paths
--------------------------------------------------------------------------------
Slack (setup path):     -18.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3 (FF)
  Requirement:          14.999ns
  Data Path Delay:      33.174ns (Levels of Logic = 19)
  Clock Path Skew:      -0.047ns (0.312 - 0.359)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y6.DOBDO1    Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X4Y3.A4        net (fanout=258)      2.472   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<17>
    SLICE_X4Y3.A         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C1       net (fanout=1)        1.494   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B1        net (fanout=3)        1.749   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110
    SLICE_X2Y9.C4        net (fanout=1)        1.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc<0>
    SLICE_X2Y9.C         Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y9.D5        net (fanout=3)        0.293   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X2Y9.D         Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.D5       net (fanout=3)        0.791   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X2Y12.D        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.C6       net (fanout=3)        0.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X2Y12.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.C5       net (fanout=3)        1.590   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X2Y20.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.B4       net (fanout=3)        0.385   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X2Y20.B        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.B4       net (fanout=3)        1.665   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X9Y16.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.A4       net (fanout=3)        0.673   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X9Y16.A        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.B5      net (fanout=3)        1.968   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X24Y11.B       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.A5      net (fanout=3)        0.237   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X24Y11.A       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y8.C6       net (fanout=3)        0.807   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X24Y8.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X33Y10.B2      net (fanout=3)        2.089   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X33Y10.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15<23>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11
    SLICE_X24Y5.D4       net (fanout=5)        1.949   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<22>
    SLICE_X24Y5.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_20<26>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5_SW0
    SLICE_X22Y5.C3       net (fanout=1)        0.923   toplevel1_0/N76
    SLICE_X22Y5.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11<29>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2
    SLICE_X11Y5.B2       net (fanout=1)        1.796   toplevel1_0/N28
    SLICE_X11Y5.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<4>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>6
    SLICE_X10Y3.C2       net (fanout=8)        1.192   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5
    SLICE_X10Y3.CLK      Tas                   0.523   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr24
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3
    -------------------------------------------------  ---------------------------
    Total                                     33.174ns (9.783ns logic, 23.391ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -18.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3 (FF)
  Requirement:          14.999ns
  Data Path Delay:      33.152ns (Levels of Logic = 19)
  Clock Path Skew:      -0.047ns (0.312 - 0.359)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y6.DOBDO0    Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X4Y3.A1        net (fanout=258)      2.450   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<16>
    SLICE_X4Y3.A         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C1       net (fanout=1)        1.494   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B1        net (fanout=3)        1.749   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110
    SLICE_X2Y9.C4        net (fanout=1)        1.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc<0>
    SLICE_X2Y9.C         Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y9.D5        net (fanout=3)        0.293   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X2Y9.D         Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.D5       net (fanout=3)        0.791   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X2Y12.D        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.C6       net (fanout=3)        0.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X2Y12.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.C5       net (fanout=3)        1.590   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X2Y20.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.B4       net (fanout=3)        0.385   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X2Y20.B        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.B4       net (fanout=3)        1.665   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X9Y16.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.A4       net (fanout=3)        0.673   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X9Y16.A        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.B5      net (fanout=3)        1.968   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X24Y11.B       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.A5      net (fanout=3)        0.237   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X24Y11.A       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y8.C6       net (fanout=3)        0.807   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X24Y8.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X33Y10.B2      net (fanout=3)        2.089   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X33Y10.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15<23>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11
    SLICE_X24Y5.D4       net (fanout=5)        1.949   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<22>
    SLICE_X24Y5.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_20<26>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5_SW0
    SLICE_X22Y5.C3       net (fanout=1)        0.923   toplevel1_0/N76
    SLICE_X22Y5.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11<29>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2
    SLICE_X11Y5.B2       net (fanout=1)        1.796   toplevel1_0/N28
    SLICE_X11Y5.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<4>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>6
    SLICE_X10Y3.C2       net (fanout=8)        1.192   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5
    SLICE_X10Y3.CLK      Tas                   0.523   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr24
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3
    -------------------------------------------------  ---------------------------
    Total                                     33.152ns (9.783ns logic, 23.369ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -18.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3 (FF)
  Requirement:          14.999ns
  Data Path Delay:      33.059ns (Levels of Logic = 19)
  Clock Path Skew:      -0.047ns (0.312 - 0.359)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y6.DOBDO1    Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X4Y3.A4        net (fanout=258)      2.472   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<17>
    SLICE_X4Y3.A         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C1       net (fanout=1)        1.494   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B1        net (fanout=3)        1.749   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110
    SLICE_X2Y9.C4        net (fanout=1)        1.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc<0>
    SLICE_X2Y9.C         Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y9.D5        net (fanout=3)        0.293   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X2Y9.D         Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.D5       net (fanout=3)        0.791   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X2Y12.D        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.C6       net (fanout=3)        0.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X2Y12.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.C5       net (fanout=3)        1.590   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X2Y20.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.B4       net (fanout=3)        0.385   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X2Y20.B        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.B4       net (fanout=3)        1.665   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X9Y16.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.A4       net (fanout=3)        0.673   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X9Y16.A        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.B5      net (fanout=3)        1.968   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X24Y11.B       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.A5      net (fanout=3)        0.237   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X24Y11.A       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y8.C6       net (fanout=3)        0.807   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X24Y8.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X33Y10.B2      net (fanout=3)        2.089   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X33Y10.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15<23>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11
    SLICE_X22Y6.C4       net (fanout=5)        1.745   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<22>
    SLICE_X22Y6.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_25<24>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5_SW1
    SLICE_X22Y5.C4       net (fanout=1)        0.971   toplevel1_0/N77
    SLICE_X22Y5.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11<29>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2
    SLICE_X11Y5.B2       net (fanout=1)        1.796   toplevel1_0/N28
    SLICE_X11Y5.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<4>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>6
    SLICE_X10Y3.C2       net (fanout=8)        1.192   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5
    SLICE_X10Y3.CLK      Tas                   0.523   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr24
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_3
    -------------------------------------------------  ---------------------------
    Total                                     33.059ns (9.824ns logic, 23.235ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6 (SLICE_X8Y5.A2), 158592 paths
--------------------------------------------------------------------------------
Slack (setup path):     -18.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6 (FF)
  Requirement:          14.999ns
  Data Path Delay:      33.005ns (Levels of Logic = 19)
  Clock Path Skew:      -0.045ns (0.314 - 0.359)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y6.DOBDO1    Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X4Y3.A4        net (fanout=258)      2.472   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<17>
    SLICE_X4Y3.A         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C1       net (fanout=1)        1.494   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B1        net (fanout=3)        1.749   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110
    SLICE_X2Y9.C4        net (fanout=1)        1.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc<0>
    SLICE_X2Y9.C         Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y9.D5        net (fanout=3)        0.293   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X2Y9.D         Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.D5       net (fanout=3)        0.791   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X2Y12.D        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.C6       net (fanout=3)        0.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X2Y12.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.C5       net (fanout=3)        1.590   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X2Y20.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.B4       net (fanout=3)        0.385   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X2Y20.B        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.B4       net (fanout=3)        1.665   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X9Y16.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.A4       net (fanout=3)        0.673   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X9Y16.A        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.B5      net (fanout=3)        1.968   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X24Y11.B       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.A5      net (fanout=3)        0.237   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X24Y11.A       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y8.C6       net (fanout=3)        0.807   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X24Y8.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X33Y10.B2      net (fanout=3)        2.089   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X33Y10.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15<23>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11
    SLICE_X24Y5.D4       net (fanout=5)        1.949   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<22>
    SLICE_X24Y5.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_20<26>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5_SW0
    SLICE_X22Y5.C3       net (fanout=1)        0.923   toplevel1_0/N76
    SLICE_X22Y5.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11<29>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2
    SLICE_X11Y5.B2       net (fanout=1)        1.796   toplevel1_0/N28
    SLICE_X11Y5.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<4>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>6
    SLICE_X8Y5.A2        net (fanout=8)        0.975   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5
    SLICE_X8Y5.CLK       Tas                   0.571   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<6>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr271
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6
    -------------------------------------------------  ---------------------------
    Total                                     33.005ns (9.831ns logic, 23.174ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -18.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6 (FF)
  Requirement:          14.999ns
  Data Path Delay:      32.983ns (Levels of Logic = 19)
  Clock Path Skew:      -0.045ns (0.314 - 0.359)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y6.DOBDO0    Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X4Y3.A1        net (fanout=258)      2.450   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<16>
    SLICE_X4Y3.A         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C1       net (fanout=1)        1.494   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B1        net (fanout=3)        1.749   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110
    SLICE_X2Y9.C4        net (fanout=1)        1.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc<0>
    SLICE_X2Y9.C         Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y9.D5        net (fanout=3)        0.293   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X2Y9.D         Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.D5       net (fanout=3)        0.791   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X2Y12.D        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.C6       net (fanout=3)        0.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X2Y12.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.C5       net (fanout=3)        1.590   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X2Y20.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.B4       net (fanout=3)        0.385   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X2Y20.B        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.B4       net (fanout=3)        1.665   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X9Y16.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.A4       net (fanout=3)        0.673   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X9Y16.A        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.B5      net (fanout=3)        1.968   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X24Y11.B       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.A5      net (fanout=3)        0.237   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X24Y11.A       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y8.C6       net (fanout=3)        0.807   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X24Y8.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X33Y10.B2      net (fanout=3)        2.089   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X33Y10.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15<23>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11
    SLICE_X24Y5.D4       net (fanout=5)        1.949   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<22>
    SLICE_X24Y5.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_20<26>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5_SW0
    SLICE_X22Y5.C3       net (fanout=1)        0.923   toplevel1_0/N76
    SLICE_X22Y5.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11<29>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2
    SLICE_X11Y5.B2       net (fanout=1)        1.796   toplevel1_0/N28
    SLICE_X11Y5.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<4>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>6
    SLICE_X8Y5.A2        net (fanout=8)        0.975   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5
    SLICE_X8Y5.CLK       Tas                   0.571   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<6>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr271
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6
    -------------------------------------------------  ---------------------------
    Total                                     32.983ns (9.831ns logic, 23.152ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -18.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6 (FF)
  Requirement:          14.999ns
  Data Path Delay:      32.890ns (Levels of Logic = 19)
  Clock Path Skew:      -0.045ns (0.314 - 0.359)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y6.DOBDO1    Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X4Y3.A4        net (fanout=258)      2.472   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<17>
    SLICE_X4Y3.A         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C1       net (fanout=1)        1.494   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B1        net (fanout=3)        1.749   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110
    SLICE_X2Y9.C4        net (fanout=1)        1.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc<0>
    SLICE_X2Y9.C         Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y9.D5        net (fanout=3)        0.293   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X2Y9.D         Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.D5       net (fanout=3)        0.791   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X2Y12.D        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.C6       net (fanout=3)        0.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X2Y12.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.C5       net (fanout=3)        1.590   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X2Y20.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.B4       net (fanout=3)        0.385   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X2Y20.B        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.B4       net (fanout=3)        1.665   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X9Y16.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.A4       net (fanout=3)        0.673   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X9Y16.A        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.B5      net (fanout=3)        1.968   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X24Y11.B       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.A5      net (fanout=3)        0.237   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X24Y11.A       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y8.C6       net (fanout=3)        0.807   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X24Y8.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X33Y10.B2      net (fanout=3)        2.089   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X33Y10.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15<23>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11
    SLICE_X22Y6.C4       net (fanout=5)        1.745   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<22>
    SLICE_X22Y6.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_25<24>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5_SW1
    SLICE_X22Y5.C4       net (fanout=1)        0.971   toplevel1_0/N77
    SLICE_X22Y5.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11<29>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2
    SLICE_X11Y5.B2       net (fanout=1)        1.796   toplevel1_0/N28
    SLICE_X11Y5.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<4>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>6
    SLICE_X8Y5.A2        net (fanout=8)        0.975   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5
    SLICE_X8Y5.CLK       Tas                   0.571   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<6>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr271
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_6
    -------------------------------------------------  ---------------------------
    Total                                     32.890ns (9.872ns logic, 23.018ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2 (SLICE_X11Y4.D4), 158592 paths
--------------------------------------------------------------------------------
Slack (setup path):     -17.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2 (FF)
  Requirement:          14.999ns
  Data Path Delay:      32.598ns (Levels of Logic = 19)
  Clock Path Skew:      -0.049ns (0.310 - 0.359)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y6.DOBDO1    Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X4Y3.A4        net (fanout=258)      2.472   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<17>
    SLICE_X4Y3.A         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C1       net (fanout=1)        1.494   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B1        net (fanout=3)        1.749   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110
    SLICE_X2Y9.C4        net (fanout=1)        1.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc<0>
    SLICE_X2Y9.C         Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y9.D5        net (fanout=3)        0.293   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X2Y9.D         Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.D5       net (fanout=3)        0.791   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X2Y12.D        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.C6       net (fanout=3)        0.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X2Y12.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.C5       net (fanout=3)        1.590   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X2Y20.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.B4       net (fanout=3)        0.385   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X2Y20.B        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.B4       net (fanout=3)        1.665   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X9Y16.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.A4       net (fanout=3)        0.673   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X9Y16.A        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.B5      net (fanout=3)        1.968   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X24Y11.B       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.A5      net (fanout=3)        0.237   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X24Y11.A       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y8.C6       net (fanout=3)        0.807   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X24Y8.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X33Y10.B2      net (fanout=3)        2.089   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X33Y10.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15<23>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11
    SLICE_X24Y5.D4       net (fanout=5)        1.949   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<22>
    SLICE_X24Y5.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_20<26>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5_SW0
    SLICE_X22Y5.C3       net (fanout=1)        0.923   toplevel1_0/N76
    SLICE_X22Y5.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11<29>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2
    SLICE_X11Y5.B2       net (fanout=1)        1.796   toplevel1_0/N28
    SLICE_X11Y5.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<4>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>6
    SLICE_X11Y4.D4       net (fanout=8)        0.634   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5
    SLICE_X11Y4.CLK      Tas                   0.505   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<2>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr231
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2
    -------------------------------------------------  ---------------------------
    Total                                     32.598ns (9.765ns logic, 22.833ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -17.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2 (FF)
  Requirement:          14.999ns
  Data Path Delay:      32.576ns (Levels of Logic = 19)
  Clock Path Skew:      -0.049ns (0.310 - 0.359)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y6.DOBDO0    Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X4Y3.A1        net (fanout=258)      2.450   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<16>
    SLICE_X4Y3.A         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C1       net (fanout=1)        1.494   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B1        net (fanout=3)        1.749   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110
    SLICE_X2Y9.C4        net (fanout=1)        1.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc<0>
    SLICE_X2Y9.C         Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y9.D5        net (fanout=3)        0.293   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X2Y9.D         Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.D5       net (fanout=3)        0.791   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X2Y12.D        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.C6       net (fanout=3)        0.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X2Y12.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.C5       net (fanout=3)        1.590   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X2Y20.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.B4       net (fanout=3)        0.385   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X2Y20.B        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.B4       net (fanout=3)        1.665   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X9Y16.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.A4       net (fanout=3)        0.673   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X9Y16.A        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.B5      net (fanout=3)        1.968   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X24Y11.B       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.A5      net (fanout=3)        0.237   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X24Y11.A       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y8.C6       net (fanout=3)        0.807   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X24Y8.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X33Y10.B2      net (fanout=3)        2.089   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X33Y10.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15<23>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11
    SLICE_X24Y5.D4       net (fanout=5)        1.949   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<22>
    SLICE_X24Y5.D        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_20<26>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5_SW0
    SLICE_X22Y5.C3       net (fanout=1)        0.923   toplevel1_0/N76
    SLICE_X22Y5.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11<29>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2
    SLICE_X11Y5.B2       net (fanout=1)        1.796   toplevel1_0/N28
    SLICE_X11Y5.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<4>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>6
    SLICE_X11Y4.D4       net (fanout=8)        0.634   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5
    SLICE_X11Y4.CLK      Tas                   0.505   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<2>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr231
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2
    -------------------------------------------------  ---------------------------
    Total                                     32.576ns (9.765ns logic, 22.811ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -17.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2 (FF)
  Requirement:          14.999ns
  Data Path Delay:      32.483ns (Levels of Logic = 19)
  Clock Path Skew:      -0.049ns (0.310 - 0.359)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y6.DOBDO1    Trcko_DOB             2.950   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    SLICE_X4Y3.A4        net (fanout=258)      2.472   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/instr_data<17>
    SLICE_X4Y3.A         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_27<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C1       net (fanout=1)        1.494   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_81
    SLICE_X4Y11.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_31<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B1        net (fanout=3)        1.749   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux32_3
    SLICE_X0Y9.B         Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_4<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110
    SLICE_X2Y9.C4        net (fanout=1)        1.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/dmem_write_data_proc<0>
    SLICE_X2Y9.C         Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y9.D5        net (fanout=3)        0.293   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>
    SLICE_X2Y9.D         Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_21<3>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.D5       net (fanout=3)        0.791   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>
    SLICE_X2Y12.D        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y12.C6       net (fanout=3)        0.159   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>
    SLICE_X2Y12.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<1>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.C5       net (fanout=3)        1.590   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>
    SLICE_X2Y20.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X2Y20.B4       net (fanout=3)        0.385   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>
    SLICE_X2Y20.B        Tilo                  0.373   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_23<7>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.B4       net (fanout=3)        1.665   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>
    SLICE_X9Y16.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X9Y16.A4       net (fanout=3)        0.673   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
    SLICE_X9Y16.A        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.B5      net (fanout=3)        1.968   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>
    SLICE_X24Y11.B       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y11.A5      net (fanout=3)        0.237   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>
    SLICE_X24Y11.A       Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux19_81
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X24Y8.C6       net (fanout=3)        0.807   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>
    SLICE_X24Y8.C        Tilo                  0.333   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/mux18_8
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1
    SLICE_X33Y10.B2      net (fanout=3)        2.089   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>
    SLICE_X33Y10.B       Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_15<23>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/Mmux_RES_AUX11
    SLICE_X22Y6.C4       net (fanout=5)        1.745   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/alu_out<22>
    SLICE_X22Y6.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_25<24>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5_SW1
    SLICE_X22Y5.C4       net (fanout=1)        0.971   toplevel1_0/N77
    SLICE_X22Y5.C        Tilo                  0.374   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_register_file/REGS_11<29>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/LAST_ALU1B/Mmux_RES_AUX11_SW2
    SLICE_X11Y5.B2       net (fanout=1)        1.796   toplevel1_0/N28
    SLICE_X11Y5.B        Tilo                  0.341   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<4>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>6
    SLICE_X11Y4.D4       net (fanout=8)        0.634   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5
    SLICE_X11Y4.CLK      Tas                   0.505   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address<2>
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr231
                                                       toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/MIPS_SC_PROCESSOR/inst_pc/address_2
    -------------------------------------------------  ---------------------------
    Total                                     32.483ns (9.806ns logic, 22.677ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0 (SLICE_X6Y39.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1 (FF)
  Destination:          USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1 to USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.198   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
    SLICE_X6Y39.AI       net (fanout=2)        0.031   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
    SLICE_X6Y39.CLK      Tdh         (-Th)    -0.030   USB_UART/USB_UART/UARTLITE_CORE_I/rx_Data<6>
                                                       USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (0.228ns logic, 0.031ns route)
                                                       (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Paths for end point toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAMB8_X0Y6.ADDRAWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/TDT4255_COM/write_addr_4 (FF)
  Destination:          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.123 - 0.125)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/TDT4255_COM/write_addr_4 to toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y13.AQ          Tcko                  0.198   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/TDT4255_COM/write_addr<7>
                                                          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/TDT4255_COM/write_addr_4
    RAMB8_X0Y6.ADDRAWRADDR9 net (fanout=2)        0.140   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/TDT4255_COM/write_addr<4>
    RAMB8_X0Y6.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
                                                          toplevel1_0/toplevel1_0/USER_LOGIC_I/TDT4255_TOPLEVEL/INST_MEM/Mram_MEM
    ----------------------------------------------------  ---------------------------
    Total                                         0.272ns (0.132ns logic, 0.140ns route)
                                                          (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point toplevel1_0/toplevel1_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0 (SLICE_X11Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[2].I_SPLB_RST (FF)
  Destination:          toplevel1_0/toplevel1_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.085 - 0.086)
  Source Clock:         clk_66_6667MHz rising at 0.000ns
  Destination Clock:    clk_66_6667MHz rising at 14.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_plb/mb_plb/GEN_SPLB_RST[2].I_SPLB_RST to toplevel1_0/toplevel1_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.198   mb_plb_SPLB_Rst<2>
                                                       mb_plb/mb_plb/GEN_SPLB_RST[2].I_SPLB_RST
    SLICE_X11Y38.SR      net (fanout=459)      0.251   mb_plb_SPLB_Rst<2>
    SLICE_X11Y38.CLK     Tcksr       (-Th)     0.131   toplevel1_0/toplevel1_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg<3>
                                                       toplevel1_0/toplevel1_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.067ns logic, 0.251ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.154ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKA
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_66_6667MHz
--------------------------------------------------------------------------------
Slack: 11.154ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKB
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_0/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: clk_66_6667MHz
--------------------------------------------------------------------------------
Slack: 11.154ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: lmb_bram/lmb_bram/ramb16bwer_1/CLKA
  Logical resource: lmb_bram/lmb_bram/ramb16bwer_1/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_66_6667MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      4.999ns|     33.330ns|            0|         1042|            0|      3772175|
| TS_clock_generator_0_clock_gen|     15.000ns|     33.330ns|          N/A|         1042|            0|      3772175|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   33.330|         |         |         |
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1042  Score: 9597664  (Setup/Max: 9597664, Hold: 0)

Constraints cover 3772175 paths, 0 nets, and 18446 connections

Design statistics:
   Minimum period:  33.330ns{1}   (Maximum frequency:  30.003MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 01 23:03:19 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 206 MB



