/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [16:0] _04_;
  reg [5:0] _05_;
  wire [16:0] _06_;
  wire [6:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [28:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [25:0] celloutsig_0_30z;
  reg [7:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [7:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [15:0] _08_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 16'h0000;
    else _08_ <= { celloutsig_0_1z, celloutsig_0_9z[2:1], celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_18z[7:1], celloutsig_0_5z };
  assign { _04_[16:2], _04_[0] } = _08_;
  assign celloutsig_0_20z = celloutsig_0_3z ? celloutsig_0_4z : celloutsig_0_9z[1];
  assign celloutsig_0_38z = ~(celloutsig_0_37z & celloutsig_0_34z);
  assign celloutsig_1_2z = ~(in_data[190] & _00_);
  assign celloutsig_1_5z = ~(in_data[113] & _01_);
  assign celloutsig_1_7z = ~(celloutsig_1_4z & celloutsig_1_1z);
  assign celloutsig_0_44z = ~(celloutsig_0_33z[1] | celloutsig_0_34z);
  assign celloutsig_1_8z = ~(_02_ | celloutsig_1_4z);
  assign celloutsig_0_5z = ~((in_data[34] | celloutsig_0_2z[2]) & celloutsig_0_1z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_1z) & _01_);
  assign celloutsig_0_34z = ~((celloutsig_0_5z | celloutsig_0_16z[10]) & (celloutsig_0_10z | celloutsig_0_11z[10]));
  assign celloutsig_0_37z = ~((celloutsig_0_2z[6] | celloutsig_0_30z[18]) & (in_data[83] | celloutsig_0_17z[6]));
  assign celloutsig_0_10z = ~((celloutsig_0_1z | celloutsig_0_2z[7]) & (1'h1 | 1'h1));
  assign celloutsig_1_10z = celloutsig_1_8z | ~(celloutsig_1_3z);
  assign celloutsig_0_4z = celloutsig_0_3z | celloutsig_0_1z;
  assign celloutsig_0_29z = celloutsig_0_28z | celloutsig_0_12z;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 6'h00;
    else _05_ <= { celloutsig_0_2z[6:2], celloutsig_0_10z };
  reg [9:0] _25_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _25_ <= 10'h000;
    else _25_ <= { _04_[10:9], _05_, celloutsig_0_21z, celloutsig_0_21z };
  assign out_data[41:32] = _25_;
  reg [16:0] _26_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 17'h00000;
    else _26_ <= in_data[190:174];
  assign { _06_[16:14], _01_, _06_[12:2], _00_, _02_ } = _26_;
  reg [6:0] _27_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _27_ <= 7'h00;
    else _27_ <= { celloutsig_0_11z[10:9], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign { _07_[6:2], _03_, _07_[0] } = _27_;
  assign celloutsig_0_42z = { in_data[63], celloutsig_0_41z } == { _07_[3:2], _03_, _07_[0], celloutsig_0_5z, celloutsig_0_29z };
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z } == { in_data[172:170], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_5z } == { _06_[3:2], _00_ };
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_14z } == { celloutsig_1_18z[4:3], celloutsig_1_18z };
  assign celloutsig_0_14z = { celloutsig_0_2z[3], celloutsig_0_4z, celloutsig_0_13z } == { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_28z = { celloutsig_0_27z[3:0], celloutsig_0_4z } == celloutsig_0_2z[4:0];
  assign celloutsig_0_6z = { celloutsig_0_2z[7:3], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z } >= { in_data[46:42], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_13z[4:2], celloutsig_1_11z } >= _06_[9:6];
  assign celloutsig_0_22z = { celloutsig_0_13z[3:2], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_2z } > { celloutsig_0_17z[8:3], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_9z[2:1], celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_1z = ! in_data[16:13];
  assign celloutsig_0_0z = in_data[5:2] || in_data[47:44];
  assign celloutsig_0_12z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z } || 1'h1;
  assign celloutsig_1_3z = { _06_[6:2], _00_ } < { _06_[14], _01_, _06_[12:10], celloutsig_1_1z };
  assign celloutsig_0_3z = { celloutsig_0_2z[2:0], celloutsig_0_0z, celloutsig_0_1z } < { celloutsig_0_2z[4:1], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_9z[2:1], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, 1'h1 } % { 1'h1, celloutsig_0_2z[3:0], celloutsig_0_10z, 2'h3, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_13z = { in_data[32:30], celloutsig_0_12z } % { 1'h1, celloutsig_0_11z[3:2], celloutsig_0_4z };
  assign celloutsig_0_16z = { in_data[54:38], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_5z } % { 1'h1, in_data[59:38], 1'h1, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_9z[2:1], celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[9:2] % { 1'h1, in_data[82:79], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_47z = - { celloutsig_0_9z[2:1], celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_44z, celloutsig_0_42z, celloutsig_0_37z };
  assign celloutsig_1_15z = - { in_data[122], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_0_19z = - { celloutsig_0_18z[3:1], celloutsig_0_10z };
  assign celloutsig_1_13z = ~ { in_data[145:144], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_30z = ~ { celloutsig_0_11z[7:0], celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_1_1z = | in_data[142:119];
  assign celloutsig_0_21z = celloutsig_0_12z & celloutsig_0_4z;
  assign celloutsig_0_24z = celloutsig_0_20z & celloutsig_0_18z[1];
  assign celloutsig_0_41z = { celloutsig_0_27z[2:1], celloutsig_0_37z, celloutsig_0_38z, celloutsig_0_34z } - { celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_9z[2:1], celloutsig_0_0z };
  assign celloutsig_0_17z = { in_data[74:67], celloutsig_0_14z } - { celloutsig_0_11z[1], celloutsig_0_2z };
  assign celloutsig_0_27z = celloutsig_0_16z[23:19] - celloutsig_0_17z[6:2];
  assign celloutsig_1_18z = { _06_[6:2], _00_, celloutsig_1_10z, celloutsig_1_9z } ~^ { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_1z) | _06_[14]);
  assign celloutsig_0_25z = ~((1'h1 & celloutsig_0_4z) | celloutsig_0_13z[2]);
  always_latch
    if (clkin_data[32]) celloutsig_0_33z = 8'h00;
    else if (!clkin_data[96]) celloutsig_0_33z = { in_data[61], celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_10z };
  assign celloutsig_0_9z[2:1] = { celloutsig_0_10z, celloutsig_0_0z } ~^ { celloutsig_0_2z[7], celloutsig_0_10z };
  assign { celloutsig_0_18z[2], celloutsig_0_18z[7:3], celloutsig_0_18z[1] } = ~ { _03_, _07_[6:2], _07_[0] };
  assign _04_[1] = 1'h0;
  assign { _06_[13], _06_[1:0] } = { _01_, _00_, _02_ };
  assign _07_[1] = _03_;
  assign celloutsig_0_18z[0] = 1'h0;
  assign celloutsig_0_9z[0] = celloutsig_0_0z;
  assign { out_data[135:128], out_data[96], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z };
endmodule
