──────────────────────────── Command line arguments ────────────────────────────
/home/runner/work/klayout-pex/klayout-pex/.venv/lib/python3.12/site-packages/pyt
est/__main__.py -m slow --alluredir build/allure-results --color no             
───────────────────────────────── Input Layout ─────────────────────────────────
[15:06:07] INFO     GDS input file passed, running in LVS mode   kpex_cli.py:339
[15:06:07] INFO     No explicit top cell specified, using top    kpex_cli.py:379
                    cell                                                        
                    'single_plate_100um_x_100um_li1_over_substra                
                    te'                                                         
[15:06:07] INFO     LVS input schematic not specified (argument  kpex_cli.py:423
                    --schematic), using dummy schematic                         
──────────────────────────────── Prepare LVSDB ─────────────────────────────────
[15:06:07] WARNING  Cache hit: Reusing cached LVSDB              kpex_cli.py:811
/home/runner/work/klayout-pex/klayout-pex/output_sky130A/.kpex_cache/sky130A/hom
e/runner/work/klayout-pex/klayout-pex/testdata/designs/sky130A/test_patterns/sin
gle_plate_100um_x_100um_li1_over_substrate.gds.gz/single_plate_100um_x_100um_li1
_over_substrate.lvsdb.gz                                                        
─────────────────────── Non-empty layers in LVS database ───────────────────────
[15:06:07] INFO     (67, 20) -> (li_con)                         kpex_cli.py:871
[15:06:07] INFO     (67, 16) -> (li_pin_con)                     kpex_cli.py:871
───────────────────────────── kpex/2.5D PEX Engine ─────────────────────────────
[15:06:07] INFO     (Overlap): li1(PLATE)-VSUBS(VSUBS): overlap_extractor.py:133
                    cap: 369.9 fF, area: 10000.0 µm^2                           
[15:06:07] INFO     (Side Overlap)          sidewall_and_fringe_extractor.py:445
                    li1(PLATE)-VSUBS(VSUBS)                                     
                    : 4.06965 fF, edge                                          
                    interval length = 100.0                                     
                    µm                                                          
[15:06:07] INFO     (Side Overlap)          sidewall_and_fringe_extractor.py:445
                    li1(PLATE)-VSUBS(VSUBS)                                     
                    : 4.06965 fF, edge                                          
                    interval length = 100.0                                     
                    µm                                                          
[15:06:07] INFO     (Side Overlap)          sidewall_and_fringe_extractor.py:445
                    li1(PLATE)-VSUBS(VSUBS)                                     
                    : 4.06965 fF, edge                                          
                    interval length = 100.0                                     
                    µm                                                          
[15:06:07] INFO     (Side Overlap)          sidewall_and_fringe_extractor.py:445
                    li1(PLATE)-VSUBS(VSUBS)                                     
                    : 4.06965 fF, edge                                          
                    interval length = 100.0                                     
                    µm                                                          
─────────────────── kpex/2.5D extracted netlist (CSV format) ───────────────────
Device;Net1;Net2;Capacitance [fF];Resistance [Ω]                                
C1;PLATE;VSUBS;386.179;                                                         
──────────────────────────── Extracted netlist CSV ─────────────────────────────
/home/runner/work/klayout-pex/klayout-pex/output_sky130A/single_plate_100um_x_10
0um_li1_over_substrate__single_plate_100um_x_100um_li1_over_substrate/single_pla
te_100um_x_100um_li1_over_substrate_k25d_pex_netlist.csv                        
────────────────── kpex/2.5D extracted netlist (SPICE format) ──────────────────
Wrote expanded netlist to:                                                      
/home/runner/work/klayout-pex/klayout-pex/output_sky130A/single_plate_100um_x_10
0um_li1_over_substrate__single_plate_100um_x_100um_li1_over_substrate/single_pla
te_100um_x_100um_li1_over_substrate_k25d_pex_netlist.spice                      
