module TopModule (
  input clock, // renamed clk to match your naming convention
  input data_in,
  output reg output_out
);

always @(posedge clock) // clock edge-triggered assignment for D flip-flop
begin
  if(data_in)
    output_out <= 1'b1; // when data_in is high, set the output to 1
  else
    output_out <= 1'b0; // otherwise, set the output to 0
end

endmodule