INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.sim/sim_1/synth/func/Testbench_FPU_Add_Subt_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module RegisterAdd_0
INFO: [VRFC 10-311] analyzing module RegisterAdd_1
INFO: [VRFC 10-311] analyzing module RegisterAdd_2
INFO: [VRFC 10-311] analyzing module RegisterAdd_3
INFO: [VRFC 10-311] analyzing module RegisterAdd_4
INFO: [VRFC 10-311] analyzing module RegisterAdd_5
INFO: [VRFC 10-311] analyzing module RegisterAdd_6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized0
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized10
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized3
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized4
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized8
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized9
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-311] analyzing module add_sub_carry_out__parameterized0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
WARNING: [VRFC 10-1195] overwriting previous definition of module RegisterAdd [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
WARNING: [VRFC 10-1195] overwriting previous definition of module Mux_Array [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
WARNING: [VRFC 10-1195] overwriting previous definition of module Oper_Start_In [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
WARNING: [VRFC 10-1195] overwriting previous definition of module Exp_Operation [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
WARNING: [VRFC 10-1195] overwriting previous definition of module Barrel_Shifter [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
WARNING: [VRFC 10-1195] overwriting previous definition of module add_sub_carry_out [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
WARNING: [VRFC 10-1195] overwriting previous definition of module Comparator [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combinational_Logic_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
WARNING: [VRFC 10-1195] overwriting previous definition of module Tenth_Phase [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
WARNING: [VRFC 10-1195] overwriting previous definition of module Add_Subt [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
WARNING: [VRFC 10-1195] overwriting previous definition of module FSM_Add_Subtract [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/new/Testbench_Sgf_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_Sgf_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sgf_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterMult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/new/Testbench_FPU_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation_m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_decoder_M
INFO: [VRFC 10-2458] undeclared symbol round_ok, assumed default net type wire [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module First_Phase_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deco_Round_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_InfMult_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Mult_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_result_m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/new/Testbench_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceptorRX
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receptor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cont_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coun_Baud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:168]
WARNING: [VRFC 10-1195] overwriting previous definition of module FPU_Add_Subtract_Function [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comb_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
WARNING: [VRFC 10-1195] overwriting previous definition of module LZD [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Add-Subt/Comparators.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sim_1/imports/Add-Subt/Greater_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greater_Comparator
