
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis

# Written on Thu Jul 27 23:15:17 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                               Requested     Requested     Clock                                                                    Clock                     Clock
Level     Clock                                                               Frequency     Period        Type                                                                     Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     6.250         declared                                                                 default_clkgroup          1    
1 .         Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0             10.0 MHz      100.000       generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup          5619 
                                                                                                                                                                                                                  
0 -       System                                                              100.0 MHz     10.000        system                                                                   system_clkgroup           0    
                                                                                                                                                                                                                  
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     10.000        inferred                                                                 Inferred_clkgroup_0_1     1112 
==================================================================================================================================================================================================================


Clock Load Summary
******************

                                                                    Clock     Source                                                                Clock Pin                                                       Non-clock Pin     Non-clock Pin                                              
Clock                                                               Load      Pin                                                                   Seq Example                                                     Seq Example       Comb Example                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 1         Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160.CLK(OSC_RC160MHZ)     Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0      -                 Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160_INT.I(BUFG)
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0               5619      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)            UART_Protocol_1.Communication_TX_Arbiter_0.state_reg[0:4].C     -                 Controler_0.SPI_LMX_0_0.spi_master_0.un1_clk.I[0](inv)     
                                                                                                                                                                                                                                                                                                 
System                                                              0         -                                                                     -                                                               -                 -                                                          
                                                                                                                                                                                                                                                                                                 
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     1112      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT1(PLL)            UART_Protocol_1.mko_0.MKO_OUT.C                                 -                 Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_4.I(BUFG)     
=================================================================================================================================================================================================================================================================================================
