/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [5:0] _04_;
  wire [4:0] _05_;
  wire [7:0] _06_;
  wire [10:0] _07_;
  wire [4:0] _08_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [27:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [15:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_63z = celloutsig_0_11z[10] ? celloutsig_0_40z[25] : celloutsig_0_13z;
  assign celloutsig_0_74z = ~(celloutsig_0_15z[1] & celloutsig_0_45z);
  assign celloutsig_0_58z = !(celloutsig_0_26z ? celloutsig_0_18z[8] : celloutsig_0_9z);
  assign celloutsig_0_71z = ~((celloutsig_0_55z | celloutsig_0_63z) & _01_);
  assign celloutsig_0_13z = ~((_02_ | celloutsig_0_10z) & celloutsig_0_1z);
  assign celloutsig_0_19z = ~((celloutsig_0_4z | celloutsig_0_18z[5]) & celloutsig_0_6z[15]);
  assign celloutsig_0_32z = ~((celloutsig_0_10z | celloutsig_0_10z) & (celloutsig_0_1z | celloutsig_0_10z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z) & (celloutsig_1_2z | celloutsig_1_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_6z[6] | celloutsig_1_4z[2]) & (celloutsig_1_2z | celloutsig_1_3z));
  assign celloutsig_1_19z = ~((celloutsig_1_7z | celloutsig_1_18z) & (celloutsig_1_15z | celloutsig_1_1z));
  assign celloutsig_0_16z = ~((celloutsig_0_10z | in_data[6]) & (celloutsig_0_11z[11] | celloutsig_0_3z));
  assign celloutsig_0_25z = ~((_03_ | celloutsig_0_1z) & (celloutsig_0_13z | celloutsig_0_17z));
  assign celloutsig_0_29z = ~((celloutsig_0_25z | celloutsig_0_18z[10]) & (celloutsig_0_8z | celloutsig_0_8z));
  assign celloutsig_0_4z = celloutsig_0_0z[1] ^ celloutsig_0_2z;
  assign celloutsig_0_54z = celloutsig_0_44z ^ celloutsig_0_21z;
  assign celloutsig_1_11z = ~(celloutsig_1_10z ^ celloutsig_1_2z);
  assign celloutsig_0_15z = { celloutsig_0_11z[8:6], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_13z } + { celloutsig_0_11z[5:0], celloutsig_0_10z };
  reg [4:0] _26_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _26_ <= 5'h00;
    else _26_ <= { celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z };
  assign { _05_[4:3], _04_[5:3] } = _26_;
  reg [7:0] _27_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 8'h00;
    else _27_ <= { celloutsig_0_6z[10:5], celloutsig_0_4z, celloutsig_0_8z };
  assign { _06_[7:3], _02_, _06_[1], _03_ } = _27_;
  reg [10:0] _28_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 11'h000;
    else _28_ <= { celloutsig_0_11z[9:1], celloutsig_0_5z, celloutsig_0_1z };
  assign { _07_[10], _01_, _07_[8:0] } = _28_;
  reg [4:0] _29_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _29_ <= 5'h00;
    else _29_ <= { celloutsig_0_15z[3:0], celloutsig_0_16z };
  assign { _08_[4], _00_, _08_[2:0] } = _29_;
  assign celloutsig_1_10z = celloutsig_1_6z[11:3] === celloutsig_1_6z[12:4];
  assign celloutsig_0_31z = { celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_17z } <= { celloutsig_0_6z[4], _07_[10], _01_, _07_[8:0] };
  assign celloutsig_0_38z = { celloutsig_0_18z[9:8], celloutsig_0_25z, celloutsig_0_29z } <= celloutsig_0_6z[8:5];
  assign celloutsig_0_44z = { celloutsig_0_18z[5:2], celloutsig_0_30z, celloutsig_0_1z } <= { celloutsig_0_35z[5:4], celloutsig_0_29z, celloutsig_0_27z };
  assign celloutsig_1_2z = in_data[104:102] <= in_data[121:119];
  assign celloutsig_0_10z = celloutsig_0_6z[7:1] <= celloutsig_0_0z;
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_11z } <= { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[76:74], celloutsig_0_1z } <= { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_36z = { celloutsig_0_6z[8:6], celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_16z } % { 1'h1, _01_, _07_[8:3], celloutsig_0_21z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z } % { 1'h1, in_data[118], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_16z = { _05_[4:3], celloutsig_1_7z } * { in_data[129:128], celloutsig_1_15z };
  assign celloutsig_0_18z = { celloutsig_0_6z[10], _06_[7:3], _02_, _06_[1], _03_, celloutsig_0_4z, celloutsig_0_3z } * { celloutsig_0_11z[4:1], celloutsig_0_0z };
  assign celloutsig_0_35z = celloutsig_0_20z ? { celloutsig_0_30z, _08_[4], _00_, _08_[2:0] } : { celloutsig_0_0z[5], celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_22z };
  assign celloutsig_1_4z = celloutsig_1_2z ? in_data[113:111] : in_data[140:138];
  assign celloutsig_0_11z = celloutsig_0_2z ? { celloutsig_0_6z[12:3], celloutsig_0_9z, celloutsig_0_7z } : { in_data[16:13], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_0z = - in_data[86:80];
  assign celloutsig_0_33z = - { celloutsig_0_6z[6], celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_4z };
  assign celloutsig_0_30z = { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z } !== { celloutsig_0_11z[7], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_0z } !== { in_data[49:44], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_55z = { celloutsig_0_18z[10:9], celloutsig_0_22z } !== { celloutsig_0_54z, celloutsig_0_30z, celloutsig_0_48z };
  assign celloutsig_0_73z = & { celloutsig_0_71z, celloutsig_0_58z, celloutsig_0_33z[2:1] };
  assign celloutsig_1_0z = & in_data[170:168];
  assign celloutsig_0_42z = | { celloutsig_0_18z[2:1], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_8z = | { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_5z = | { in_data[147], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_1z = | { in_data[57:56], celloutsig_0_0z };
  assign celloutsig_0_3z = | { celloutsig_0_0z[6], celloutsig_0_0z };
  assign celloutsig_0_24z = | { _08_[4], _00_, _08_[2:1] };
  assign celloutsig_0_34z = celloutsig_0_16z & celloutsig_0_15z[4];
  assign celloutsig_0_48z = celloutsig_0_27z[2] & celloutsig_0_42z;
  assign celloutsig_0_9z = celloutsig_0_2z & celloutsig_0_8z;
  assign celloutsig_1_1z = in_data[155] & celloutsig_1_0z;
  assign celloutsig_1_12z = celloutsig_1_3z & in_data[134];
  assign celloutsig_0_20z = celloutsig_0_7z & celloutsig_0_6z[4];
  assign celloutsig_0_21z = celloutsig_0_2z & celloutsig_0_4z;
  assign celloutsig_0_22z = celloutsig_0_9z & celloutsig_0_0z[5];
  assign celloutsig_0_7z = | in_data[37:29];
  assign celloutsig_1_8z = | { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_9z = | in_data[155:152];
  assign celloutsig_0_45z = ~^ { celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_26z };
  assign celloutsig_0_28z = ~^ in_data[80:67];
  assign celloutsig_0_40z = { celloutsig_0_11z[11:3], celloutsig_0_31z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_34z, celloutsig_0_25z } ~^ { in_data[91:83], celloutsig_0_33z, celloutsig_0_10z, celloutsig_0_36z, celloutsig_0_16z };
  assign celloutsig_0_6z = { in_data[76:68], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z } ^ { in_data[68:64], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_19z } ^ { celloutsig_0_0z[5], celloutsig_0_26z, celloutsig_0_24z };
  assign celloutsig_1_15z = ~((in_data[175] & celloutsig_1_10z) | celloutsig_1_11z);
  assign celloutsig_0_17z = ~((celloutsig_0_11z[7] & celloutsig_0_3z) | celloutsig_0_15z[0]);
  assign celloutsig_0_26z = ~((in_data[51] & celloutsig_0_2z) | celloutsig_0_20z);
  assign _04_[2:0] = celloutsig_1_16z;
  assign _05_[2:0] = _04_[5:3];
  assign { _06_[2], _06_[0] } = { _02_, _03_ };
  assign _07_[9] = _01_;
  assign _08_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
