tst r0, r1 
mvneq r2, r0 
mvn r1, r2 
bic r3, r1, #12 
mov r0, r3 
rsb r0, r0, #5 
add r2, r0, #2 
