@W: BN114 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\pcie_x1_e5.v":219:14:219:24|Removing instance pcs_clkdiv0 (in view: work.pcie_x1_e5(verilog)) of black box view:work.PCSCLKDIV(verilog) because it does not drive other instances.
@W: MT529 :"c:\project\ecp5_wishbone\soc\common\units\tspc_cdc_sig\vhdl\tspc_cdc_sig-a_rtl.vhd":44:6:44:7|Found inferred clock x_pcie_phy|PCLK_by_2_inferred_clock which controls 1212 sequential elements including U1_CORE.U1_PCIE.U1_RST_CDC.s_cdc_sync. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":239:0:239:5|Found inferred clock x_pcie_phy|PCLK_inferred_clock which controls 108 sequential elements including U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.ctc_status_out[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":551:3:551:8|Found inferred clock x_cref|refclko_inferred_clock which controls 179 sequential elements including U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rsl_inst.genblk2\.rlol1_cnt[18:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_pcs_softlogic.v":1132:0:1132:5|Found inferred clock x_pcie_pcs|tx_pclk_inferred_clock which controls 52 sequential elements including U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.pcount_diff[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\project\ecp5_wishbone\work\clarity\versa_ecp5\pcie_x1_e5\x_pcie\pcie_eval\models\ecp5um\x_pcie_ctc.v":131:0:131:5|Found inferred clock x_pcie_pcs|rx_pclk_inferred_clock which controls 84 sequential elements including U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.u0_ctc.in_det_BC_1C. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
