INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arody/Documents/GitHub/490VHDL/490/Bluetooth/Bluetooth.srcs/sources_1/bd/design_1/ip/design_1_PmodBT2_0_1/src/PmodBT2_pmod_bridge_0_0/src/pmod_concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_concat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arody/Documents/GitHub/490VHDL/490/Bluetooth/Bluetooth.ip_user_files/bd/design_1/ip/design_1_PmodBT2_0_1/src/PmodBT2_pmod_bridge_0_0/sim/PmodBT2_pmod_bridge_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodBT2_pmod_bridge_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arody/Documents/GitHub/490VHDL/490/Bluetooth/Bluetooth.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arody/Documents/GitHub/490VHDL/490/Bluetooth/Bluetooth.ip_user_files/bd/design_1/ip/design_1_PmodBT2_0_1/src/PmodBT2_axi_uart16550_0_0/sim/PmodBT2_axi_uart16550_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PmodBT2_axi_uart16550_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arody/Documents/GitHub/490VHDL/490/Bluetooth/Bluetooth.ip_user_files/bd/design_1/ip/design_1_PmodBT2_0_1/src/PmodBT2_axi_gpio_0_0/sim/PmodBT2_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PmodBT2_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arody/Documents/GitHub/490VHDL/490/Bluetooth/Bluetooth.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arody/Documents/GitHub/490VHDL/490/Bluetooth/Bluetooth.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_wrapper
