// Seed: 2621625225
module module_0 (
    input uwire id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    output wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    output wand id_8
);
  uwire id_10 = 1;
  wire id_11, id_12, id_13, id_14, id_15, id_16;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
    , id_11,
    input tri0 id_2,
    input supply1 id_3
    , id_12,
    input supply0 id_4,
    input tri id_5,
    output tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    input supply1 id_9
);
  module_0(
      id_5, id_0, id_9, id_5, id_6, id_8, id_5, id_8, id_6
  );
  wire id_13;
  wand id_14 = 1;
  assign id_0 = 1 & 1;
  wire id_15;
endmodule
