<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LTEmC: C:/Users/GregTerrell/Documents/CodeDev/Arduino/libraries/LooUQ-LTEmC/src/ltemc-nxp-sc16is.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="LooUQ-Logo(240x100-t).png"/></td>
  <td id="projectalign">
   <div id="projectname">LTEmC<span id="projectnumber">&#160;v3.0.1</span>
   </div>
   <div id="projectbrief">C device driver for LooUQ LTEm cellular modems</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">ltemc-nxp-sc16is.h</div></div>
</div><!--header-->
<div class="contents">
<a href="ltemc-nxp-sc16is_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#ifndef __LTEMC_NXP_SC16IS_H__</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#define __LTEMC_NXP_SC16IS_H__</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &lt;cstdlib&gt;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &lt;cstdbool&gt;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &lt;stddef.h&gt;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &lt;stdbool.h&gt;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#endif </span><span class="comment">// __cplusplus</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &quot;<a class="code" href="ltemc-types_8h.html">ltemc-types.h</a>&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#include &quot;platform/lqPlatform-spi.h&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#define DEF_SC16IS7xx_REG(REG_NAME, REG_BITS) \</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">typedef union    \</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">{                \</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">    struct {     \</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">    REG_BITS     \</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">    };           \</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">    uint8_t reg; \</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">} SC16IS7xx_##REG_NAME;</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#pragma region structures</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="keyword">typedef</span> <span class="keyword">const</span> uint8_t ro8;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="keyword">typedef</span> uint8_t rw8;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="keyword">enum</span> SC16IS7xx__constants</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>{</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="comment">// BGx default baudrate is 115200, LTEm-OSC raw clock is 7.378MHz (SC16IS740 section 7.8)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    SC16IS7xx__DLL_baudClockDivisorLOW = 0x04U,</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    SC16IS7xx__DLH_baudClockDivisorHIGH = 0x00U,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <span class="comment">// Bridge&lt;&gt;BG96 UART framing - 8 data, no parity, 1 stop (bits)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    SC16IS7xx__LCR_UARTframing = 0x03U,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    SC16IS7xx__LCR_break = 0x40U,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <span class="comment">//SC16IS7xx__SC16IS7xx_EFR_ENHANCED_FUNCTIONS = 0x10U</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="comment">// TLR Register [7:4] RX, [3:0] TX Interrupt trigger points (MCR[2]=1 and EFR[4]=1 required)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <span class="comment">// set field to level / 4 (buffer granularity is 4)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <span class="comment">// SC16IS7xx__TLR_TriggerLevels = 0x22U,                        // **!** testing value - 8 char buffer **!**</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="comment">// SC16IS7xx__TLR_TRIGGER_LEVELS = 0xFFU                        // 0xF=15 (*4) = 60 char buffer</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="comment">// fcr is a WrOnly register, flush and FIFO enable are both in this register </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    SC16IS7xx__FCR_BASIC_MODE = 0xB7U,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    SC16IS7xx__FCR_IOP_FIFO_ENABLE = 0xB1U,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    SC16IS7xx__FCR_IOP_RX_FLUSH = 0x02U,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    SC16IS7xx__FCR_IOP_TX_FLUSH = 0x04U,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    SC16IS7xx__FIFO_bufferSz = 0x40,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    SC16IS7xx__FIFO_readRnW = 0x01,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    SC16IS7xx__FIFO_writeRnW = 0x00,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    SC16IS7xx__LCR_REGSET_general = 0x00,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    SC16IS7xx__LCR_REGSET_special = 0x80,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    SC16IS7xx__LCR_REGSET_enhanced = 0xBF,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    SC16IS7xx__HW_resetDelay = 1U,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    SC16IS7xx__SW_resetMask = 0x08,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    SC16IS7xx__LSR_RHR_dataReady = 0x01U,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    SC16IS7xx__LSR_THR_empty = 0x02U,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    SC16IS7xx__LSR_FIFO_dataError = 0x80U,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    SC16IS7xx__LSR_FIFO_overrun = 0x02U</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>};</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6">  102</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6">SC16IS7xx_regAddr_tag</a></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>{</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a70d9e3415cb550db7855ef2cfdfc6204">  104</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a70d9e3415cb550db7855ef2cfdfc6204">SC16IS7xx_FIFO_regAddr</a> = 0x00U,               </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a0218b2ad84ea2264935dda52b6f79366">  105</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a0218b2ad84ea2264935dda52b6f79366">SC16IS7xx_IER_regAddr</a> = 0x01U,                </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6aeb33ac136b890c2ffc82e0ce47d21e1a">  106</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6aeb33ac136b890c2ffc82e0ce47d21e1a">SC16IS7xx_FCR_regAddr</a> = 0x02U,                </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a9be7486269581ac1c5709da899d9a40b">  107</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a9be7486269581ac1c5709da899d9a40b">SC16IS7xx_IIR_regAddr</a> = 0x02U,                </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ac32fa33ce97cc520efc5c36d1a0d09fe">  108</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ac32fa33ce97cc520efc5c36d1a0d09fe">SC16IS7xx_LCR_regAddr</a> = 0x03U,                </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a8d15777e98c57e6e95da37925f476b49">  109</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a8d15777e98c57e6e95da37925f476b49">SC16IS7xx_MCR_regAddr</a> = 0x04U,                </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a3617ea90e3b954e2428a40d444887a15">  110</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a3617ea90e3b954e2428a40d444887a15">SC16IS7xx_LSR_regAddr</a> = 0x05U,                </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ace3deb1a5f739c0586e78cff14ae5c4a">  111</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ace3deb1a5f739c0586e78cff14ae5c4a">SC16IS7xx_MSR_regAddr</a> = 0x06U,                </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a861d21d400aaff48b440f7ec21c53fe6">  112</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a861d21d400aaff48b440f7ec21c53fe6">SC16IS7xx_SPR_regAddr</a> = 0x07U,                </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a22d4575c549270eeb38f255781f794c1">  113</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a22d4575c549270eeb38f255781f794c1">SC16IS7xx_TCR_regAddr</a> = 0x06U,                </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a011791a6d53faf63c78aa740e2bcc884">  114</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a011791a6d53faf63c78aa740e2bcc884">SC16IS7xx_TLR_regAddr</a> = 0x07U,                </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a63158f535876909aea419ebbc1820240">  115</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a63158f535876909aea419ebbc1820240">SC16IS7xx_TXLVL_regAddr</a> = 0x08U,              </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ae7cca8b43770662a043ba73119a0d1de">  116</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ae7cca8b43770662a043ba73119a0d1de">SC16IS7xx_RXLVL_regAddr</a> = 0x09U,              </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6adfc97d546c9dc0f861924056bc500846">  117</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6adfc97d546c9dc0f861924056bc500846">SC16IS7xx_UARTRST_regAddr</a> = 0x0EU,            </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ad57395bcb83b7fa439768bb1bcf0821b">  118</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ad57395bcb83b7fa439768bb1bcf0821b">SC16IS7xx_EFCR_regAddr</a> = 0x0FU,               </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a30270b11e76567693d072a6e7b1d317c">  119</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a30270b11e76567693d072a6e7b1d317c">SC16IS7xx_DLL_regAddr</a> = 0x00U,                </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6aed9070af7bae0f017849294241091516">  120</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6aed9070af7bae0f017849294241091516">SC16IS7xx_DLH_regAddr</a> = 0x01U,                </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a8d8d53699c0e79892c3919d80c0c4be4">  121</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a8d8d53699c0e79892c3919d80c0c4be4">SC16IS7xx_EFR_regAddr</a> = 0x02U,                </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a06555da463c49b0e2c93934d79f25064">  122</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a06555da463c49b0e2c93934d79f25064">SC16IS7xx_XON1_regAddr</a> = 0x04U,               </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a197d047f895f2760d51cd2411fae06b4">  123</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a197d047f895f2760d51cd2411fae06b4">SC16IS7xx_XON2_regAddr</a> = 0x05U,               </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a25cd55245ddce6d741f1487dbdd7e300">  124</a></span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a25cd55245ddce6d741f1487dbdd7e300">SC16IS7xx_XOFF1_regAddr</a> = 0x06U,              </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <a class="code hl_enumvalue" href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a445f911ab5350b7fdd4a5f1df33eafe8">SC16IS7xx_XOFF2_regAddr</a> = 0x07U               </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#a3e7934b9d696b499d7a5ee972aaae7bd">  126</a></span>}<a class="code hl_typedef" href="ltemc-nxp-sc16is_8h.html#a3e7934b9d696b499d7a5ee972aaae7bd">SC16IS7xx_regAddr_t</a>;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">// // BG96 default baudrate is 115200, LTEm1 raw clock is 7.378MHz (SC16IS741a pg13)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">// #define BAUDCLOCK_DIVISOR_DLL 0x04U</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">// #define BAUDCLOCK_DIVISOR_DLH 0x00U</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">// // Bridge&lt;&gt;BG96 UART framing - 8 data, no parity, 1 stop (bits)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">// #define SC16IS7xx_LCR_UART_FRAMING 0x03U</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">// //#define SC16IS7xx_EFR_ENHANCED_FUNCTIONS 0x10U</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">// // [7:4] RX, [3:0] TX - level / 4 (buffer granularity is 4)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">// #define SC16IS7xx_TLR_TRIGGER_LEVELS 0x22U                           // **!** testing value **!**</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">// //#define SC16IS7xx_TLR_TRIGGER_LEVELS 0xFFU                     // 15 (*4) = 60 char buffer</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">// // fcr is a RdOnly register, flush and FIFO enable are both in this register </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">// #define FCR_REGISTER_VALUE_BASIC_MODE 0xB7U</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">// #define FCR_REGISTER_VALUE_IOP_FIFO_ENABLE 0xB1U</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">// #define FCR_REGISTER_VALUE_IOP_RX_FLUSH 0x02U</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">// #define FCR_REGISTER_VALUE_IOP_TX_FLUSH 0x04U</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">// #define SC16IS7xx_FIFO_BUFFER_SZ   0x40</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">// #define SC16IS7xx_FIFO_RnW_READ    0x01</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">// #define SC16IS7xx_FIFO_RnW_WRITE   0x00</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">// #define NXP_TX_FIFOSZ 0x40</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">// #define NXP_RX_FIFOSZ 0x40</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">// // NXP Bridge register set selector values (applied to LCR register)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">// #define SC16IS7xx_REG_SET_GENERAL  0x00</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">// #define SC16IS7xx_REG_SET_SPECIAL  0x80</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">// #define SC16IS7xx_REG_SET_ENHANCED 0xBF</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">// #define SC16IS7xx_HW_RESET_DELAY      1U</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">// #define SC16IS7xx_SW_RESET_MASK       0x08</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#a76b0b9d740bca0aceb6b54b882fe9faf">  168</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="ltemc-nxp-sc16is_8h.html#a76b0b9d740bca0aceb6b54b882fe9faf">sc16IS7xx_FifoResetAction_tag</a></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>{ </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    SC16IS7xx_FIFO_resetActionRx = 0x02U,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    SC16IS7xx_FIFO_resetActionTx = 0x04U,</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    SC16IS7xx_FIFO_resetActionRxTx = 0x06U,</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#a80dca3b6c9389349664cb818df639eb3">  173</a></span>} <a class="code hl_typedef" href="ltemc-nxp-sc16is_8h.html#a80dca3b6c9389349664cb818df639eb3">sc16IS7xx_FifoResetAction_t</a>;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="union_____s_c16_i_s7xx__reg__addr__byte____.html">  182</a></span><span class="keyword">union </span><a class="code hl_union" href="union_____s_c16_i_s7xx__reg__addr__byte____.html">__SC16IS7xx_reg_addr_byte__</a></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>{</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <span class="keyword">struct</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    {</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>        ro8 : 1;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>        rw8 CH0 : 1;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>        rw8 CH1 : 1;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>        rw8 A : 4;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>        rw8 RnW : 1;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    };</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    uint8_t reg_address;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>};</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="union_____s_c16_i_s7xx__reg__payload____.html">  199</a></span><span class="keyword">union </span><a class="code hl_union" href="union_____s_c16_i_s7xx__reg__payload____.html">__SC16IS7xx_reg_payload__</a></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>{</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <span class="keyword">struct</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    {</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>        <span class="keyword">union </span><a class="code hl_union" href="union_____s_c16_i_s7xx__reg__addr__byte____.html">__SC16IS7xx_reg_addr_byte__</a> reg_addr;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>        uint8_t reg_data;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    };</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    uint16_t reg_payload;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>};</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/* !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">*</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">*  bit-order may be affected by compiler and platform for DEF_SC16IS7xx_REG </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">*  register structs below. These are composed as bit [0] first.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">*</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#a3b724419b5ca02670e2c38d54be48c06">  223</a></span>DEF_SC16IS7xx_REG(IER,</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    rw8 RHR_DATA_AVAIL_INT_EN : 1;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    rw8 THR_EMPTY_INT_EN : 1;</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    rw8 RECEIVE_LINE_STAT_INT_EN : 1;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    rw8 MDM_STAT_INT_EN : 1;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    rw8 SLP_MODE_EN : 1;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    rw8 nXOFF_INT_EN : 1;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    rw8 nRTS_INT_EN : 1;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    rw8 nCTS_INT_EN : 1;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>)        </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>DEF_SC16IS7xx_REG(FCR,</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    rw8 FIFO_EN : 1;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    rw8 RX_FIFO_RST : 1;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    rw8 TX_FIFO_RST : 1;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    ro8 : 1;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    rw8 TX_TRIGGER_LVL : 2;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    rw8 RX_TRIGGER_LVL : 2;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>)</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>{</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    TX_LVL_8SPACES = 0b00U,</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    TX_LVL_16SPACES = 0b01U,</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    TX_LVL_32SPACES = 0b10U,</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    TX_LVL_56SPACES = 0b11U</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>} SC16IS7xx_fcr_tx_trigger_val;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>{</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    RX_LVL_8CHARS = 0b00U,</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    RX_LVL_16CHARS = 0b01U,</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    RX_LVL_56CHARS = 0b10U,</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    RX_LVL_60CHARS = 0b11U</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>} SC16IS7xx_fcr_rx_trigger_val;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#a06d1f94f3a146c7556a0fdfe985d001b">  269</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>{</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    IRQ_1_RCVR_STATUS_ERROR = 0x03U,</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    IRQ_2_RCVR_TIMEOUT = 0x06U,</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    IRQ_2_RCVR_RHR = 0x02U,</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    IRQ_3_XMIT_THR = 0x01U,</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    IRQ_4_MODEM = 0x00U,</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    IRQ_6_XOFF = 0x08U,</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    IRQ_7_CTSRTS = 0x10U</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>} <a class="code hl_enumeration" href="ltemc-nxp-sc16is_8h.html#a06d1f94f3a146c7556a0fdfe985d001b">SC16IS7xx_irq_priority_val</a>;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#ae81d36aee4801884aa5fe7b05c21b15e">  284</a></span>DEF_SC16IS7xx_REG(IIR,</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    ro8 IRQ_nPENDING : 1;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    ro8 IRQ_SOURCE : 5;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    ro8 FIFO_EN : 2;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>)</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>DEF_SC16IS7xx_REG(LCR, </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    rw8 WORD_LEN : 2;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    rw8 STOP : 1;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    rw8 PARITY_EN : 1;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    rw8 EVEN_PARITY : 1;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    rw8 SET_PARITY : 1;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>    rw8 SET_BREAK : 1;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    rw8 DIVISOR_LATCH_EN : 1;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>)</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#a935c2e417a3011416be3bcee805a3b08">  308</a></span>DEF_SC16IS7xx_REG(MCR,</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    ro8 : 1;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    rw8 nRTS : 1;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    rw8 TCR_TLR_EN : 1;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    ro8 : 1;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    rw8 LOOPBACK_EN : 1;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    rw8 XON_ANY : 1;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>    rw8 IRDA_MODE_EN : 1;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>    rw8 CLOCK_DIVISOR : 1;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>)</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>DEF_SC16IS7xx_REG(LSR,</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    ro8 DATA_IN_RECVR : 1;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    ro8 OVERRUN_ERROR : 1;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>    ro8 PARITY_ERROR : 1;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>    ro8 FRAMING_ERROR : 1;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    ro8 BREAK_INT : 1;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    ro8 THR_EMPTY : 1;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>    ro8 THR_TSR_EMPTY : 1;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    ro8 FIFO_DATA_ERROR : 1;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>)</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#a68112d08e1d0bc516ce514a90c4385a9">  338</a></span>DEF_SC16IS7xx_REG(MSR,</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    ro8 DELTA_CTS : 1;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    ro8 : 3;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    ro8 CTS : 1;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    ro8 : 3;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>)</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>DEF_SC16IS7xx_REG(SPR,</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>    rw8 DATA;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>)</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#a4e17126cc910103910945892399ed5b1">  357</a></span>DEF_SC16IS7xx_REG(UARTRST,</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>    ro8 : 3;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>    rw8 UART_SWRST : 1;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>)</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>DEF_SC16IS7xx_REG(EFCR,</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>    rw8 MODE_9BIT_EN : 1;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>    rw8 RECVR_DISABLE : 1;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>    rw8 TRANSMITTER_DISABLE : 1;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    ro8 : 1;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    rw8 AUTO_RS_485_RTS_DIR_CTRL : 1;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>    rw8 AUTO_RS_485_RTS_OUTPUT_INV : 1;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>    ro8 : 1;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>    rw8 IRDA_MODE : 1;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>)</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#a758dcace21d1e658dc6f8cfbf1576214">  381</a></span>DEF_SC16IS7xx_REG(TLR,</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    rw8 TX_TRIGGER_LVL : 4;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    rw8 RX_TRIGGER_LVL : 4;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>)</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>DEF_SC16IS7xx_REG(EFR, </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>    rw8 SWFLOW_CTRL : 4;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    rw8 ENHANCED_FNS_EN : 1;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    rw8 SPECIAL_CHAR_DETECT : 1;</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    rw8 AUTO_nRTS : 1;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>    rw8 AUTO_nCTS : 1;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>)</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>#pragma endregion</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/* ----------------------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>#ifdef __cplusplus</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>{</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#endif </span><span class="comment">// __cplusplus</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="keywordtype">void</span> <a class="code hl_function" href="ltemc-nxp-sc16is_8h.html#a828934bda4ffacd5a3f8300f7bab356f">SC16IS7xx_start</a>();</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="keywordtype">void</span> <a class="code hl_function" href="ltemc-nxp-sc16is_8h.html#adada1b94043722438018bc74f784c81f">SC16IS7xx_enableIrqMode</a>();</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="keywordtype">bool</span> <a class="code hl_function" href="ltemc-nxp-sc16is_8h.html#a8ccfb7663d4ca7cee5335eb97f06e9ab">SC16IS7xx_isAvailable</a>();</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>uint8_t <a class="code hl_function" href="ltemc-nxp-sc16is_8h.html#a209d8785c37ccbc531eb37a73feb60a8">SC16IS7xx_readReg</a>(uint8_t reg_addr);</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="keywordtype">void</span> <a class="code hl_function" href="ltemc-nxp-sc16is_8h.html#a69ada6721796577cc4910900f5273118">SC16IS7xx_writeReg</a>(uint8_t reg_addr, uint8_t reg_data);</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="keywordtype">void</span> <a class="code hl_function" href="ltemc-nxp-sc16is_8h.html#a13241994787ce057d96658b47366d76f">SC16IS7xx_read</a>(<span class="keywordtype">void</span>* dest, uint8_t dest_len);</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="keywordtype">void</span> <a class="code hl_function" href="ltemc-nxp-sc16is_8h.html#a6292427dfbc749bc8e12fadb16b7f25d">SC16IS7xx_write</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> * src, uint8_t src_len);</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="keywordtype">void</span> <a class="code hl_function" href="ltemc-nxp-sc16is_8h.html#a146c0f112933b81e851f398746a06e6c">SC16IS7xx_resetFifo</a>(<a class="code hl_typedef" href="ltemc-nxp-sc16is_8h.html#a80dca3b6c9389349664cb818df639eb3">sc16IS7xx_FifoResetAction_t</a> resetAction);</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="keywordtype">void</span> <a class="code hl_function" href="ltemc-nxp-sc16is_8h.html#af179c6e75e2190c69a232d478de1ce98">SC16IS7xx_sendBreak</a>();</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="keywordtype">void</span> <a class="code hl_function" href="ltemc-nxp-sc16is_8h.html#af40dfcf2e05c938cba3c9744491b330c">SC16IS7xx_flushRxFifo</a>();</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span> </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="ltemc-nxp-sc16is_8h.html#a6333f649741936c484fa1a7fa3c96859">  477</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="ltemc-nxp-sc16is_8h.html#a6333f649741936c484fa1a7fa3c96859">SC16IS7xx__displayFifoStatus</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *dispMsg);</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>}</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">#endif </span><span class="comment">// __cplusplus</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">#endif  </span><span class="comment">/* !__LTEMC_NXP_SC16IS_H__ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_a06d1f94f3a146c7556a0fdfe985d001b"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#a06d1f94f3a146c7556a0fdfe985d001b">SC16IS7xx_irq_priority_val</a></div><div class="ttdeci">SC16IS7xx_irq_priority_val</div><div class="ttdoc">Decode for Interrupt indicator register priority bits.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:270</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_a13241994787ce057d96658b47366d76f"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#a13241994787ce057d96658b47366d76f">SC16IS7xx_read</a></div><div class="ttdeci">void SC16IS7xx_read(void *dest, uint8_t dest_len)</div><div class="ttdoc">Reads through the SC16IS741A bridge (its RX FIFO)</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.c:186</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_a146c0f112933b81e851f398746a06e6c"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#a146c0f112933b81e851f398746a06e6c">SC16IS7xx_resetFifo</a></div><div class="ttdeci">void SC16IS7xx_resetFifo(sc16IS7xx_FifoResetAction_t resetAction)</div><div class="ttdoc">Perform reset on bridge FIFO.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.c:212</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_a209d8785c37ccbc531eb37a73feb60a8"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#a209d8785c37ccbc531eb37a73feb60a8">SC16IS7xx_readReg</a></div><div class="ttdeci">uint8_t SC16IS7xx_readReg(uint8_t reg_addr)</div><div class="ttdoc">Read from a SC16IS741A bridge register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.c:158</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_a3e7934b9d696b499d7a5ee972aaae7bd"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#a3e7934b9d696b499d7a5ee972aaae7bd">SC16IS7xx_regAddr_t</a></div><div class="ttdeci">enum SC16IS7xx_regAddr_tag SC16IS7xx_regAddr_t</div><div class="ttdoc">NXP SC16IS740/750/760/741 register addresses, for details about registers see the NXP SC16IS740/750/7...</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_a6292427dfbc749bc8e12fadb16b7f25d"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#a6292427dfbc749bc8e12fadb16b7f25d">SC16IS7xx_write</a></div><div class="ttdeci">void SC16IS7xx_write(const void *src, uint8_t src_len)</div><div class="ttdoc">Write through the SC16IS741A bridge.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.c:199</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_a6333f649741936c484fa1a7fa3c96859"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#a6333f649741936c484fa1a7fa3c96859">SC16IS7xx__displayFifoStatus</a></div><div class="ttdeci">void SC16IS7xx__displayFifoStatus(const char *dispMsg)</div><div class="ttdoc">DEBUG: Show FIFO buffers fill level.</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_a69ada6721796577cc4910900f5273118"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#a69ada6721796577cc4910900f5273118">SC16IS7xx_writeReg</a></div><div class="ttdeci">void SC16IS7xx_writeReg(uint8_t reg_addr, uint8_t reg_data)</div><div class="ttdoc">Write to a SC16IS741A bridge register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.c:172</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_a76b0b9d740bca0aceb6b54b882fe9faf"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#a76b0b9d740bca0aceb6b54b882fe9faf">sc16IS7xx_FifoResetAction_tag</a></div><div class="ttdeci">sc16IS7xx_FifoResetAction_tag</div><div class="ttdoc">SC16IS7xx FIFO buffer reset actions.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:169</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_a80dca3b6c9389349664cb818df639eb3"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#a80dca3b6c9389349664cb818df639eb3">sc16IS7xx_FifoResetAction_t</a></div><div class="ttdeci">enum sc16IS7xx_FifoResetAction_tag sc16IS7xx_FifoResetAction_t</div><div class="ttdoc">SC16IS7xx FIFO buffer reset actions.</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_a828934bda4ffacd5a3f8300f7bab356f"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#a828934bda4ffacd5a3f8300f7bab356f">SC16IS7xx_start</a></div><div class="ttdeci">void SC16IS7xx_start()</div><div class="ttdoc">Configure base NXP bridge settings: reset (opt), FIFO, trigger levels (no trig IRQ yet),...</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.c:76</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_a8ccfb7663d4ca7cee5335eb97f06e9ab"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#a8ccfb7663d4ca7cee5335eb97f06e9ab">SC16IS7xx_isAvailable</a></div><div class="ttdeci">bool SC16IS7xx_isAvailable()</div><div class="ttdoc">Perform simple write/read using SC16IS741A scratchpad register. Used to test SPI communications.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.c:141</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_adada1b94043722438018bc74f784c81f"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#adada1b94043722438018bc74f784c81f">SC16IS7xx_enableIrqMode</a></div><div class="ttdeci">void SC16IS7xx_enableIrqMode()</div><div class="ttdoc">Enable IRQ servicing for communications between SC16IS741 and BG96.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.c:106</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af179c6e75e2190c69a232d478de1ce98"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af179c6e75e2190c69a232d478de1ce98">SC16IS7xx_sendBreak</a></div><div class="ttdeci">void SC16IS7xx_sendBreak()</div><div class="ttdoc">Perform reset on bridge FIFO.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.c:222</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af40dfcf2e05c938cba3c9744491b330c"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af40dfcf2e05c938cba3c9744491b330c">SC16IS7xx_flushRxFifo</a></div><div class="ttdeci">void SC16IS7xx_flushRxFifo()</div><div class="ttdoc">Flush contents of RX FIFO.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.c:235</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6">SC16IS7xx_regAddr_tag</a></div><div class="ttdeci">SC16IS7xx_regAddr_tag</div><div class="ttdoc">NXP SC16IS740/750/760/741 register addresses, for details about registers see the NXP SC16IS740/750/7...</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:103</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a011791a6d53faf63c78aa740e2bcc884"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a011791a6d53faf63c78aa740e2bcc884">SC16IS7xx_TLR_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_TLR_regAddr</div><div class="ttdoc">Trigger level register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:114</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a0218b2ad84ea2264935dda52b6f79366"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a0218b2ad84ea2264935dda52b6f79366">SC16IS7xx_IER_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_IER_regAddr</div><div class="ttdoc">Interrupt enable register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:105</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a06555da463c49b0e2c93934d79f25064"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a06555da463c49b0e2c93934d79f25064">SC16IS7xx_XON1_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_XON1_regAddr</div><div class="ttdoc">XON-1 word.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:122</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a197d047f895f2760d51cd2411fae06b4"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a197d047f895f2760d51cd2411fae06b4">SC16IS7xx_XON2_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_XON2_regAddr</div><div class="ttdoc">XON-2 word.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:123</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a22d4575c549270eeb38f255781f794c1"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a22d4575c549270eeb38f255781f794c1">SC16IS7xx_TCR_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_TCR_regAddr</div><div class="ttdoc">Transmission control register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:113</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a25cd55245ddce6d741f1487dbdd7e300"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a25cd55245ddce6d741f1487dbdd7e300">SC16IS7xx_XOFF1_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_XOFF1_regAddr</div><div class="ttdoc">XOFF-1 word.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:124</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a30270b11e76567693d072a6e7b1d317c"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a30270b11e76567693d072a6e7b1d317c">SC16IS7xx_DLL_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_DLL_regAddr</div><div class="ttdoc">Divisor latch register (LSB)</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:119</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a3617ea90e3b954e2428a40d444887a15"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a3617ea90e3b954e2428a40d444887a15">SC16IS7xx_LSR_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_LSR_regAddr</div><div class="ttdoc">Line state register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:110</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a445f911ab5350b7fdd4a5f1df33eafe8"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a445f911ab5350b7fdd4a5f1df33eafe8">SC16IS7xx_XOFF2_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_XOFF2_regAddr</div><div class="ttdoc">XOFF-2 word.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:125</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a63158f535876909aea419ebbc1820240"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a63158f535876909aea419ebbc1820240">SC16IS7xx_TXLVL_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_TXLVL_regAddr</div><div class="ttdoc">TX level register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:115</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a70d9e3415cb550db7855ef2cfdfc6204"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a70d9e3415cb550db7855ef2cfdfc6204">SC16IS7xx_FIFO_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_FIFO_regAddr</div><div class="ttdoc">FIFO data register, accesses the TX/RX buffers.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:104</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a861d21d400aaff48b440f7ec21c53fe6"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a861d21d400aaff48b440f7ec21c53fe6">SC16IS7xx_SPR_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_SPR_regAddr</div><div class="ttdoc">Scratchpad register (test loopback)</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:112</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a8d15777e98c57e6e95da37925f476b49"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a8d15777e98c57e6e95da37925f476b49">SC16IS7xx_MCR_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_MCR_regAddr</div><div class="ttdoc">Modem control register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:109</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a8d8d53699c0e79892c3919d80c0c4be4"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a8d8d53699c0e79892c3919d80c0c4be4">SC16IS7xx_EFR_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_EFR_regAddr</div><div class="ttdoc">Enhanced features register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:121</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6a9be7486269581ac1c5709da899d9a40b"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6a9be7486269581ac1c5709da899d9a40b">SC16IS7xx_IIR_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_IIR_regAddr</div><div class="ttdoc">Interrupt identification register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:107</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6ac32fa33ce97cc520efc5c36d1a0d09fe"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ac32fa33ce97cc520efc5c36d1a0d09fe">SC16IS7xx_LCR_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_LCR_regAddr</div><div class="ttdoc">Line control register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:108</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6ace3deb1a5f739c0586e78cff14ae5c4a"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ace3deb1a5f739c0586e78cff14ae5c4a">SC16IS7xx_MSR_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_MSR_regAddr</div><div class="ttdoc">Modem status register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:111</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6ad57395bcb83b7fa439768bb1bcf0821b"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ad57395bcb83b7fa439768bb1bcf0821b">SC16IS7xx_EFCR_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_EFCR_regAddr</div><div class="ttdoc">Extra features register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:118</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6adfc97d546c9dc0f861924056bc500846"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6adfc97d546c9dc0f861924056bc500846">SC16IS7xx_UARTRST_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_UARTRST_regAddr</div><div class="ttdoc">UART reset.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:117</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6ae7cca8b43770662a043ba73119a0d1de"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6ae7cca8b43770662a043ba73119a0d1de">SC16IS7xx_RXLVL_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_RXLVL_regAddr</div><div class="ttdoc">RX level register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:116</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6aeb33ac136b890c2ffc82e0ce47d21e1a"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6aeb33ac136b890c2ffc82e0ce47d21e1a">SC16IS7xx_FCR_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_FCR_regAddr</div><div class="ttdoc">Frame control register.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:106</div></div>
<div class="ttc" id="altemc-nxp-sc16is_8h_html_af8db8bc181d7125d84d6682759a1faa6aed9070af7bae0f017849294241091516"><div class="ttname"><a href="ltemc-nxp-sc16is_8h.html#af8db8bc181d7125d84d6682759a1faa6aed9070af7bae0f017849294241091516">SC16IS7xx_DLH_regAddr</a></div><div class="ttdeci">@ SC16IS7xx_DLH_regAddr</div><div class="ttdoc">Divisor latch register (MSB)</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:120</div></div>
<div class="ttc" id="altemc-types_8h_html"><div class="ttname"><a href="ltemc-types_8h.html">ltemc-types.h</a></div><div class="ttdoc">Public API type definitions for consumption of LTEmC services.</div></div>
<div class="ttc" id="aunion_____s_c16_i_s7xx__reg__addr__byte_____html"><div class="ttname"><a href="union_____s_c16_i_s7xx__reg__addr__byte____.html">__SC16IS7xx_reg_addr_byte__</a></div><div class="ttdoc">SC16IS741A First SPI byte for register addressing.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:183</div></div>
<div class="ttc" id="aunion_____s_c16_i_s7xx__reg__payload_____html"><div class="ttname"><a href="union_____s_c16_i_s7xx__reg__payload____.html">__SC16IS7xx_reg_payload__</a></div><div class="ttdoc">SC16IS741A SPI bytes containing address and register value.</div><div class="ttdef"><b>Definition:</b> ltemc-nxp-sc16is.h:200</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
