.ALIASES
V_Vcc           Vcc(+=N11906 -=0 ) CN @INA821 TEST CIRCUIT.SCHEMATIC1(sch_1):INS11884@SOURCE.VDC.Normal(chips)
R_RL            RL(1=0 2=OUT ) CN @INA821 TEST CIRCUIT.SCHEMATIC1(sch_1):INS11972@ANALOG.R.Normal(chips)
R_RG            RG(1=N12280 2=N12274 ) CN @INA821 TEST CIRCUIT.SCHEMATIC1(sch_1):INS12200@ANALOG.R.Normal(chips)
V_VIN           VIN(+=N12170 -=0 ) CN @INA821 TEST CIRCUIT.SCHEMATIC1(sch_1):INS12068@SOURCE.VSIN.Normal(chips)
V_Vee           Vee(+=N12296 -=0 ) CN @INA821 TEST CIRCUIT.SCHEMATIC1(sch_1):INS11910@SOURCE.VDC.Normal(chips)
E_E1            E1(3=N12164 4=0 1=N12170 2=0 ) CN @INA821 TEST CIRCUIT.SCHEMATIC1(sch_1):INS12100@ANALOG.E.Normal(chips)
C_CL            CL(1=0 2=OUT ) CN @INA821 TEST CIRCUIT.SCHEMATIC1(sch_1):INS12022@ANALOG.C.Normal(chips)
E_E2            E2(3=0 4=N12256 1=N12170 2=0 ) CN @INA821 TEST CIRCUIT.SCHEMATIC1(sch_1):INS12132@ANALOG.E.Normal(chips)
X_U1            U1(IN+=N12164 IN-=N12256 VCC=N11906 VEE=N12296 OUT=OUT REF=0 RG+=N12274 RG-=N12280 ) CN @INA821 TEST
+CIRCUIT.SCHEMATIC1(sch_1):INS12575@INA821 TEST CIRCUIT.INA821_0.Normal(chips)
_    _(OUT=OUT)
.ENDALIASES
