# Compile of arithmetic_unit.vhd failed with 1 errors.
# Compile of arithmetic_unit_top_lvl.vhd failed with 1 errors.
# Compile of four_to_one_mux.vhd failed with 1 errors.
# Compile of full_adder.vhd failed with 1 errors.
# Compile of get_opposite.vhd failed with 1 errors.
# Compile of half_adder.vhd failed with 1 errors.
# Compile of multiplier.vhd failed with 1 errors.
# Compile of my_shift_right.vhd failed with 1 errors.
# Compile of signed_nbit_adder.vhd failed with 1 errors.
# Compile of signed_overflow_nbit_adder.vhd failed with 1 errors.
# Compile of single_shift_right.vhd failed with 1 errors.
# Compile of arithmetic_unit_tb.vhd failed with 1 errors.
# Compile of arithmetic_unit_top_lvl_tb.vhd failed with 1 errors.
# Compile of four_to_one_mux_tb.vhd failed with 1 errors.
# Compile of full_adder_tb.vhd failed with 1 errors.
# Compile of get_opposite_tb.vhd failed with 1 errors.
# Compile of half_adder_tb.vhd failed with 1 errors.
# Compile of multiplier_tb.vhd failed with 1 errors.
# Compile of my_shift_right_tb.vhd failed with 1 errors.
# Compile of signed_nbit_adder_tb.vhd failed with 1 errors.
# Compile of signed_overflow_nbit_adder_tb.vhd failed with 1 errors.
# Compile of single_shift_right_tb.vhd failed with 1 errors.
# Compile of my_register.vhd failed with 1 errors.
# Compile of my_register_tb.vhd failed with 1 errors.
# 24 compiles, 24 failed with 24 errors.
ls
# LIB                            compile_src.txt       
# README.txt                     init_to_compile.txt   
# SRC                            transcript            
# arithmetic_unit_design.cr.mti  vish_stacktrace.vstf  
# arithmetic_unit_design.mpf     vsim.wlf              
source init_to_compile.txt
# the project location is :  .
# removing libs
# creating library 
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap LIB_BENCH ./LIB/LIB_BENCH 
# Modifying C:/Users/benja/Documents/Divers/github/arithmetic-unit/arithmetic_unit_design.mpf
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:40 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:05:41 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:05:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:05:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:05:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:05:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:05:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:05:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:05:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:05:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:05:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:05:42 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:05:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:05:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# ** Error: ./SRC/RTL/arithmetic_unit_top_lvl.vhd(112): (vcom-1436) Actual expression (aggregate) of formal "d" is not globally static.
# ** Error: ./SRC/RTL/arithmetic_unit_top_lvl.vhd(112): (vcom-1454) Formal "q" of mode OUT cannot be associated with an expression.
# ** Note: ./SRC/RTL/arithmetic_unit_top_lvl.vhd(119): VHDL Compiler exiting
# End time: 18:05:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:21 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:09:21 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:21 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:09:21 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:21 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:09:21 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:21 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:09:22 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:22 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:09:22 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:22 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:09:22 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:22 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:09:22 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:22 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:09:22 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:22 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:09:22 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:22 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:09:22 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:22 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:09:22 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:22 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:09:22 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:22 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:09:22 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:22 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# ** Error: ./SRC/RTL/arithmetic_unit_top_lvl.vhd(114): (vcom-1436) Actual expression (aggregate) of formal "d" is not globally static.
# ** Note: ./SRC/RTL/arithmetic_unit_top_lvl.vhd(121): VHDL Compiler exiting
# End time: 18:09:23 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:10:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:10:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:10:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:10:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:10:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:10:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:10:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:10:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:10:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:10:59 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:10:59 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:10:59 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:10:59 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:10:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# ** Error: ./SRC/RTL/arithmetic_unit_top_lvl.vhd(89): Signal "status_u" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: ./SRC/RTL/arithmetic_unit_top_lvl.vhd(123): VHDL Compiler exiting
# End time: 18:10:59 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:16 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:13:16 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:16 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:13:16 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:16 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:13:16 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:13:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:13:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:13:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:13:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:13:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:13:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:13:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:13:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:13:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:13:18 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 18:13:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 18:13:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 18:13:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 18:13:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 18:13:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 18:13:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 18:13:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 18:13:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 18:13:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 18:13:19 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:19 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# ** Error: ./SRC/BENCH/my_shift_right_seq_tb.vhd(115): (vcom-1136) Unknown identifier "to_integer".
# ** Error: ./SRC/BENCH/my_shift_right_seq_tb.vhd(144): (vcom-1136) Unknown identifier "to_integer".
# ** Error: ./SRC/BENCH/my_shift_right_seq_tb.vhd(145): (vcom-1136) Unknown identifier "to_integer".
# ** Note: ./SRC/BENCH/my_shift_right_seq_tb.vhd(202): VHDL Compiler exiting
# End time: 18:13:19 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:14:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:14:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:14:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:14:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:14:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:14:18 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:14:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:14:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:14:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:14:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:14:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:14:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:14:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# ** Error: ./SRC/RTL/arithmetic_unit_top_lvl.vhd(123): Signal "status_u" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Note: ./SRC/RTL/arithmetic_unit_top_lvl.vhd(126): VHDL Compiler exiting
# End time: 18:14:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:15:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:15:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:15:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:15:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:15:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:15:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:15:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:15:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:15:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:15:35 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:15:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:15:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:15:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 18:15:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 18:15:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 18:15:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 18:15:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 18:15:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 18:15:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 18:15:36 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 18:15:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 18:15:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 18:15:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# ** Error: ./SRC/BENCH/my_shift_right_seq_tb.vhd(115): (vcom-1136) Unknown identifier "to_integer".
# ** Error: ./SRC/BENCH/my_shift_right_seq_tb.vhd(144): (vcom-1136) Unknown identifier "to_integer".
# ** Error: ./SRC/BENCH/my_shift_right_seq_tb.vhd(145): (vcom-1136) Unknown identifier "to_integer".
# ** Note: ./SRC/BENCH/my_shift_right_seq_tb.vhd(202): VHDL Compiler exiting
# End time: 18:15:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:39 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:16:39 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:39 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:16:40 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:40 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:16:40 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:40 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:16:40 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:40 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:16:40 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:40 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:16:40 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:40 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:16:40 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:40 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:16:40 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:40 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:16:40 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:40 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:16:40 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:40 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:16:40 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:40 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:16:41 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:16:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 18:16:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 18:16:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 18:16:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 18:16:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 18:16:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 18:16:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 18:16:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 18:16:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 18:16:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 18:16:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 18:16:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 18:16:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 18:16:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 18:16:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.my_shift_right_seq_tb
# vsim -gui LIB_BENCH.my_shift_right_seq_tb 
# Start time: 18:18:24 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading LIB_BENCH.my_shift_right_seq_tb(tb_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/my_shift_right_seq_tb/DUT/*
run
# ** Note: Testing case 39: a_i=0, shift_i=0
#    Time: 30 ns  Iteration: 0  Instance: /my_shift_right_seq_tb
run
run
run
run
run
run
run
run
run
add wave -position insertpoint sim:/my_shift_right_seq_tb/clk_process/*
# (vish-4014) No objects found matching 'sim:/my_shift_right_seq_tb/clk_process/*'.
add wave -position insertpoint sim:/my_shift_right_seq_tb/test_process/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:30 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:28:31 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:31 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:28:31 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:31 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:28:31 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:31 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:28:31 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:31 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:28:31 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:31 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:28:31 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:31 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:28:31 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:31 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:28:31 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:31 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:28:31 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:31 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:28:31 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:31 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:28:32 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:32 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:28:32 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:32 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:28:32 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:32 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 18:28:32 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:32 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 18:28:32 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:32 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 18:28:32 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:32 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 18:28:32 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:32 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 18:28:32 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:32 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 18:28:32 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:32 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 18:28:32 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 18:28:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 18:28:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 18:28:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 18:28:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 18:28:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 18:28:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 18:28:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.my_shift_right_seq_tb
# End time: 18:29:02 on Jul 06,2025, Elapsed time: 0:10:38
# Errors: 0, Warnings: 5
# vsim -gui LIB_BENCH.my_shift_right_seq_tb 
# Start time: 18:29:02 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading LIB_BENCH.my_shift_right_seq_tb(tb_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/my_shift_right_seq_tb/DUT/*
add wave -position insertpoint sim:/my_shift_right_seq_tb/test_process/*
run
# ** Note: Testing case 39: a_i=0, shift_i=0
#    Time: 30 ns  Iteration: 0  Instance: /my_shift_right_seq_tb
run
run
run
run
run
run
run
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:48 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:32:49 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:49 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:32:49 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:49 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:32:49 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:49 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:32:49 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:49 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:32:49 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:49 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:32:49 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:49 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:32:49 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:49 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:32:49 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:49 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:32:49 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:49 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:32:49 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:49 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:32:50 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:32:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:32:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 18:32:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 18:32:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 18:32:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 18:32:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 18:32:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 18:32:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 18:32:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 18:32:51 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 18:32:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 18:32:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 18:32:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 18:32:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 18:32:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 18:32:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.my_shift_right_seq_tb
# End time: 18:33:05 on Jul 06,2025, Elapsed time: 0:04:03
# Errors: 0, Warnings: 1
# vsim -gui LIB_BENCH.my_shift_right_seq_tb 
# Start time: 18:33:05 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading LIB_BENCH.my_shift_right_seq_tb(tb_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/my_shift_right_seq_tb/DUT/*
add wave -position insertpoint sim:/my_shift_right_seq_tb/test_process/*
run
# ** Note: Testing case 39: a_i=0, shift_i=0
#    Time: 30 ns  Iteration: 0  Instance: /my_shift_right_seq_tb
run
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:36:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:36:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:36:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:36:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:36:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:36:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:36:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:36:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:36:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:36:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:36:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:36:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:36:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 18:36:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 18:36:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 18:36:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 18:36:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 18:36:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 18:36:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 18:36:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 18:36:37 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 18:36:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 18:36:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 18:36:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 18:36:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 18:36:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:36:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 18:36:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.my_shift_right_seq_tb
# End time: 18:36:56 on Jul 06,2025, Elapsed time: 0:03:51
# Errors: 0, Warnings: 1
# vsim -gui LIB_BENCH.my_shift_right_seq_tb 
# Start time: 18:36:56 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading LIB_BENCH.my_shift_right_seq_tb(tb_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/my_shift_right_seq_tb/DUT/*
add wave -position insertpoint sim:/my_shift_right_seq_tb/test_process/*
run
# ** Note: Testing case 39: a_i=0, shift_i=0
#    Time: 30 ns  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 39 PASSED
#    Time: 57500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 38: a_i=0, shift_i=1
#    Time: 67500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 38 PASSED
#    Time: 107500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 37: a_i=0, shift_i=2
#    Time: 117500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 37 PASSED
#    Time: 167500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 36: a_i=0, shift_i=3
#    Time: 177500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
run
# ** Note: Test case 36 PASSED
#    Time: 237500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 35: a_i=0, shift_i=4
#    Time: 247500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 35 PASSED
#    Time: 317500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 34: a_i=1, shift_i=0
#    Time: 327500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 34 PASSED
#    Time: 357500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 33: a_i=1, shift_i=1
#    Time: 367500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
run
# ** Note: Test case 33 PASSED
#    Time: 407500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 32: a_i=1, shift_i=2
#    Time: 417500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 32 PASSED
#    Time: 467500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 31: a_i=1, shift_i=3
#    Time: 477500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 31 PASSED
#    Time: 537500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 30: a_i=1, shift_i=4
#    Time: 547500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
run
# ** Note: Test case 30 PASSED
#    Time: 617500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 29: a_i=2, shift_i=0
#    Time: 627500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 29 PASSED
#    Time: 657500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 28: a_i=2, shift_i=1
#    Time: 667500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 28 PASSED
#    Time: 707500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 27: a_i=2, shift_i=2
#    Time: 717500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 27 PASSED
#    Time: 767500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 26: a_i=2, shift_i=3
#    Time: 777500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
run
# ** Note: Test case 26 PASSED
#    Time: 837500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 25: a_i=2, shift_i=4
#    Time: 847500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 25 PASSED
#    Time: 917500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 24: a_i=3, shift_i=0
#    Time: 927500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 24 PASSED
#    Time: 957500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 23: a_i=3, shift_i=1
#    Time: 967500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
run
# ** Note: Test case 23 PASSED
#    Time: 1007500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 22: a_i=3, shift_i=2
#    Time: 1017500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 22 PASSED
#    Time: 1067500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 21: a_i=3, shift_i=3
#    Time: 1077500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 21 PASSED
#    Time: 1137500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 20: a_i=3, shift_i=4
#    Time: 1147500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
run
# ** Note: Test case 20 PASSED
#    Time: 1217500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 19: a_i=4, shift_i=0
#    Time: 1227500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 19 PASSED
#    Time: 1257500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 18: a_i=4, shift_i=1
#    Time: 1267500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 18 PASSED
#    Time: 1307500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 17: a_i=4, shift_i=2
#    Time: 1317500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 17 PASSED
#    Time: 1367500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 16: a_i=4, shift_i=3
#    Time: 1377500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
run
# ** Note: Test case 16 PASSED
#    Time: 1437500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 15: a_i=4, shift_i=4
#    Time: 1447500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 15 PASSED
#    Time: 1517500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 14: a_i=5, shift_i=0
#    Time: 1527500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 14 PASSED
#    Time: 1557500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 13: a_i=5, shift_i=1
#    Time: 1567500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
run
# ** Note: Test case 13 PASSED
#    Time: 1607500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 12: a_i=5, shift_i=2
#    Time: 1617500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 12 PASSED
#    Time: 1667500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 11: a_i=5, shift_i=3
#    Time: 1677500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 11 PASSED
#    Time: 1737500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 10: a_i=5, shift_i=4
#    Time: 1747500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
run
# ** Note: Test case 10 PASSED
#    Time: 1817500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 9: a_i=6, shift_i=0
#    Time: 1827500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 9 PASSED
#    Time: 1857500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 8: a_i=6, shift_i=1
#    Time: 1867500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 8 PASSED
#    Time: 1907500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 7: a_i=6, shift_i=2
#    Time: 1917500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 7 PASSED
#    Time: 1967500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 6: a_i=6, shift_i=3
#    Time: 1977500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
run
# ** Note: Test case 6 PASSED
#    Time: 2037500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 5: a_i=6, shift_i=4
#    Time: 2047500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 5 PASSED
#    Time: 2117500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 4: a_i=7, shift_i=0
#    Time: 2127500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 4 PASSED
#    Time: 2157500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 3: a_i=7, shift_i=1
#    Time: 2167500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
run
# ** Note: Test case 3 PASSED
#    Time: 2207500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 2: a_i=7, shift_i=2
#    Time: 2217500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 2 PASSED
#    Time: 2267500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 1: a_i=7, shift_i=3
#    Time: 2277500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Test case 1 PASSED
#    Time: 2337500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing case 0: a_i=7, shift_i=4
#    Time: 2347500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
run
# ** Note: Test case 0 PASSED
#    Time: 2417500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: Testing reset during operation...
#    Time: 2427500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
# ** Note: All tests completed
#    Time: 2477500 ps  Iteration: 0  Instance: /my_shift_right_seq_tb
run
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:44:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:44:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:44:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:44:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:44:10 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:44:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:44:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:44:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:44:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:44:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:44:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:44:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:44:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 18:44:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 18:44:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 18:44:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 18:44:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 18:44:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 18:44:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 18:44:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 18:44:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 18:44:12 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 18:44:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 18:44:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 18:44:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 18:44:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 18:44:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:28 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:44:28 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:28 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:44:28 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:28 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:44:28 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:28 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:44:28 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:28 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:44:28 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:28 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:44:28 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:28 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:44:28 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:29 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:44:29 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:29 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:44:29 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:29 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:44:29 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:29 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:44:29 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:29 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:44:29 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:29 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:44:29 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:29 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 18:44:29 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:29 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 18:44:29 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:29 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 18:44:30 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:30 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 18:44:30 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:30 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 18:44:30 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:30 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 18:44:30 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:30 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 18:44:30 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:30 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 18:44:30 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:30 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 18:44:30 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:30 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 18:44:30 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:30 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 18:44:31 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:31 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 18:44:31 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:31 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 18:44:31 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:31 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# ** Error: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(232): (vcom-1136) Unknown identifier "to_string".
# ** Error: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(232): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(232): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(232): (vcom-1136) Unknown identifier "to_string".
# ** Error: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(232): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(179): Nonresolved signal 'test_done' has multiple sources.
#   Drivers:
#     ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(258):Process timeout_process
#        Driven at:
#           ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(263)
#     ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(199):Process test_process
#        Driven at:
#           ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(253)
# ** Note: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(282): VHDL Compiler exiting
# End time: 18:44:31 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:46:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:46:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:46:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:46:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:46:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:46:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:46:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:46:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:46:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:46:10 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:46:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:46:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:46:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 18:46:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 18:46:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 18:46:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 18:46:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 18:46:11 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 18:46:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 18:46:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 18:46:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 18:46:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 18:46:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 18:46:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 18:46:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 18:46:12 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# ** Error: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(233): (vcom-1136) Unknown identifier "to_string".
# ** Error: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(233): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(233): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(233): (vcom-1136) Unknown identifier "to_string".
# ** Error: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(233): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(179): Nonresolved signal 'test_done' has multiple sources.
#   Drivers:
#     ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(259):Process timeout_process
#        Driven at:
#           ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(264)
#     ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(200):Process test_process
#        Driven at:
#           ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(254)
# ** Note: ./SRC/BENCH/arithmetic_unit_seq_tb.vhd(283): VHDL Compiler exiting
# End time: 18:46:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:32 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:47:33 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:47:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:47:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:47:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:47:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:47:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:47:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:47:33 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:33 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:47:34 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:47:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:47:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:47:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:47:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 18:47:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 18:47:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:34 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 18:47:34 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 18:47:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 18:47:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 18:47:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 18:47:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 18:47:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 18:47:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 18:47:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 18:47:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 18:47:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 18:47:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_seq
# End time: 18:47:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 18:47:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.arithmetic_unit_seq_tb
# End time: 18:48:14 on Jul 06,2025, Elapsed time: 0:11:18
# Errors: 0, Warnings: 1
# vsim -gui LIB_BENCH.arithmetic_unit_seq_tb 
# Start time: 18:48:14 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading LIB_BENCH.arithmetic_unit_seq_tb(tb_arch)
# Loading ieee.numeric_std(body)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_seq_tb/DUT/*
add wave -position insertpoint sim:/arithmetic_unit_seq_tb/test_process/*
# (vish-4014) No objects found matching 'sim:/arithmetic_unit_seq_tb/test_process/*'.
add wave -position insertpoint sim:/arithmetic_unit_seq_tb/timeout_process/*
# (vish-4014) No objects found matching 'sim:/arithmetic_unit_seq_tb/timeout_process/*'.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Error: Test 7 FAILED
#    Time: 6227500 ps  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: OUTPUT P WRONG for test 7
#    Time: 6227500 ps  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: Test 6 FAILED
#    Time: 6307500 ps  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: OUTPUT P WRONG for test 6
#    Time: 6307500 ps  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
run
# ** Note: All tests completed
#    Time: 6745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
run
run
run
run
run
run
run
run
run
run
run
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:52:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:52:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:52:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:52:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:52:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:52:02 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:52:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:52:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:52:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:52:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:52:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:52:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:52:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 18:52:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 18:52:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 18:52:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 18:52:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 18:52:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 18:52:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 18:52:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 18:52:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 18:52:04 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:04 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 18:52:04 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:04 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 18:52:04 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:04 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 18:52:04 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:04 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 18:52:04 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:04 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_seq
# End time: 18:52:04 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:04 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 18:52:04 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.arithmetic_unit_seq_tb
# End time: 18:52:12 on Jul 06,2025, Elapsed time: 0:03:58
# Errors: 4, Warnings: 1
# vsim -gui LIB_BENCH.arithmetic_unit_seq_tb 
# Start time: 18:52:12 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading LIB_BENCH.arithmetic_unit_seq_tb(tb_arch)
# Loading ieee.numeric_std(body)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_seq_tb/DUT/*
run
# ** Note: Starting test 95
#    Time: 30 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 PASSED
#    Time: 75 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 94
#    Time: 95 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 PASSED
#    Time: 145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 93
#    Time: 165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 93 PASSED
#    Time: 225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 92
#    Time: 245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 PASSED
#    Time: 305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 91
#    Time: 325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 PASSED
#    Time: 395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 90
#    Time: 415 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 PASSED
#    Time: 485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 89
#    Time: 505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 PASSED
#    Time: 555 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 88
#    Time: 575 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 88 PASSED
#    Time: 625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 87
#    Time: 645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 PASSED
#    Time: 705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 86
#    Time: 725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 PASSED
#    Time: 785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 85
#    Time: 805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 PASSED
#    Time: 875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 84
#    Time: 895 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 PASSED
#    Time: 965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 83
#    Time: 985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 83 PASSED
#    Time: 1035 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 82
#    Time: 1055 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 PASSED
#    Time: 1105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 81
#    Time: 1125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 PASSED
#    Time: 1185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 80
#    Time: 1205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 PASSED
#    Time: 1265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 79
#    Time: 1285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 PASSED
#    Time: 1355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 78
#    Time: 1375 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 78 PASSED
#    Time: 1445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 77
#    Time: 1465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 PASSED
#    Time: 1515 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 76
#    Time: 1535 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 PASSED
#    Time: 1585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 75
#    Time: 1605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 PASSED
#    Time: 1665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 74
#    Time: 1685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 PASSED
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 73
#    Time: 1765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 73 PASSED
#    Time: 1835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 72
#    Time: 1855 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 PASSED
#    Time: 1925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 71
#    Time: 1945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 PASSED
#    Time: 1995 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 70
#    Time: 2015 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 PASSED
#    Time: 2065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 69
#    Time: 2085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 PASSED
#    Time: 2145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 68
#    Time: 2165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 68 PASSED
#    Time: 2225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 67
#    Time: 2245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 PASSED
#    Time: 2315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 66
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 66 PASSED
#    Time: 2405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 65
#    Time: 2425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 PASSED
#    Time: 2475 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 64
#    Time: 2495 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 PASSED
#    Time: 2545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 63
#    Time: 2565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 63 PASSED
#    Time: 2625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 62
#    Time: 2645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 PASSED
#    Time: 2705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 61
#    Time: 2725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 PASSED
#    Time: 2795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 60
#    Time: 2815 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 PASSED
#    Time: 2885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 59
#    Time: 2905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 PASSED
#    Time: 2955 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 58
#    Time: 2975 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 58 PASSED
#    Time: 3025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 57
#    Time: 3045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 PASSED
#    Time: 3105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 56
#    Time: 3125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 PASSED
#    Time: 3185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 55
#    Time: 3205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 PASSED
#    Time: 3275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 54
#    Time: 3295 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 PASSED
#    Time: 3365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 53
#    Time: 3385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 53 PASSED
#    Time: 3435 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 52
#    Time: 3455 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 PASSED
#    Time: 3505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 51
#    Time: 3525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 PASSED
#    Time: 3585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 50
#    Time: 3605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 PASSED
#    Time: 3665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 49
#    Time: 3685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 PASSED
#    Time: 3755 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 48
#    Time: 3775 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 48 PASSED
#    Time: 3845 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 47
#    Time: 3865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 PASSED
#    Time: 3915 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 46
#    Time: 3935 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 PASSED
#    Time: 3985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 45
#    Time: 4005 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 PASSED
#    Time: 4065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 44
#    Time: 4085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 PASSED
#    Time: 4145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 43
#    Time: 4165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 43 PASSED
#    Time: 4235 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 42
#    Time: 4255 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 PASSED
#    Time: 4325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 41
#    Time: 4345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 PASSED
#    Time: 4395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 40
#    Time: 4415 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 PASSED
#    Time: 4465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 39
#    Time: 4485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 PASSED
#    Time: 4545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 38
#    Time: 4565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 38 PASSED
#    Time: 4625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 37
#    Time: 4645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 PASSED
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 36
#    Time: 4735 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 36 PASSED
#    Time: 4805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 35
#    Time: 4825 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 PASSED
#    Time: 4875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 34
#    Time: 4895 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 PASSED
#    Time: 4945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 33
#    Time: 4965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 33 PASSED
#    Time: 5025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 32
#    Time: 5045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 PASSED
#    Time: 5105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 31
#    Time: 5125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 PASSED
#    Time: 5195 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 30
#    Time: 5215 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 PASSED
#    Time: 5285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 29
#    Time: 5305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 PASSED
#    Time: 5355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 28
#    Time: 5375 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 28 PASSED
#    Time: 5425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 27
#    Time: 5445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 PASSED
#    Time: 5505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 26
#    Time: 5525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 PASSED
#    Time: 5585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 25
#    Time: 5605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 PASSED
#    Time: 5675 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 24
#    Time: 5695 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 PASSED
#    Time: 5765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 23
#    Time: 5785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 23 PASSED
#    Time: 5835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 22
#    Time: 5855 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 PASSED
#    Time: 5905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 21
#    Time: 5925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 PASSED
#    Time: 5985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 20
#    Time: 6005 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 PASSED
#    Time: 6065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 19
#    Time: 6085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 PASSED
#    Time: 6155 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 18
#    Time: 6175 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 18 PASSED
#    Time: 6245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 17
#    Time: 6265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 PASSED
#    Time: 6315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 16
#    Time: 6335 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 PASSED
#    Time: 6385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 15
#    Time: 6405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 PASSED
#    Time: 6465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 14
#    Time: 6485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 PASSED
#    Time: 6545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 13
#    Time: 6565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 13 PASSED
#    Time: 6635 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 12
#    Time: 6655 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 PASSED
#    Time: 6725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 11
#    Time: 6745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 PASSED
#    Time: 6795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 10
#    Time: 6815 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 PASSED
#    Time: 6865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 9
#    Time: 6885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 PASSED
#    Time: 6945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 8
#    Time: 6965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 8 PASSED
#    Time: 7025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 7
#    Time: 7045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: Test 7 FAILED
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: OUTPUT P WRONG for test 7
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 6
#    Time: 7135 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Error: Test 6 FAILED
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: OUTPUT P WRONG for test 6
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 5
#    Time: 7225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 PASSED
#    Time: 7275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 4
#    Time: 7295 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 PASSED
#    Time: 7345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 3
#    Time: 7365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Test 3 PASSED
#    Time: 7425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 2
#    Time: 7445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 PASSED
#    Time: 7505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Starting test 1
#    Time: 7525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 PASSED
#    Time: 7595 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
# ** Note: Starting test 0
#    Time: 7615 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 PASSED
#    Time: 7685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: All tests completed
#    Time: 7705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:54:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:54:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:54:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:54:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:54:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:54:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:54:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:54:41 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:41 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:54:42 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:54:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:54:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:54:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:54:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 18:54:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 18:54:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 18:54:42 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:42 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 18:54:43 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:43 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 18:54:43 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:43 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 18:54:43 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:43 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 18:54:43 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:43 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 18:54:43 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:43 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 18:54:43 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:43 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 18:54:43 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:43 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 18:54:43 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:43 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 18:54:43 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:43 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 18:54:44 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:44 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 18:54:44 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:54:44 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 18:54:44 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.arithmetic_unit_seq_tb
# End time: 18:54:51 on Jul 06,2025, Elapsed time: 0:02:39
# Errors: 4, Warnings: 1
# vsim -gui LIB_BENCH.arithmetic_unit_seq_tb 
# Start time: 18:54:51 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading LIB_BENCH.arithmetic_unit_seq_tb(tb_arch)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_seq_tb/DUT/*
run -all
# ** Note: Test 95 starting
#    Time: 30 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 - Expected: 0, Got: 0
#    Time: 75 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 PASSED
#    Time: 75 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 starting
#    Time: 95 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 - Expected: 1, Got: 1
#    Time: 145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 PASSED
#    Time: 145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 starting
#    Time: 165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 - Expected: 0, Got: 0
#    Time: 225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 PASSED
#    Time: 225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 starting
#    Time: 245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 - Expected: 1, Got: 1
#    Time: 305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 PASSED
#    Time: 305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 starting
#    Time: 325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 - Expected: 0, Got: 0
#    Time: 395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 PASSED
#    Time: 395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 starting
#    Time: 415 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 - Expected: 1, Got: 1
#    Time: 485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 PASSED
#    Time: 485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 starting
#    Time: 505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 - Expected: 0, Got: 0
#    Time: 555 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 PASSED
#    Time: 555 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 starting
#    Time: 575 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 - Expected: 1, Got: 1
#    Time: 625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 PASSED
#    Time: 625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 starting
#    Time: 645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 - Expected: 0, Got: 0
#    Time: 705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 PASSED
#    Time: 705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 starting
#    Time: 725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 - Expected: 1, Got: 1
#    Time: 785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 PASSED
#    Time: 785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 starting
#    Time: 805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 - Expected: 0, Got: 0
#    Time: 875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 PASSED
#    Time: 875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 starting
#    Time: 895 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 - Expected: 1, Got: 1
#    Time: 965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 PASSED
#    Time: 965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 starting
#    Time: 985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 - Expected: 0, Got: 0
#    Time: 1035 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 PASSED
#    Time: 1035 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 starting
#    Time: 1055 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 - Expected: 1, Got: 1
#    Time: 1105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 PASSED
#    Time: 1105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 starting
#    Time: 1125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 - Expected: 0, Got: 0
#    Time: 1185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 PASSED
#    Time: 1185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 starting
#    Time: 1205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 - Expected: 1, Got: 1
#    Time: 1265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 PASSED
#    Time: 1265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 starting
#    Time: 1285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 - Expected: 0, Got: 0
#    Time: 1355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 PASSED
#    Time: 1355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 starting
#    Time: 1375 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 - Expected: 1, Got: 1
#    Time: 1445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 PASSED
#    Time: 1445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 starting
#    Time: 1465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 - Expected: 0, Got: 0
#    Time: 1515 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 PASSED
#    Time: 1515 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 starting
#    Time: 1535 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 - Expected: 1, Got: 1
#    Time: 1585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 PASSED
#    Time: 1585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 starting
#    Time: 1605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 - Expected: 0, Got: 0
#    Time: 1665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 PASSED
#    Time: 1665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 starting
#    Time: 1685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 - Expected: 1, Got: 1
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 PASSED
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 starting
#    Time: 1765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 - Expected: 0, Got: 0
#    Time: 1835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 PASSED
#    Time: 1835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 starting
#    Time: 1855 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 - Expected: 1, Got: 1
#    Time: 1925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 PASSED
#    Time: 1925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 starting
#    Time: 1945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 - Expected: 0, Got: 0
#    Time: 1995 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 PASSED
#    Time: 1995 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 starting
#    Time: 2015 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 - Expected: 1, Got: 1
#    Time: 2065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 PASSED
#    Time: 2065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 starting
#    Time: 2085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 - Expected: 0, Got: 0
#    Time: 2145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 PASSED
#    Time: 2145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 starting
#    Time: 2165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 - Expected: 1, Got: 1
#    Time: 2225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 PASSED
#    Time: 2225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 starting
#    Time: 2245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 - Expected: 0, Got: 0
#    Time: 2315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 PASSED
#    Time: 2315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 starting
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 - Expected: 1, Got: 1
#    Time: 2405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 PASSED
#    Time: 2405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 starting
#    Time: 2425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 - Expected: 1, Got: 1
#    Time: 2475 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 PASSED
#    Time: 2475 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 starting
#    Time: 2495 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 - Expected: 2, Got: 2
#    Time: 2545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 PASSED
#    Time: 2545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 starting
#    Time: 2565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 - Expected: 0, Got: 0
#    Time: 2625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 PASSED
#    Time: 2625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 starting
#    Time: 2645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 - Expected: 1, Got: 1
#    Time: 2705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 PASSED
#    Time: 2705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 starting
#    Time: 2725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 - Expected: 0, Got: 0
#    Time: 2795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 PASSED
#    Time: 2795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 starting
#    Time: 2815 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 - Expected: 1, Got: 1
#    Time: 2885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 PASSED
#    Time: 2885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 starting
#    Time: 2905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 - Expected: 30, Got: 30
#    Time: 2955 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 PASSED
#    Time: 2955 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 starting
#    Time: 2975 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 - Expected: 31, Got: 31
#    Time: 3025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 PASSED
#    Time: 3025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 starting
#    Time: 3045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 - Expected: 31, Got: 31
#    Time: 3105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 PASSED
#    Time: 3105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 starting
#    Time: 3125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 - Expected: 0, Got: 0
#    Time: 3185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 PASSED
#    Time: 3185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 starting
#    Time: 3205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 - Expected: 31, Got: 31
#    Time: 3275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 PASSED
#    Time: 3275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 starting
#    Time: 3295 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 - Expected: 0, Got: 0
#    Time: 3365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 PASSED
#    Time: 3365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 starting
#    Time: 3385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 - Expected: 31, Got: 31
#    Time: 3435 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 PASSED
#    Time: 3435 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 starting
#    Time: 3455 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 - Expected: 0, Got: 0
#    Time: 3505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 PASSED
#    Time: 3505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 starting
#    Time: 3525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 - Expected: 31, Got: 31
#    Time: 3585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 PASSED
#    Time: 3585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 starting
#    Time: 3605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 - Expected: 0, Got: 0
#    Time: 3665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 PASSED
#    Time: 3665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 starting
#    Time: 3685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 - Expected: 31, Got: 31
#    Time: 3755 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 PASSED
#    Time: 3755 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 starting
#    Time: 3775 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 - Expected: 0, Got: 0
#    Time: 3845 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 PASSED
#    Time: 3845 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 starting
#    Time: 3865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 - Expected: 0, Got: 0
#    Time: 3915 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 PASSED
#    Time: 3915 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 starting
#    Time: 3935 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 - Expected: 1, Got: 1
#    Time: 3985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 PASSED
#    Time: 3985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 starting
#    Time: 4005 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 - Expected: 0, Got: 0
#    Time: 4065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 PASSED
#    Time: 4065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 starting
#    Time: 4085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 - Expected: 1, Got: 1
#    Time: 4145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 PASSED
#    Time: 4145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 starting
#    Time: 4165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 - Expected: 0, Got: 0
#    Time: 4235 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 PASSED
#    Time: 4235 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 starting
#    Time: 4255 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 - Expected: 1, Got: 1
#    Time: 4325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 PASSED
#    Time: 4325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 starting
#    Time: 4345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 - Expected: 30, Got: 30
#    Time: 4395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 PASSED
#    Time: 4395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 starting
#    Time: 4415 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 - Expected: 31, Got: 31
#    Time: 4465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 PASSED
#    Time: 4465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 starting
#    Time: 4485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 - Expected: 31, Got: 31
#    Time: 4545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 PASSED
#    Time: 4545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 starting
#    Time: 4565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 - Expected: 0, Got: 0
#    Time: 4625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 PASSED
#    Time: 4625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 starting
#    Time: 4645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 - Expected: 31, Got: 31
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 PASSED
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 starting
#    Time: 4735 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 - Expected: 0, Got: 0
#    Time: 4805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 PASSED
#    Time: 4805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 starting
#    Time: 4825 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 - Expected: 4, Got: 4
#    Time: 4875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 PASSED
#    Time: 4875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 starting
#    Time: 4895 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 - Expected: 5, Got: 5
#    Time: 4945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 PASSED
#    Time: 4945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 starting
#    Time: 4965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 - Expected: 2, Got: 2
#    Time: 5025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 PASSED
#    Time: 5025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 starting
#    Time: 5045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 - Expected: 3, Got: 3
#    Time: 5105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 PASSED
#    Time: 5105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 starting
#    Time: 5125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 - Expected: 1, Got: 1
#    Time: 5195 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 PASSED
#    Time: 5195 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 starting
#    Time: 5215 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 - Expected: 2, Got: 2
#    Time: 5285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 PASSED
#    Time: 5285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 starting
#    Time: 5305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 - Expected: 2, Got: 2
#    Time: 5355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 PASSED
#    Time: 5355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 starting
#    Time: 5375 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 - Expected: 3, Got: 3
#    Time: 5425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 PASSED
#    Time: 5425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 starting
#    Time: 5445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 - Expected: 1, Got: 1
#    Time: 5505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 PASSED
#    Time: 5505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 starting
#    Time: 5525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 - Expected: 2, Got: 2
#    Time: 5585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 PASSED
#    Time: 5585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 starting
#    Time: 5605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 - Expected: 0, Got: 0
#    Time: 5675 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 PASSED
#    Time: 5675 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 starting
#    Time: 5695 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 - Expected: 1, Got: 1
#    Time: 5765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 PASSED
#    Time: 5765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 starting
#    Time: 5785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 - Expected: 0, Got: 0
#    Time: 5835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 PASSED
#    Time: 5835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 starting
#    Time: 5855 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 - Expected: 1, Got: 1
#    Time: 5905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 PASSED
#    Time: 5905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 starting
#    Time: 5925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 - Expected: 0, Got: 0
#    Time: 5985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 PASSED
#    Time: 5985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 starting
#    Time: 6005 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 - Expected: 1, Got: 1
#    Time: 6065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 PASSED
#    Time: 6065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 starting
#    Time: 6085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 - Expected: 0, Got: 0
#    Time: 6155 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 PASSED
#    Time: 6155 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 starting
#    Time: 6175 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 - Expected: 1, Got: 1
#    Time: 6245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 PASSED
#    Time: 6245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 starting
#    Time: 6265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 - Expected: 31, Got: 31
#    Time: 6315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 PASSED
#    Time: 6315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 starting
#    Time: 6335 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 - Expected: 0, Got: 0
#    Time: 6385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 PASSED
#    Time: 6385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 starting
#    Time: 6405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 - Expected: 31, Got: 31
#    Time: 6465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 PASSED
#    Time: 6465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 starting
#    Time: 6485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 - Expected: 0, Got: 0
#    Time: 6545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 PASSED
#    Time: 6545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 starting
#    Time: 6565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 - Expected: 31, Got: 31
#    Time: 6635 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 PASSED
#    Time: 6635 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 starting
#    Time: 6655 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 - Expected: 0, Got: 0
#    Time: 6725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 PASSED
#    Time: 6725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 starting
#    Time: 6745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 - Expected: 2, Got: 2
#    Time: 6795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 PASSED
#    Time: 6795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 starting
#    Time: 6815 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 - Expected: 3, Got: 3
#    Time: 6865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 PASSED
#    Time: 6865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 starting
#    Time: 6885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 - Expected: 1, Got: 1
#    Time: 6945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 PASSED
#    Time: 6945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 starting
#    Time: 6965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 - Expected: 2, Got: 2
#    Time: 7025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 PASSED
#    Time: 7025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 7 starting
#    Time: 7045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 7 - Expected: 31, Got: 0
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: Test 7 FAILED
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: OUTPUT P WRONG for test 7
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 6 starting
#    Time: 7135 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 6 - Expected: 0, Got: 1
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: Test 6 FAILED
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: OUTPUT P WRONG for test 6
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 starting
#    Time: 7225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 - Expected: 1, Got: 1
#    Time: 7275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 PASSED
#    Time: 7275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 starting
#    Time: 7295 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 - Expected: 2, Got: 2
#    Time: 7345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 PASSED
#    Time: 7345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 starting
#    Time: 7365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 - Expected: 0, Got: 0
#    Time: 7425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 PASSED
#    Time: 7425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 starting
#    Time: 7445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 - Expected: 1, Got: 1
#    Time: 7505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 PASSED
#    Time: 7505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 starting
#    Time: 7525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 - Expected: 0, Got: 0
#    Time: 7595 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 PASSED
#    Time: 7595 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 starting
#    Time: 7615 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 - Expected: 1, Got: 1
#    Time: 7685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 PASSED
#    Time: 7685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: All tests completed
#    Time: 7705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Failure: TIMEOUT: Test taking too long
#    Time: 100 us  Iteration: 0  Instance: /arithmetic_unit_seq_tb
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 18:56:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 18:56:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:56:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 18:56:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:56:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 18:56:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 18:56:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 18:56:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 18:56:51 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 18:56:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 18:56:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 18:56:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 18:56:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 18:56:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 18:56:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 18:56:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 18:56:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 18:56:52 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 18:56:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 18:56:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 18:56:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 18:56:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 18:56:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 18:56:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 18:56:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 18:56:53 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 18:56:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 18:56:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.arithmetic_unit_seq_tb
# End time: 18:57:00 on Jul 06,2025, Elapsed time: 0:02:09
# Errors: 5, Warnings: 1
# vsim -gui LIB_BENCH.arithmetic_unit_seq_tb 
# Start time: 18:57:00 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading LIB_BENCH.arithmetic_unit_seq_tb(tb_arch)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_seq_tb/DUT/*
run -all
# ** Note: Test 95 starting
#    Time: 30 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 - A=0, B=0, C=0, D=0
#    Time: 75 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 - Expected P=0, Got P=0
#    Time: 75 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 PASSED
#    Time: 75 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 starting
#    Time: 95 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 - A=0, B=0, C=0, D=1
#    Time: 145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 - Expected P=1, Got P=1
#    Time: 145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 PASSED
#    Time: 145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 starting
#    Time: 165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 - A=0, B=0, C=1, D=0
#    Time: 225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 - Expected P=0, Got P=0
#    Time: 225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 PASSED
#    Time: 225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 starting
#    Time: 245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 - A=0, B=0, C=1, D=1
#    Time: 305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 - Expected P=1, Got P=1
#    Time: 305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 PASSED
#    Time: 305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 starting
#    Time: 325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 - A=0, B=0, C=2, D=0
#    Time: 395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 - Expected P=0, Got P=0
#    Time: 395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 PASSED
#    Time: 395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 starting
#    Time: 415 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 - A=0, B=0, C=2, D=1
#    Time: 485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 - Expected P=1, Got P=1
#    Time: 485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 PASSED
#    Time: 485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 starting
#    Time: 505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 - A=0, B=1, C=0, D=0
#    Time: 555 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 - Expected P=0, Got P=0
#    Time: 555 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 PASSED
#    Time: 555 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 starting
#    Time: 575 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 - A=0, B=1, C=0, D=1
#    Time: 625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 - Expected P=1, Got P=1
#    Time: 625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 PASSED
#    Time: 625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 starting
#    Time: 645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 - A=0, B=1, C=1, D=0
#    Time: 705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 - Expected P=0, Got P=0
#    Time: 705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 PASSED
#    Time: 705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 starting
#    Time: 725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 - A=0, B=1, C=1, D=1
#    Time: 785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 - Expected P=1, Got P=1
#    Time: 785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 PASSED
#    Time: 785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 starting
#    Time: 805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 - A=0, B=1, C=2, D=0
#    Time: 875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 - Expected P=0, Got P=0
#    Time: 875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 PASSED
#    Time: 875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 starting
#    Time: 895 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 - A=0, B=1, C=2, D=1
#    Time: 965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 - Expected P=1, Got P=1
#    Time: 965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 PASSED
#    Time: 965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 starting
#    Time: 985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 - A=0, B=2, C=0, D=0
#    Time: 1035 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 - Expected P=0, Got P=0
#    Time: 1035 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 PASSED
#    Time: 1035 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 starting
#    Time: 1055 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 - A=0, B=2, C=0, D=1
#    Time: 1105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 - Expected P=1, Got P=1
#    Time: 1105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 PASSED
#    Time: 1105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 starting
#    Time: 1125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 - A=0, B=2, C=1, D=0
#    Time: 1185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 - Expected P=0, Got P=0
#    Time: 1185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 PASSED
#    Time: 1185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 starting
#    Time: 1205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 - A=0, B=2, C=1, D=1
#    Time: 1265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 - Expected P=1, Got P=1
#    Time: 1265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 PASSED
#    Time: 1265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 starting
#    Time: 1285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 - A=0, B=2, C=2, D=0
#    Time: 1355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 - Expected P=0, Got P=0
#    Time: 1355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 PASSED
#    Time: 1355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 starting
#    Time: 1375 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 - A=0, B=2, C=2, D=1
#    Time: 1445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 - Expected P=1, Got P=1
#    Time: 1445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 PASSED
#    Time: 1445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 starting
#    Time: 1465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 - A=0, B=3, C=0, D=0
#    Time: 1515 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 - Expected P=0, Got P=0
#    Time: 1515 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 PASSED
#    Time: 1515 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 starting
#    Time: 1535 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 - A=0, B=3, C=0, D=1
#    Time: 1585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 - Expected P=1, Got P=1
#    Time: 1585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 PASSED
#    Time: 1585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 starting
#    Time: 1605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 - A=0, B=3, C=1, D=0
#    Time: 1665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 - Expected P=0, Got P=0
#    Time: 1665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 PASSED
#    Time: 1665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 starting
#    Time: 1685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 - A=0, B=3, C=1, D=1
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 - Expected P=1, Got P=1
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 PASSED
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 starting
#    Time: 1765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 - A=0, B=3, C=2, D=0
#    Time: 1835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 - Expected P=0, Got P=0
#    Time: 1835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 PASSED
#    Time: 1835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 starting
#    Time: 1855 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 - A=0, B=3, C=2, D=1
#    Time: 1925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 - Expected P=1, Got P=1
#    Time: 1925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 PASSED
#    Time: 1925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 starting
#    Time: 1945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 - A=1, B=0, C=0, D=0
#    Time: 1995 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 - Expected P=0, Got P=0
#    Time: 1995 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 PASSED
#    Time: 1995 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 starting
#    Time: 2015 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 - A=1, B=0, C=0, D=1
#    Time: 2065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 - Expected P=1, Got P=1
#    Time: 2065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 PASSED
#    Time: 2065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 starting
#    Time: 2085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 - A=1, B=0, C=1, D=0
#    Time: 2145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 - Expected P=0, Got P=0
#    Time: 2145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 PASSED
#    Time: 2145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 starting
#    Time: 2165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 - A=1, B=0, C=1, D=1
#    Time: 2225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 - Expected P=1, Got P=1
#    Time: 2225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 PASSED
#    Time: 2225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 starting
#    Time: 2245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 - A=1, B=0, C=2, D=0
#    Time: 2315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 - Expected P=0, Got P=0
#    Time: 2315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 PASSED
#    Time: 2315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 starting
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 - A=1, B=0, C=2, D=1
#    Time: 2405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 - Expected P=1, Got P=1
#    Time: 2405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 PASSED
#    Time: 2405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 starting
#    Time: 2425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 - A=1, B=1, C=0, D=0
#    Time: 2475 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 - Expected P=1, Got P=1
#    Time: 2475 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 PASSED
#    Time: 2475 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 starting
#    Time: 2495 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 - A=1, B=1, C=0, D=1
#    Time: 2545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 - Expected P=2, Got P=2
#    Time: 2545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 PASSED
#    Time: 2545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 starting
#    Time: 2565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 - A=1, B=1, C=1, D=0
#    Time: 2625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 - Expected P=0, Got P=0
#    Time: 2625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 PASSED
#    Time: 2625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 starting
#    Time: 2645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 - A=1, B=1, C=1, D=1
#    Time: 2705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 - Expected P=1, Got P=1
#    Time: 2705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 PASSED
#    Time: 2705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 starting
#    Time: 2725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 - A=1, B=1, C=2, D=0
#    Time: 2795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 - Expected P=0, Got P=0
#    Time: 2795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 PASSED
#    Time: 2795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 starting
#    Time: 2815 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 - A=1, B=1, C=2, D=1
#    Time: 2885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 - Expected P=1, Got P=1
#    Time: 2885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 PASSED
#    Time: 2885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 starting
#    Time: 2905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 - A=1, B=2, C=0, D=0
#    Time: 2955 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 - Expected P=30, Got P=30
#    Time: 2955 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 PASSED
#    Time: 2955 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 starting
#    Time: 2975 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 - A=1, B=2, C=0, D=1
#    Time: 3025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 - Expected P=31, Got P=31
#    Time: 3025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 PASSED
#    Time: 3025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 starting
#    Time: 3045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 - A=1, B=2, C=1, D=0
#    Time: 3105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 - Expected P=31, Got P=31
#    Time: 3105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 PASSED
#    Time: 3105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 starting
#    Time: 3125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 - A=1, B=2, C=1, D=1
#    Time: 3185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 - Expected P=0, Got P=0
#    Time: 3185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 PASSED
#    Time: 3185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 starting
#    Time: 3205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 - A=1, B=2, C=2, D=0
#    Time: 3275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 - Expected P=31, Got P=31
#    Time: 3275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 PASSED
#    Time: 3275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 starting
#    Time: 3295 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 - A=1, B=2, C=2, D=1
#    Time: 3365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 - Expected P=0, Got P=0
#    Time: 3365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 PASSED
#    Time: 3365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 starting
#    Time: 3385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 - A=1, B=3, C=0, D=0
#    Time: 3435 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 - Expected P=31, Got P=31
#    Time: 3435 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 PASSED
#    Time: 3435 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 starting
#    Time: 3455 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 - A=1, B=3, C=0, D=1
#    Time: 3505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 - Expected P=0, Got P=0
#    Time: 3505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 PASSED
#    Time: 3505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 starting
#    Time: 3525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 - A=1, B=3, C=1, D=0
#    Time: 3585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 - Expected P=31, Got P=31
#    Time: 3585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 PASSED
#    Time: 3585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 starting
#    Time: 3605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 - A=1, B=3, C=1, D=1
#    Time: 3665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 - Expected P=0, Got P=0
#    Time: 3665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 PASSED
#    Time: 3665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 starting
#    Time: 3685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 - A=1, B=3, C=2, D=0
#    Time: 3755 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 - Expected P=31, Got P=31
#    Time: 3755 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 PASSED
#    Time: 3755 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 starting
#    Time: 3775 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 - A=1, B=3, C=2, D=1
#    Time: 3845 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 - Expected P=0, Got P=0
#    Time: 3845 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 PASSED
#    Time: 3845 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 starting
#    Time: 3865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 - A=2, B=0, C=0, D=0
#    Time: 3915 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 - Expected P=0, Got P=0
#    Time: 3915 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 PASSED
#    Time: 3915 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 starting
#    Time: 3935 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 - A=2, B=0, C=0, D=1
#    Time: 3985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 - Expected P=1, Got P=1
#    Time: 3985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 PASSED
#    Time: 3985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 starting
#    Time: 4005 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 - A=2, B=0, C=1, D=0
#    Time: 4065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 - Expected P=0, Got P=0
#    Time: 4065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 PASSED
#    Time: 4065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 starting
#    Time: 4085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 - A=2, B=0, C=1, D=1
#    Time: 4145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 - Expected P=1, Got P=1
#    Time: 4145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 PASSED
#    Time: 4145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 starting
#    Time: 4165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 - A=2, B=0, C=2, D=0
#    Time: 4235 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 - Expected P=0, Got P=0
#    Time: 4235 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 PASSED
#    Time: 4235 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 starting
#    Time: 4255 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 - A=2, B=0, C=2, D=1
#    Time: 4325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 - Expected P=1, Got P=1
#    Time: 4325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 PASSED
#    Time: 4325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 starting
#    Time: 4345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 - A=2, B=1, C=0, D=0
#    Time: 4395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 - Expected P=30, Got P=30
#    Time: 4395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 PASSED
#    Time: 4395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 starting
#    Time: 4415 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 - A=2, B=1, C=0, D=1
#    Time: 4465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 - Expected P=31, Got P=31
#    Time: 4465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 PASSED
#    Time: 4465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 starting
#    Time: 4485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 - A=2, B=1, C=1, D=0
#    Time: 4545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 - Expected P=31, Got P=31
#    Time: 4545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 PASSED
#    Time: 4545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 starting
#    Time: 4565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 - A=2, B=1, C=1, D=1
#    Time: 4625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 - Expected P=0, Got P=0
#    Time: 4625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 PASSED
#    Time: 4625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 starting
#    Time: 4645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 - A=2, B=1, C=2, D=0
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 - Expected P=31, Got P=31
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 PASSED
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 starting
#    Time: 4735 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 - A=2, B=1, C=2, D=1
#    Time: 4805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 - Expected P=0, Got P=0
#    Time: 4805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 PASSED
#    Time: 4805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 starting
#    Time: 4825 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 - A=2, B=2, C=0, D=0
#    Time: 4875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 - Expected P=4, Got P=4
#    Time: 4875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 PASSED
#    Time: 4875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 starting
#    Time: 4895 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 - A=2, B=2, C=0, D=1
#    Time: 4945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 - Expected P=5, Got P=5
#    Time: 4945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 PASSED
#    Time: 4945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 starting
#    Time: 4965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 - A=2, B=2, C=1, D=0
#    Time: 5025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 - Expected P=2, Got P=2
#    Time: 5025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 PASSED
#    Time: 5025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 starting
#    Time: 5045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 - A=2, B=2, C=1, D=1
#    Time: 5105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 - Expected P=3, Got P=3
#    Time: 5105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 PASSED
#    Time: 5105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 starting
#    Time: 5125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 - A=2, B=2, C=2, D=0
#    Time: 5195 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 - Expected P=1, Got P=1
#    Time: 5195 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 PASSED
#    Time: 5195 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 starting
#    Time: 5215 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 - A=2, B=2, C=2, D=1
#    Time: 5285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 - Expected P=2, Got P=2
#    Time: 5285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 PASSED
#    Time: 5285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 starting
#    Time: 5305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 - A=2, B=3, C=0, D=0
#    Time: 5355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 - Expected P=2, Got P=2
#    Time: 5355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 PASSED
#    Time: 5355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 starting
#    Time: 5375 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 - A=2, B=3, C=0, D=1
#    Time: 5425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 - Expected P=3, Got P=3
#    Time: 5425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 PASSED
#    Time: 5425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 starting
#    Time: 5445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 - A=2, B=3, C=1, D=0
#    Time: 5505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 - Expected P=1, Got P=1
#    Time: 5505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 PASSED
#    Time: 5505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 starting
#    Time: 5525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 - A=2, B=3, C=1, D=1
#    Time: 5585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 - Expected P=2, Got P=2
#    Time: 5585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 PASSED
#    Time: 5585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 starting
#    Time: 5605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 - A=2, B=3, C=2, D=0
#    Time: 5675 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 - Expected P=0, Got P=0
#    Time: 5675 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 PASSED
#    Time: 5675 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 starting
#    Time: 5695 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 - A=2, B=3, C=2, D=1
#    Time: 5765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 - Expected P=1, Got P=1
#    Time: 5765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 PASSED
#    Time: 5765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 starting
#    Time: 5785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 - A=3, B=0, C=0, D=0
#    Time: 5835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 - Expected P=0, Got P=0
#    Time: 5835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 PASSED
#    Time: 5835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 starting
#    Time: 5855 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 - A=3, B=0, C=0, D=1
#    Time: 5905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 - Expected P=1, Got P=1
#    Time: 5905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 PASSED
#    Time: 5905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 starting
#    Time: 5925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 - A=3, B=0, C=1, D=0
#    Time: 5985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 - Expected P=0, Got P=0
#    Time: 5985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 PASSED
#    Time: 5985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 starting
#    Time: 6005 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 - A=3, B=0, C=1, D=1
#    Time: 6065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 - Expected P=1, Got P=1
#    Time: 6065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 PASSED
#    Time: 6065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 starting
#    Time: 6085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 - A=3, B=0, C=2, D=0
#    Time: 6155 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 - Expected P=0, Got P=0
#    Time: 6155 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 PASSED
#    Time: 6155 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 starting
#    Time: 6175 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 - A=3, B=0, C=2, D=1
#    Time: 6245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 - Expected P=1, Got P=1
#    Time: 6245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 PASSED
#    Time: 6245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 starting
#    Time: 6265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 - A=3, B=1, C=0, D=0
#    Time: 6315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 - Expected P=31, Got P=31
#    Time: 6315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 PASSED
#    Time: 6315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 starting
#    Time: 6335 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 - A=3, B=1, C=0, D=1
#    Time: 6385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 - Expected P=0, Got P=0
#    Time: 6385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 PASSED
#    Time: 6385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 starting
#    Time: 6405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 - A=3, B=1, C=1, D=0
#    Time: 6465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 - Expected P=31, Got P=31
#    Time: 6465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 PASSED
#    Time: 6465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 starting
#    Time: 6485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 - A=3, B=1, C=1, D=1
#    Time: 6545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 - Expected P=0, Got P=0
#    Time: 6545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 PASSED
#    Time: 6545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 starting
#    Time: 6565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 - A=3, B=1, C=2, D=0
#    Time: 6635 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 - Expected P=31, Got P=31
#    Time: 6635 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 PASSED
#    Time: 6635 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 starting
#    Time: 6655 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 - A=3, B=1, C=2, D=1
#    Time: 6725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 - Expected P=0, Got P=0
#    Time: 6725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 PASSED
#    Time: 6725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 starting
#    Time: 6745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 - A=3, B=2, C=0, D=0
#    Time: 6795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 - Expected P=2, Got P=2
#    Time: 6795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 PASSED
#    Time: 6795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 starting
#    Time: 6815 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 - A=3, B=2, C=0, D=1
#    Time: 6865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 - Expected P=3, Got P=3
#    Time: 6865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 PASSED
#    Time: 6865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 starting
#    Time: 6885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 - A=3, B=2, C=1, D=0
#    Time: 6945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 - Expected P=1, Got P=1
#    Time: 6945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 PASSED
#    Time: 6945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 starting
#    Time: 6965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 - A=3, B=2, C=1, D=1
#    Time: 7025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 - Expected P=2, Got P=2
#    Time: 7025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 PASSED
#    Time: 7025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 7 starting
#    Time: 7045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 7 - A=3, B=2, C=2, D=0
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 7 - Expected P=31, Got P=0
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: Test 7 FAILED
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: OUTPUT P WRONG for test 7
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 6 starting
#    Time: 7135 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 6 - A=3, B=2, C=2, D=1
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 6 - Expected P=0, Got P=1
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: Test 6 FAILED
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Error: OUTPUT P WRONG for test 6
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 starting
#    Time: 7225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 - A=3, B=3, C=0, D=0
#    Time: 7275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 - Expected P=1, Got P=1
#    Time: 7275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 PASSED
#    Time: 7275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 starting
#    Time: 7295 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 - A=3, B=3, C=0, D=1
#    Time: 7345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 - Expected P=2, Got P=2
#    Time: 7345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 PASSED
#    Time: 7345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 starting
#    Time: 7365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 - A=3, B=3, C=1, D=0
#    Time: 7425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 - Expected P=0, Got P=0
#    Time: 7425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 PASSED
#    Time: 7425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 starting
#    Time: 7445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 - A=3, B=3, C=1, D=1
#    Time: 7505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 - Expected P=1, Got P=1
#    Time: 7505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 PASSED
#    Time: 7505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 starting
#    Time: 7525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 - A=3, B=3, C=2, D=0
#    Time: 7595 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 - Expected P=0, Got P=0
#    Time: 7595 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 PASSED
#    Time: 7595 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 starting
#    Time: 7615 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 - A=3, B=3, C=2, D=1
#    Time: 7685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 - Expected P=1, Got P=1
#    Time: 7685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 PASSED
#    Time: 7685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: All tests completed
#    Time: 7705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Failure: TIMEOUT: Test taking too long
#    Time: 100 us  Iteration: 0  Instance: /arithmetic_unit_seq_tb
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:03:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:03:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:03:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:03:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:03:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:03:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:03:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:03:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:03:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:03:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:03:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:03:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:03:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:03:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:03:13 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:03:13 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:03:13 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:03:13 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:03:13 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:03:13 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:03:13 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:03:13 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:03:14 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:14 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:03:14 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:14 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:03:14 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:14 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:03:14 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:14 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:03:14 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:14 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 19:03:14 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.arithmetic_unit_seq_tb
# End time: 19:03:24 on Jul 06,2025, Elapsed time: 0:06:24
# Errors: 5, Warnings: 1
# vsim -gui LIB_BENCH.arithmetic_unit_seq_tb 
# Start time: 19:03:24 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading LIB_BENCH.arithmetic_unit_seq_tb(tb_arch)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_seq_tb/DUT/*
run -all
# ** Note: Test 95 starting
#    Time: 30 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 - A=0, B=0, C=0, D=0
#    Time: 75 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 - Expected P=0, Got P=0
#    Time: 75 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 PASSED
#    Time: 75 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 starting
#    Time: 95 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 - A=0, B=0, C=0, D=1
#    Time: 145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 - Expected P=1, Got P=1
#    Time: 145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 PASSED
#    Time: 145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 starting
#    Time: 165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 - A=0, B=0, C=1, D=0
#    Time: 225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 - Expected P=0, Got P=0
#    Time: 225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 PASSED
#    Time: 225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 starting
#    Time: 245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 - A=0, B=0, C=1, D=1
#    Time: 305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 - Expected P=1, Got P=1
#    Time: 305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 PASSED
#    Time: 305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 starting
#    Time: 325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 - A=0, B=0, C=2, D=0
#    Time: 395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 - Expected P=0, Got P=0
#    Time: 395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 PASSED
#    Time: 395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 starting
#    Time: 415 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 - A=0, B=0, C=2, D=1
#    Time: 485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 - Expected P=1, Got P=1
#    Time: 485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 PASSED
#    Time: 485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 starting
#    Time: 505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 - A=0, B=1, C=0, D=0
#    Time: 555 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 - Expected P=0, Got P=0
#    Time: 555 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 PASSED
#    Time: 555 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 starting
#    Time: 575 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 - A=0, B=1, C=0, D=1
#    Time: 625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 - Expected P=1, Got P=1
#    Time: 625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 PASSED
#    Time: 625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 starting
#    Time: 645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 - A=0, B=1, C=1, D=0
#    Time: 705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 - Expected P=0, Got P=0
#    Time: 705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 PASSED
#    Time: 705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 starting
#    Time: 725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 - A=0, B=1, C=1, D=1
#    Time: 785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 - Expected P=1, Got P=1
#    Time: 785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 PASSED
#    Time: 785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 starting
#    Time: 805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 - A=0, B=1, C=2, D=0
#    Time: 875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 - Expected P=0, Got P=0
#    Time: 875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 PASSED
#    Time: 875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 starting
#    Time: 895 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 - A=0, B=1, C=2, D=1
#    Time: 965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 - Expected P=1, Got P=1
#    Time: 965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 PASSED
#    Time: 965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 starting
#    Time: 985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 - A=0, B=-2, C=0, D=0
#    Time: 1035 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 - Expected P=0, Got P=0
#    Time: 1035 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 PASSED
#    Time: 1035 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 starting
#    Time: 1055 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 - A=0, B=-2, C=0, D=1
#    Time: 1105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 - Expected P=1, Got P=1
#    Time: 1105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 PASSED
#    Time: 1105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 starting
#    Time: 1125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 - A=0, B=-2, C=1, D=0
#    Time: 1185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 - Expected P=0, Got P=0
#    Time: 1185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 PASSED
#    Time: 1185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 starting
#    Time: 1205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 - A=0, B=-2, C=1, D=1
#    Time: 1265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 - Expected P=1, Got P=1
#    Time: 1265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 PASSED
#    Time: 1265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 starting
#    Time: 1285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 - A=0, B=-2, C=2, D=0
#    Time: 1355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 - Expected P=0, Got P=0
#    Time: 1355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 PASSED
#    Time: 1355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 starting
#    Time: 1375 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 - A=0, B=-2, C=2, D=1
#    Time: 1445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 - Expected P=1, Got P=1
#    Time: 1445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 PASSED
#    Time: 1445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 starting
#    Time: 1465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 - A=0, B=-1, C=0, D=0
#    Time: 1515 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 - Expected P=0, Got P=0
#    Time: 1515 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 PASSED
#    Time: 1515 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 starting
#    Time: 1535 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 - A=0, B=-1, C=0, D=1
#    Time: 1585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 - Expected P=1, Got P=1
#    Time: 1585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 PASSED
#    Time: 1585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 starting
#    Time: 1605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 - A=0, B=-1, C=1, D=0
#    Time: 1665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 - Expected P=0, Got P=0
#    Time: 1665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 PASSED
#    Time: 1665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 starting
#    Time: 1685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 - A=0, B=-1, C=1, D=1
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 - Expected P=1, Got P=1
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 PASSED
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 starting
#    Time: 1765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 - A=0, B=-1, C=2, D=0
#    Time: 1835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 - Expected P=0, Got P=0
#    Time: 1835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 PASSED
#    Time: 1835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 starting
#    Time: 1855 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 - A=0, B=-1, C=2, D=1
#    Time: 1925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 - Expected P=1, Got P=1
#    Time: 1925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 PASSED
#    Time: 1925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 starting
#    Time: 1945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 - A=1, B=0, C=0, D=0
#    Time: 1995 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 - Expected P=0, Got P=0
#    Time: 1995 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 PASSED
#    Time: 1995 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 starting
#    Time: 2015 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 - A=1, B=0, C=0, D=1
#    Time: 2065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 - Expected P=1, Got P=1
#    Time: 2065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 PASSED
#    Time: 2065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 starting
#    Time: 2085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 - A=1, B=0, C=1, D=0
#    Time: 2145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 - Expected P=0, Got P=0
#    Time: 2145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 PASSED
#    Time: 2145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 starting
#    Time: 2165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 - A=1, B=0, C=1, D=1
#    Time: 2225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 - Expected P=1, Got P=1
#    Time: 2225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 PASSED
#    Time: 2225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 starting
#    Time: 2245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 - A=1, B=0, C=2, D=0
#    Time: 2315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 - Expected P=0, Got P=0
#    Time: 2315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 PASSED
#    Time: 2315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 starting
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 - A=1, B=0, C=2, D=1
#    Time: 2405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 - Expected P=1, Got P=1
#    Time: 2405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 PASSED
#    Time: 2405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 starting
#    Time: 2425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 - A=1, B=1, C=0, D=0
#    Time: 2475 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 - Expected P=1, Got P=1
#    Time: 2475 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 PASSED
#    Time: 2475 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 starting
#    Time: 2495 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 - A=1, B=1, C=0, D=1
#    Time: 2545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 - Expected P=2, Got P=2
#    Time: 2545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 PASSED
#    Time: 2545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 starting
#    Time: 2565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 - A=1, B=1, C=1, D=0
#    Time: 2625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 - Expected P=0, Got P=0
#    Time: 2625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 PASSED
#    Time: 2625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 starting
#    Time: 2645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 - A=1, B=1, C=1, D=1
#    Time: 2705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 - Expected P=1, Got P=1
#    Time: 2705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 PASSED
#    Time: 2705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 starting
#    Time: 2725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 - A=1, B=1, C=2, D=0
#    Time: 2795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 - Expected P=0, Got P=0
#    Time: 2795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 PASSED
#    Time: 2795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 starting
#    Time: 2815 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 - A=1, B=1, C=2, D=1
#    Time: 2885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 - Expected P=1, Got P=1
#    Time: 2885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 PASSED
#    Time: 2885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 starting
#    Time: 2905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 - A=1, B=-2, C=0, D=0
#    Time: 2955 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 - Expected P=-2, Got P=-2
#    Time: 2955 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 PASSED
#    Time: 2955 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 starting
#    Time: 2975 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 - A=1, B=-2, C=0, D=1
#    Time: 3025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 - Expected P=-1, Got P=-1
#    Time: 3025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 PASSED
#    Time: 3025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 starting
#    Time: 3045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 - A=1, B=-2, C=1, D=0
#    Time: 3105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 - Expected P=-1, Got P=-1
#    Time: 3105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 PASSED
#    Time: 3105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 starting
#    Time: 3125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 - A=1, B=-2, C=1, D=1
#    Time: 3185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 - Expected P=0, Got P=0
#    Time: 3185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 PASSED
#    Time: 3185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 starting
#    Time: 3205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 - A=1, B=-2, C=2, D=0
#    Time: 3275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 - Expected P=-1, Got P=-1
#    Time: 3275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 PASSED
#    Time: 3275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 starting
#    Time: 3295 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 - A=1, B=-2, C=2, D=1
#    Time: 3365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 - Expected P=0, Got P=0
#    Time: 3365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 PASSED
#    Time: 3365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 starting
#    Time: 3385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 - A=1, B=-1, C=0, D=0
#    Time: 3435 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 - Expected P=-1, Got P=-1
#    Time: 3435 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 PASSED
#    Time: 3435 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 starting
#    Time: 3455 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 - A=1, B=-1, C=0, D=1
#    Time: 3505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 - Expected P=0, Got P=0
#    Time: 3505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 PASSED
#    Time: 3505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 starting
#    Time: 3525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 - A=1, B=-1, C=1, D=0
#    Time: 3585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 - Expected P=-1, Got P=-1
#    Time: 3585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 PASSED
#    Time: 3585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 starting
#    Time: 3605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 - A=1, B=-1, C=1, D=1
#    Time: 3665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 - Expected P=0, Got P=0
#    Time: 3665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 PASSED
#    Time: 3665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 starting
#    Time: 3685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 - A=1, B=-1, C=2, D=0
#    Time: 3755 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 - Expected P=-1, Got P=-1
#    Time: 3755 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 PASSED
#    Time: 3755 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 starting
#    Time: 3775 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 - A=1, B=-1, C=2, D=1
#    Time: 3845 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 - Expected P=0, Got P=0
#    Time: 3845 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 PASSED
#    Time: 3845 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 starting
#    Time: 3865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 - A=-2, B=0, C=0, D=0
#    Time: 3915 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 - Expected P=0, Got P=0
#    Time: 3915 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 PASSED
#    Time: 3915 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 starting
#    Time: 3935 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 - A=-2, B=0, C=0, D=1
#    Time: 3985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 - Expected P=1, Got P=1
#    Time: 3985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 PASSED
#    Time: 3985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 starting
#    Time: 4005 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 - A=-2, B=0, C=1, D=0
#    Time: 4065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 - Expected P=0, Got P=0
#    Time: 4065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 PASSED
#    Time: 4065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 starting
#    Time: 4085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 - A=-2, B=0, C=1, D=1
#    Time: 4145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 - Expected P=1, Got P=1
#    Time: 4145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 PASSED
#    Time: 4145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 starting
#    Time: 4165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 - A=-2, B=0, C=2, D=0
#    Time: 4235 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 - Expected P=0, Got P=0
#    Time: 4235 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 PASSED
#    Time: 4235 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 starting
#    Time: 4255 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 - A=-2, B=0, C=2, D=1
#    Time: 4325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 - Expected P=1, Got P=1
#    Time: 4325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 PASSED
#    Time: 4325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 starting
#    Time: 4345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 - A=-2, B=1, C=0, D=0
#    Time: 4395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 - Expected P=-2, Got P=-2
#    Time: 4395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 PASSED
#    Time: 4395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 starting
#    Time: 4415 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 - A=-2, B=1, C=0, D=1
#    Time: 4465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 - Expected P=-1, Got P=-1
#    Time: 4465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 PASSED
#    Time: 4465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 starting
#    Time: 4485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 - A=-2, B=1, C=1, D=0
#    Time: 4545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 - Expected P=-1, Got P=-1
#    Time: 4545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 PASSED
#    Time: 4545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 starting
#    Time: 4565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 - A=-2, B=1, C=1, D=1
#    Time: 4625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 - Expected P=0, Got P=0
#    Time: 4625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 PASSED
#    Time: 4625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 starting
#    Time: 4645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 - A=-2, B=1, C=2, D=0
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 - Expected P=-1, Got P=-1
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 PASSED
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 starting
#    Time: 4735 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 - A=-2, B=1, C=2, D=1
#    Time: 4805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 - Expected P=0, Got P=0
#    Time: 4805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 PASSED
#    Time: 4805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 starting
#    Time: 4825 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 - A=-2, B=-2, C=0, D=0
#    Time: 4875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 - Expected P=4, Got P=4
#    Time: 4875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 PASSED
#    Time: 4875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 starting
#    Time: 4895 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 - A=-2, B=-2, C=0, D=1
#    Time: 4945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 - Expected P=5, Got P=5
#    Time: 4945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 PASSED
#    Time: 4945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 starting
#    Time: 4965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 - A=-2, B=-2, C=1, D=0
#    Time: 5025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 - Expected P=2, Got P=2
#    Time: 5025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 PASSED
#    Time: 5025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 starting
#    Time: 5045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 - A=-2, B=-2, C=1, D=1
#    Time: 5105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 - Expected P=3, Got P=3
#    Time: 5105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 PASSED
#    Time: 5105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 starting
#    Time: 5125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 - A=-2, B=-2, C=2, D=0
#    Time: 5195 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 - Expected P=1, Got P=1
#    Time: 5195 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 PASSED
#    Time: 5195 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 starting
#    Time: 5215 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 - A=-2, B=-2, C=2, D=1
#    Time: 5285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 - Expected P=2, Got P=2
#    Time: 5285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 PASSED
#    Time: 5285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 starting
#    Time: 5305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 - A=-2, B=-1, C=0, D=0
#    Time: 5355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 - Expected P=2, Got P=2
#    Time: 5355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 PASSED
#    Time: 5355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 starting
#    Time: 5375 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 - A=-2, B=-1, C=0, D=1
#    Time: 5425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 - Expected P=3, Got P=3
#    Time: 5425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 PASSED
#    Time: 5425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 starting
#    Time: 5445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 - A=-2, B=-1, C=1, D=0
#    Time: 5505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 - Expected P=1, Got P=1
#    Time: 5505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 PASSED
#    Time: 5505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 starting
#    Time: 5525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 - A=-2, B=-1, C=1, D=1
#    Time: 5585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 - Expected P=2, Got P=2
#    Time: 5585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 PASSED
#    Time: 5585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 starting
#    Time: 5605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 - A=-2, B=-1, C=2, D=0
#    Time: 5675 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 - Expected P=0, Got P=0
#    Time: 5675 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 PASSED
#    Time: 5675 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 starting
#    Time: 5695 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 - A=-2, B=-1, C=2, D=1
#    Time: 5765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 - Expected P=1, Got P=1
#    Time: 5765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 PASSED
#    Time: 5765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 starting
#    Time: 5785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 - A=-1, B=0, C=0, D=0
#    Time: 5835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 - Expected P=0, Got P=0
#    Time: 5835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 PASSED
#    Time: 5835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 starting
#    Time: 5855 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 - A=-1, B=0, C=0, D=1
#    Time: 5905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 - Expected P=1, Got P=1
#    Time: 5905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 PASSED
#    Time: 5905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 starting
#    Time: 5925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 - A=-1, B=0, C=1, D=0
#    Time: 5985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 - Expected P=0, Got P=0
#    Time: 5985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 PASSED
#    Time: 5985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 starting
#    Time: 6005 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 - A=-1, B=0, C=1, D=1
#    Time: 6065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 - Expected P=1, Got P=1
#    Time: 6065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 PASSED
#    Time: 6065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 starting
#    Time: 6085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 - A=-1, B=0, C=2, D=0
#    Time: 6155 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 - Expected P=0, Got P=0
#    Time: 6155 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 PASSED
#    Time: 6155 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 starting
#    Time: 6175 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 - A=-1, B=0, C=2, D=1
#    Time: 6245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 - Expected P=1, Got P=1
#    Time: 6245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 PASSED
#    Time: 6245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 starting
#    Time: 6265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 - A=-1, B=1, C=0, D=0
#    Time: 6315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 - Expected P=-1, Got P=-1
#    Time: 6315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 PASSED
#    Time: 6315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 starting
#    Time: 6335 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 - A=-1, B=1, C=0, D=1
#    Time: 6385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 - Expected P=0, Got P=0
#    Time: 6385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 PASSED
#    Time: 6385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 starting
#    Time: 6405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 - A=-1, B=1, C=1, D=0
#    Time: 6465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 - Expected P=-1, Got P=-1
#    Time: 6465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 PASSED
#    Time: 6465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 starting
#    Time: 6485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 - A=-1, B=1, C=1, D=1
#    Time: 6545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 - Expected P=0, Got P=0
#    Time: 6545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 PASSED
#    Time: 6545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 starting
#    Time: 6565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 - A=-1, B=1, C=2, D=0
#    Time: 6635 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 - Expected P=-1, Got P=-1
#    Time: 6635 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 PASSED
#    Time: 6635 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 starting
#    Time: 6655 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 - A=-1, B=1, C=2, D=1
#    Time: 6725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 - Expected P=0, Got P=0
#    Time: 6725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 PASSED
#    Time: 6725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 starting
#    Time: 6745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 - A=-1, B=-2, C=0, D=0
#    Time: 6795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 - Expected P=2, Got P=2
#    Time: 6795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 PASSED
#    Time: 6795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 starting
#    Time: 6815 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 - A=-1, B=-2, C=0, D=1
#    Time: 6865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 - Expected P=3, Got P=3
#    Time: 6865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 PASSED
#    Time: 6865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 starting
#    Time: 6885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 - A=-1, B=-2, C=1, D=0
#    Time: 6945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 - Expected P=1, Got P=1
#    Time: 6945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 PASSED
#    Time: 6945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 starting
#    Time: 6965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 - A=-1, B=-2, C=1, D=1
#    Time: 7025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 - Expected P=2, Got P=2
#    Time: 7025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 PASSED
#    Time: 7025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 7 starting
#    Time: 7045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 7 - A=-1, B=-2, C=2, D=0
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 7 - Expected P=0, Got P=0
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 7 PASSED
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 6 starting
#    Time: 7135 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 6 - A=-1, B=-2, C=2, D=1
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 6 - Expected P=1, Got P=1
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 6 PASSED
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 starting
#    Time: 7225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 - A=-1, B=-1, C=0, D=0
#    Time: 7275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 - Expected P=1, Got P=1
#    Time: 7275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 PASSED
#    Time: 7275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 starting
#    Time: 7295 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 - A=-1, B=-1, C=0, D=1
#    Time: 7345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 - Expected P=2, Got P=2
#    Time: 7345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 PASSED
#    Time: 7345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 starting
#    Time: 7365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 - A=-1, B=-1, C=1, D=0
#    Time: 7425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 - Expected P=0, Got P=0
#    Time: 7425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 PASSED
#    Time: 7425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 starting
#    Time: 7445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 - A=-1, B=-1, C=1, D=1
#    Time: 7505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 - Expected P=1, Got P=1
#    Time: 7505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 PASSED
#    Time: 7505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 starting
#    Time: 7525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 - A=-1, B=-1, C=2, D=0
#    Time: 7595 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 - Expected P=0, Got P=0
#    Time: 7595 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 PASSED
#    Time: 7595 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 starting
#    Time: 7615 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 - A=-1, B=-1, C=2, D=1
#    Time: 7685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 - Expected P=1, Got P=1
#    Time: 7685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 PASSED
#    Time: 7685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: All tests completed
#    Time: 7705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Failure: TIMEOUT: Test taking too long
#    Time: 100 us  Iteration: 0  Instance: /arithmetic_unit_seq_tb
vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb
# End time: 19:04:54 on Jul 06,2025, Elapsed time: 0:01:30
# Errors: 1, Warnings: 1
# vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb 
# Start time: 19:04:54 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading LIB_BENCH.arithmetic_unit_top_lvl_tb(tb_arch)
# Loading ieee.numeric_std(body)
# Loading lib_rtl.arithmetic_unit_top_lvl(struct_arch)
# Loading lib_rtl.my_register(two_seg_arch)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_top_lvl_tb/DUT/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb/DUT
run
run
run
run
run
run
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:13:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:13:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:13:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:13:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:13:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:13:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:13:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:13:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:13:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:13:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:13:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:13:52 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:13:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:13:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:13:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:13:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:13:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:13:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:13:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:13:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:13:53 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:13:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:13:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:13:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:13:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:13:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:13:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:13:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(124): (vcom-1136) Unknown identifier "to_hstring".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(124): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(125): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(125): (vcom-1136) Unknown identifier "to_hstring".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(125): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(126): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(126): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(127): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(127): (vcom-1136) Unknown identifier "to_hstring".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(127): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(128): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(128): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(129): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(129): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(130): (vcom-1136) Unknown identifier "to_hstring".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(130): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(131): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(131): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(132): (vcom-1136) Unknown identifier "to_hstring".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(132): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(133): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(133): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(136): (vcom-1136) Unknown identifier "to_hstring".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(136): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(137): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(137): (vcom-1136) Unknown identifier "to_hstring".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(137): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(138): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(138): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(139): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(139): (vcom-1136) Unknown identifier "to_hstring".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(139): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(140): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(140): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(141): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(141): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(142): (vcom-1136) Unknown identifier "to_hstring".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(142): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(143): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(143): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(144): (vcom-1136) Unknown identifier "to_hstring".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(144): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(145): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(145): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(175): (vcom-1136) Unknown identifier "to_hstring".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(175): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(176): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(176): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Note: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(182): VHDL Compiler exiting
# End time: 19:13:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 48, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:06 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:15:06 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:06 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:15:07 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:15:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:15:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:15:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:15:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:15:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:15:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:15:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:15:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:15:08 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:15:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:15:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:15:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:15:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:15:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:15:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:15:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:15:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:15:09 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:15:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:15:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:15:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:15:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:15:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:15:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:15:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:15:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 19:15:10 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb
# End time: 19:15:22 on Jul 06,2025, Elapsed time: 0:10:28
# Errors: 0, Warnings: 2
# vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb 
# Start time: 19:15:22 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading LIB_BENCH.arithmetic_unit_top_lvl_tb(tb_arch)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 17 (16 downto 0). Right is 18 (16 downto -1).
#    Time: 0 ps  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb File: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd Line: 70
# FATAL ERROR while loading design
# Error loading design
# End time: 19:15:23 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:18:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:18:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:18:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:18:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:18:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:18:59 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:18:59 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:18:59 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:18:59 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:18:59 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:18:59 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:18:59 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:18:59 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:18:59 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:18:59 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:59 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:19:00 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:00 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:19:00 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:00 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:19:00 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:00 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:19:00 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:00 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:19:00 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:00 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:19:00 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:00 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:19:00 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:00 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:19:00 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:00 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:19:00 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:00 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:19:01 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:19:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:19:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "P_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "status_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "test_name".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "P_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "status_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "test_name".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "P_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "status_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "test_name".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "P_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "status_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "test_name".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "P_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "status_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "test_name".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "P_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "status_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "test_name".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "P_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "status_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "test_name".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "P_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "status_expected".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(78): (vcom-1174) Record aggregate is missing an element association for element "test_name".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(89): (vcom-1294) Declaration with designator "test_data" already exists in this region.
# ** =====> Prior declaration of "test_data" is at ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(70).
# ** Note: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(165): VHDL Compiler exiting
# End time: 19:19:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:19:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:19:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:19:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:19:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:19:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:19:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:19:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:19:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:19:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:19:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:19 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:19:19 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:19 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:19:19 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:19 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:19:19 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:19 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:19:19 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:19 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:19:19 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:19 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:19:19 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:19 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:19:19 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:19 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:19:19 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:19 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:19:19 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:19 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:19:20 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:20 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:19:20 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:20 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:19:20 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:20 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:19:20 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:20 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:19:20 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:20 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:19:20 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:20 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:19:20 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:20 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:19:20 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:20 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 19:19:20 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb
# vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb 
# Start time: 19:19:30 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading LIB_BENCH.arithmetic_unit_top_lvl_tb(tb_arch)
# Loading ieee.numeric_std(body)
# Loading lib_rtl.arithmetic_unit_top_lvl(struct_arch)
# Loading lib_rtl.my_register(two_seg_arch)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_top_lvl_tb/DUT/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb/DUT
# ** Note: TEST PASSED: 
#    Time: 11 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Reset Test 1        
#    Time: 11 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Expected outputs match actual outputs
#    Time: 11 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 11 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 22 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 1         
#    Time: 22 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 22 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 22 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: TEST PASSED: 
#    Time: 33 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Reset Test 2        
#    Time: 33 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Expected outputs match actual outputs
#    Time: 33 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 33 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 44 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 2         
#    Time: 44 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 44 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 44 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Output changed
#    Time: 45 ns  Iteration: 2  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 55 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 3         
#    Time: 55 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 55 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 55 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 66 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Reset Test 3        
#    Time: 66 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 66 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 66 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 77 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 4         
#    Time: 77 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 77 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 77 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Output changed
#    Time: 85 ns  Iteration: 2  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 88 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 5         
#    Time: 88 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 88 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 88 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: SOME TESTS FAILED
#    Time: 88 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
run
run
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:22:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:22:37 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:22:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:22:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:22:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:22:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:22:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:22:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:22:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:22:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:22:38 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:22:38 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:22:38 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:22:38 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:22:38 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:22:38 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:22:38 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:22:38 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:22:39 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:39 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:22:39 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:39 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:22:39 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:39 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:22:39 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:39 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:22:39 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:39 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:22:39 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:39 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:22:39 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:39 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:22:39 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:39 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:22:39 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:22:40 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 19:22:40 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb
# End time: 19:22:56 on Jul 06,2025, Elapsed time: 0:03:26
# Errors: 19, Warnings: 2
# vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb 
# Start time: 19:22:56 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading LIB_BENCH.arithmetic_unit_top_lvl_tb(tb_arch)
# Loading ieee.numeric_std(body)
# Loading lib_rtl.arithmetic_unit_top_lvl(struct_arch)
# Loading lib_rtl.my_register(two_seg_arch)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_top_lvl_tb/DUT/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb/DUT
run
run
# ** Note: TEST PASSED: 
#    Time: 500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Reset Test 1        
#    Time: 500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Expected outputs match actual outputs
#    Time: 500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
run
run
# ** Note: Test completed
#    Time: 1 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
run
run
run
# ** Note: TEST PASSED: 
#    Time: 1500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Reset Test 2        
#    Time: 1500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Expected outputs match actual outputs
#    Time: 1500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 1500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Output changed
#    Time: 1515 ns  Iteration: 2  Instance: /arithmetic_unit_top_lvl_tb
run
run
# ** Note: Test completed
#    Time: 2 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
run
run
run
# ** Note: Test completed
#    Time: 2500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
run
run -all
# ** Note: Test completed
#    Time: 3 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Output changed
#    Time: 3015 ns  Iteration: 2  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 3500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 4 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: ALL TESTS PASSED
#    Time: 4 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:26:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:26:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:50 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:26:50 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:26:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:26:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:26:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:26:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:26:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:26:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:26:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:26:51 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:51 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:26:52 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:26:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:26:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:26:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:26:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:26:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:26:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:26:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:26:52 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:52 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:26:53 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:26:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:26:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:26:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:26:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:26:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:26:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:53 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 19:26:53 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb
# End time: 19:27:06 on Jul 06,2025, Elapsed time: 0:04:10
# Errors: 0, Warnings: 2
# vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb 
# Start time: 19:27:06 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading LIB_BENCH.arithmetic_unit_top_lvl_tb(tb_arch)
# Loading ieee.numeric_std(body)
# Loading lib_rtl.arithmetic_unit_top_lvl(struct_arch)
# Loading lib_rtl.my_register(two_seg_arch)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_top_lvl_tb/DUT/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb/DUT
# ** Error: TEST FAILED: 
#    Time: 500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Reset Test 1        
#    Time: 500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 1 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 1         
#    Time: 1 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 1 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 1 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 1500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Reset Test 2        
#    Time: 1500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 1500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 1500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Output changed
#    Time: 1515 ns  Iteration: 2  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 2 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 2         
#    Time: 2 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 2 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 2 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 2500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 3         
#    Time: 2500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 2500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 2500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 3 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Reset Test 3        
#    Time: 3 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 3 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 3 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Output changed
#    Time: 3015 ns  Iteration: 2  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 3500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 4         
#    Time: 3500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 3500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 3500 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 4 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 5         
#    Time: 4 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected outputs do not match actual outputs
#    Time: 4 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 4 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: SOME TESTS FAILED
#    Time: 4 us  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:00 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:30:00 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:00 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:30:00 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:00 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:30:01 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:30:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:30:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:30:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:30:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:30:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:30:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:30:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:30:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:30:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:30:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:30:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:30:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:30:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:30:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:30:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:30:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:30:03 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:30:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:30:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:30:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:30:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:30:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:30:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:30:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(130): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(131): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Note: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(162): VHDL Compiler exiting
# End time: 19:30:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:15 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:32:15 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:15 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:32:16 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:16 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:32:16 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:16 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:32:16 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:16 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:32:16 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:16 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:32:16 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:16 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:32:16 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:16 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:32:16 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:16 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:32:16 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:16 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:32:16 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:32:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:32:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:32:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:32:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:32:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:32:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:32:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:32:17 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:17 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:32:18 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:32:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:32:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:32:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:32:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:32:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:32:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:32:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:18 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:32:18 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:19 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(130): (vcom-1136) Unknown identifier "to_integer".
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(131): (vcom-1136) Unknown identifier "to_integer".
# ** Note: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(162): VHDL Compiler exiting
# End time: 19:32:19 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:32:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:32:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:32:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:32:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:32:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:32:35 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:35 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:32:36 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:32:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:32:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:32:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:32:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:32:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:32:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:36 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:32:36 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:32:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:32:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:32:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:32:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:32:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:32:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:32:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:32:37 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:37 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:32:38 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:32:38 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:32:38 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:32:38 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:32:38 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:38 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(131): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1449)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1457)
# ** Error: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(132): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1449)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1457)
# ** Note: ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd(163): VHDL Compiler exiting
# End time: 19:32:38 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:33:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:33:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:33:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:33:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:33:10 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:10 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:33:11 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:33:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:33:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:33:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:33:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:33:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:33:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:33:11 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:11 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:33:12 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:33:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:33:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:33:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:33:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:33:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:33:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:33:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:33:12 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:12 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:33:13 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:33:13 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:33:13 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:33:13 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:33:13 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:33:13 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading entity arithmetic_unit_top_lvl
# End time: 19:33:13 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb
# End time: 19:33:37 on Jul 06,2025, Elapsed time: 0:06:31
# Errors: 25, Warnings: 2
# vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb 
# Start time: 19:33:37 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading LIB_BENCH.arithmetic_unit_top_lvl_tb(tb_arch)
# Loading lib_rtl.arithmetic_unit_top_lvl(struct_arch)
# Loading lib_rtl.my_register(two_seg_arch)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_top_lvl_tb/DUT/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb/DUT
# ** Error: TEST FAILED: 
#    Time: 545 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Reset Test 1        
#    Time: 545 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 0
#    Time: 545 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 545 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 545 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 1115 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 1         
#    Time: 1115 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 55504
#    Time: 1115 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 1115 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 1115 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 1685 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Reset Test 2        
#    Time: 1685 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 0
#    Time: 1685 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 1685 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 1685 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 2255 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 2         
#    Time: 2255 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 55504
#    Time: 2255 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 2255 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 2255 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 2825 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 3         
#    Time: 2825 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 55504
#    Time: 2825 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 2825 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 2825 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 3395 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Reset Test 3        
#    Time: 3395 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 0
#    Time: 3395 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 3395 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 3395 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 3965 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 4         
#    Time: 3965 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: -1692
#    Time: 3965 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 3965 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 3965 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 4535 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 5         
#    Time: 4535 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: -1692
#    Time: 4535 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 4535 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 4535 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: SOME TESTS FAILED
#    Time: 4555 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:06 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:39:06 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:06 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:39:06 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:06 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:39:07 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:39:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:39:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:39:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:39:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:39:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:39:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:39:07 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:07 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:39:08 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:39:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:39:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:39:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:39:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:39:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:39:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:39:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:39:08 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:08 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:39:09 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:39:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:39:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:39:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:39:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:39:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:39:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:39:09 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:09 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading entity arithmetic_unit_top_lvl
# End time: 19:39:10 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb
# End time: 19:39:24 on Jul 06,2025, Elapsed time: 0:05:47
# Errors: 33, Warnings: 2
# vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb 
# Start time: 19:39:25 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading LIB_BENCH.arithmetic_unit_top_lvl_tb(tb_arch)
# Loading lib_rtl.arithmetic_unit_top_lvl(struct_arch)
# Loading lib_rtl.my_register(two_seg_arch)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_top_lvl_tb/DUT/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb/DUT
# ** Error: TEST FAILED: 
#    Time: 565 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Reset Test 1        
#    Time: 565 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 0
#    Time: 565 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 565 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 565 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 1155 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 1         
#    Time: 1155 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 55504
#    Time: 1155 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 1155 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 1155 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Reset Test 2        
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 0
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 2         
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 55504
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 2925 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 3         
#    Time: 2925 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 55504
#    Time: 2925 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 2925 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 2925 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 3515 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Reset Test 3        
#    Time: 3515 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 0
#    Time: 3515 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 3515 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 3515 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 4105 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 4         
#    Time: 4105 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: -1692
#    Time: 4105 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 4105 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 4105 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 4695 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 5         
#    Time: 4695 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: -1692
#    Time: 4695 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 4695 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 4695 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: SOME TESTS FAILED
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:44:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:44:01 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:01 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:44:02 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:44:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:44:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:44:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:44:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:44:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:44:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:44:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:44:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:02 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:44:02 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:44:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:44:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:44:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:44:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:44:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:44:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:44:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:44:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:44:03 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:03 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:44:04 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:04 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:44:04 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:04 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:44:04 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:04 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:44:04 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:04 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:44:04 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:04 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:44:04 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:04 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading entity arithmetic_unit_top_lvl
# End time: 19:44:04 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb_conf
# End time: 19:44:19 on Jul 06,2025, Elapsed time: 0:04:54
# Errors: 33, Warnings: 2
# vsim -gui LIB_BENCH.arithmetic_unit_top_lvl_tb_conf 
# Start time: 19:44:19 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading LIB_BENCH.arithmetic_unit_top_lvl_tb_conf
# Loading LIB_BENCH.arithmetic_unit_top_lvl_tb(tb_arch)
# Loading lib_rtl.arithmetic_unit_top_lvl(struct_arch)
# Loading lib_rtl.my_register(two_seg_arch)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_top_lvl_tb/DUT/*
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb/DUT
# ** Error: TEST FAILED: 
#    Time: 565 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Reset Test 1        
#    Time: 565 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 0
#    Time: 565 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 565 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 565 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 1155 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 1         
#    Time: 1155 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 55504
#    Time: 1155 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 1155 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 1155 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Reset Test 2        
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 0
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 2         
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 55504
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 2925 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 3         
#    Time: 2925 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 55504
#    Time: 2925 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 2925 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 2925 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 3515 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Reset Test 3        
#    Time: 3515 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: 0
#    Time: 3515 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 3515 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 3515 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 4105 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 4         
#    Time: 4105 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: -1692
#    Time: 4105 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 4105 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 4105 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: TEST FAILED: 
#    Time: 4695 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Load Test 5         
#    Time: 4695 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Expected: -1692
#    Time: 4695 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: Got:      0
#    Time: 4695 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Note: Test completed
#    Time: 4695 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
# ** Error: SOME TESTS FAILED
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_top_lvl_tb
vsim -gui LIB_BENCH.arithmetic_unit_seq_tb
# End time: 19:45:37 on Jul 06,2025, Elapsed time: 0:01:18
# Errors: 33, Warnings: 2
# vsim -gui LIB_BENCH.arithmetic_unit_seq_tb 
# Start time: 19:45:37 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading LIB_BENCH.arithmetic_unit_seq_tb(tb_arch)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_seq_tb/DUT/*
run
# ** Note: Test 95 starting
#    Time: 30 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run -all
# ** Failure: TIMEOUT: Test taking too long
#    Time: 100 us  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 - A=0, B=0, C=0, D=0
#    Time: 100010 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 - Expected P=0, Got P=0
#    Time: 100010 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 PASSED
#    Time: 100010 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
run -all
run
run
run
run
run
run
run
run
run
add wave -position insertpoint sim:/arithmetic_unit_seq_tb/DUT/*
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:44 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:46:44 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:44 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:46:44 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:44 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:46:45 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:45 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:46:45 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:45 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:46:45 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:45 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:46:45 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:45 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:46:45 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:45 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:46:45 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:45 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:46:45 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:45 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:46:45 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:45 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:46:45 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:46 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:46:46 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:46 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:46:46 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:46 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:46:46 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:46 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:46:46 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:46 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:46:46 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:46 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:46:46 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:46 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:46:46 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:46 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:46:46 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:46 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:46:47 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:47 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:46:47 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:47 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:46:47 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:47 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:46:47 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:47 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:46:47 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:47 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:46:47 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:47 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:46:47 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:47 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:46:47 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:46:47 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading entity arithmetic_unit_top_lvl
# End time: 19:46:47 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui LIB_BENCH.arithmetic_unit_seq_tb
# End time: 19:46:59 on Jul 06,2025, Elapsed time: 0:01:22
# Errors: 1, Warnings: 1
# vsim -gui LIB_BENCH.arithmetic_unit_seq_tb 
# Start time: 19:46:59 on Jul 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading LIB_BENCH.arithmetic_unit_seq_tb(tb_arch)
# Loading lib_rtl.arithmetic_unit_seq(struct_arch)
# Loading lib_rtl.multiplier(booth_arch)
# Loading lib_rtl.get_opposite(beh_arch)
# Loading lib_rtl.signed_nbit_adder(struct_arch)
# Loading lib_rtl.full_adder(struct_arch)
# Loading lib_rtl.half_adder(half_adder_arch)
# Loading lib_rtl.four_to_one_mux(beh_arch)
# Loading lib_rtl.signed_overflow_nbit_adder(struct_arch)
# Loading lib_rtl.single_shift_right(beh_arch)
# Loading lib_rtl.my_shift_right_seq(seq_beh_arch)
add wave -position insertpoint sim:/arithmetic_unit_seq_tb/DUT/*
run -all
# ** Note: Test 95 starting
#    Time: 30 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 - A=0, B=0, C=0, D=0
#    Time: 75 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 - Expected P=0, Got P=0
#    Time: 75 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 95 PASSED
#    Time: 75 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 starting
#    Time: 95 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 - A=0, B=0, C=0, D=1
#    Time: 145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 - Expected P=1, Got P=1
#    Time: 145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 94 PASSED
#    Time: 145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 starting
#    Time: 165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 - A=0, B=0, C=1, D=0
#    Time: 225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 - Expected P=0, Got P=0
#    Time: 225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 93 PASSED
#    Time: 225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 starting
#    Time: 245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 - A=0, B=0, C=1, D=1
#    Time: 305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 - Expected P=1, Got P=1
#    Time: 305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 92 PASSED
#    Time: 305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 starting
#    Time: 325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 - A=0, B=0, C=2, D=0
#    Time: 395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 - Expected P=0, Got P=0
#    Time: 395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 91 PASSED
#    Time: 395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 starting
#    Time: 415 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 - A=0, B=0, C=2, D=1
#    Time: 485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 - Expected P=1, Got P=1
#    Time: 485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 90 PASSED
#    Time: 485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 starting
#    Time: 505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 - A=0, B=1, C=0, D=0
#    Time: 555 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 - Expected P=0, Got P=0
#    Time: 555 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 89 PASSED
#    Time: 555 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 starting
#    Time: 575 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 - A=0, B=1, C=0, D=1
#    Time: 625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 - Expected P=1, Got P=1
#    Time: 625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 88 PASSED
#    Time: 625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 starting
#    Time: 645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 - A=0, B=1, C=1, D=0
#    Time: 705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 - Expected P=0, Got P=0
#    Time: 705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 87 PASSED
#    Time: 705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 starting
#    Time: 725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 - A=0, B=1, C=1, D=1
#    Time: 785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 - Expected P=1, Got P=1
#    Time: 785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 86 PASSED
#    Time: 785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 starting
#    Time: 805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 - A=0, B=1, C=2, D=0
#    Time: 875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 - Expected P=0, Got P=0
#    Time: 875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 85 PASSED
#    Time: 875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 starting
#    Time: 895 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 - A=0, B=1, C=2, D=1
#    Time: 965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 - Expected P=1, Got P=1
#    Time: 965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 84 PASSED
#    Time: 965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 starting
#    Time: 985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 - A=0, B=-2, C=0, D=0
#    Time: 1035 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 - Expected P=0, Got P=0
#    Time: 1035 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 83 PASSED
#    Time: 1035 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 starting
#    Time: 1055 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 - A=0, B=-2, C=0, D=1
#    Time: 1105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 - Expected P=1, Got P=1
#    Time: 1105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 82 PASSED
#    Time: 1105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 starting
#    Time: 1125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 - A=0, B=-2, C=1, D=0
#    Time: 1185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 - Expected P=0, Got P=0
#    Time: 1185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 81 PASSED
#    Time: 1185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 starting
#    Time: 1205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 - A=0, B=-2, C=1, D=1
#    Time: 1265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 - Expected P=1, Got P=1
#    Time: 1265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 80 PASSED
#    Time: 1265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 starting
#    Time: 1285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 - A=0, B=-2, C=2, D=0
#    Time: 1355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 - Expected P=0, Got P=0
#    Time: 1355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 79 PASSED
#    Time: 1355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 starting
#    Time: 1375 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 - A=0, B=-2, C=2, D=1
#    Time: 1445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 - Expected P=1, Got P=1
#    Time: 1445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 78 PASSED
#    Time: 1445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 starting
#    Time: 1465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 - A=0, B=-1, C=0, D=0
#    Time: 1515 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 - Expected P=0, Got P=0
#    Time: 1515 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 77 PASSED
#    Time: 1515 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 starting
#    Time: 1535 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 - A=0, B=-1, C=0, D=1
#    Time: 1585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 - Expected P=1, Got P=1
#    Time: 1585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 76 PASSED
#    Time: 1585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 starting
#    Time: 1605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 - A=0, B=-1, C=1, D=0
#    Time: 1665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 - Expected P=0, Got P=0
#    Time: 1665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 75 PASSED
#    Time: 1665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 starting
#    Time: 1685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 - A=0, B=-1, C=1, D=1
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 - Expected P=1, Got P=1
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 74 PASSED
#    Time: 1745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 starting
#    Time: 1765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 - A=0, B=-1, C=2, D=0
#    Time: 1835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 - Expected P=0, Got P=0
#    Time: 1835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 73 PASSED
#    Time: 1835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 starting
#    Time: 1855 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 - A=0, B=-1, C=2, D=1
#    Time: 1925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 - Expected P=1, Got P=1
#    Time: 1925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 72 PASSED
#    Time: 1925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 starting
#    Time: 1945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 - A=1, B=0, C=0, D=0
#    Time: 1995 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 - Expected P=0, Got P=0
#    Time: 1995 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 71 PASSED
#    Time: 1995 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 starting
#    Time: 2015 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 - A=1, B=0, C=0, D=1
#    Time: 2065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 - Expected P=1, Got P=1
#    Time: 2065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 70 PASSED
#    Time: 2065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 starting
#    Time: 2085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 - A=1, B=0, C=1, D=0
#    Time: 2145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 - Expected P=0, Got P=0
#    Time: 2145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 69 PASSED
#    Time: 2145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 starting
#    Time: 2165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 - A=1, B=0, C=1, D=1
#    Time: 2225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 - Expected P=1, Got P=1
#    Time: 2225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 68 PASSED
#    Time: 2225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 starting
#    Time: 2245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 - A=1, B=0, C=2, D=0
#    Time: 2315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 - Expected P=0, Got P=0
#    Time: 2315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 67 PASSED
#    Time: 2315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 starting
#    Time: 2335 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 - A=1, B=0, C=2, D=1
#    Time: 2405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 - Expected P=1, Got P=1
#    Time: 2405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 66 PASSED
#    Time: 2405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 starting
#    Time: 2425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 - A=1, B=1, C=0, D=0
#    Time: 2475 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 - Expected P=1, Got P=1
#    Time: 2475 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 65 PASSED
#    Time: 2475 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 starting
#    Time: 2495 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 - A=1, B=1, C=0, D=1
#    Time: 2545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 - Expected P=2, Got P=2
#    Time: 2545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 64 PASSED
#    Time: 2545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 starting
#    Time: 2565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 - A=1, B=1, C=1, D=0
#    Time: 2625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 - Expected P=0, Got P=0
#    Time: 2625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 63 PASSED
#    Time: 2625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 starting
#    Time: 2645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 - A=1, B=1, C=1, D=1
#    Time: 2705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 - Expected P=1, Got P=1
#    Time: 2705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 62 PASSED
#    Time: 2705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 starting
#    Time: 2725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 - A=1, B=1, C=2, D=0
#    Time: 2795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 - Expected P=0, Got P=0
#    Time: 2795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 61 PASSED
#    Time: 2795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 starting
#    Time: 2815 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 - A=1, B=1, C=2, D=1
#    Time: 2885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 - Expected P=1, Got P=1
#    Time: 2885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 60 PASSED
#    Time: 2885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 starting
#    Time: 2905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 - A=1, B=-2, C=0, D=0
#    Time: 2955 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 - Expected P=-2, Got P=-2
#    Time: 2955 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 59 PASSED
#    Time: 2955 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 starting
#    Time: 2975 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 - A=1, B=-2, C=0, D=1
#    Time: 3025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 - Expected P=-1, Got P=-1
#    Time: 3025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 58 PASSED
#    Time: 3025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 starting
#    Time: 3045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 - A=1, B=-2, C=1, D=0
#    Time: 3105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 - Expected P=-1, Got P=-1
#    Time: 3105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 57 PASSED
#    Time: 3105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 starting
#    Time: 3125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 - A=1, B=-2, C=1, D=1
#    Time: 3185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 - Expected P=0, Got P=0
#    Time: 3185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 56 PASSED
#    Time: 3185 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 starting
#    Time: 3205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 - A=1, B=-2, C=2, D=0
#    Time: 3275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 - Expected P=-1, Got P=-1
#    Time: 3275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 55 PASSED
#    Time: 3275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 starting
#    Time: 3295 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 - A=1, B=-2, C=2, D=1
#    Time: 3365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 - Expected P=0, Got P=0
#    Time: 3365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 54 PASSED
#    Time: 3365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 starting
#    Time: 3385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 - A=1, B=-1, C=0, D=0
#    Time: 3435 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 - Expected P=-1, Got P=-1
#    Time: 3435 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 53 PASSED
#    Time: 3435 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 starting
#    Time: 3455 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 - A=1, B=-1, C=0, D=1
#    Time: 3505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 - Expected P=0, Got P=0
#    Time: 3505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 52 PASSED
#    Time: 3505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 starting
#    Time: 3525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 - A=1, B=-1, C=1, D=0
#    Time: 3585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 - Expected P=-1, Got P=-1
#    Time: 3585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 51 PASSED
#    Time: 3585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 starting
#    Time: 3605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 - A=1, B=-1, C=1, D=1
#    Time: 3665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 - Expected P=0, Got P=0
#    Time: 3665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 50 PASSED
#    Time: 3665 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 starting
#    Time: 3685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 - A=1, B=-1, C=2, D=0
#    Time: 3755 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 - Expected P=-1, Got P=-1
#    Time: 3755 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 49 PASSED
#    Time: 3755 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 starting
#    Time: 3775 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 - A=1, B=-1, C=2, D=1
#    Time: 3845 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 - Expected P=0, Got P=0
#    Time: 3845 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 48 PASSED
#    Time: 3845 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 starting
#    Time: 3865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 - A=-2, B=0, C=0, D=0
#    Time: 3915 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 - Expected P=0, Got P=0
#    Time: 3915 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 47 PASSED
#    Time: 3915 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 starting
#    Time: 3935 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 - A=-2, B=0, C=0, D=1
#    Time: 3985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 - Expected P=1, Got P=1
#    Time: 3985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 46 PASSED
#    Time: 3985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 starting
#    Time: 4005 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 - A=-2, B=0, C=1, D=0
#    Time: 4065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 - Expected P=0, Got P=0
#    Time: 4065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 45 PASSED
#    Time: 4065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 starting
#    Time: 4085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 - A=-2, B=0, C=1, D=1
#    Time: 4145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 - Expected P=1, Got P=1
#    Time: 4145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 44 PASSED
#    Time: 4145 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 starting
#    Time: 4165 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 - A=-2, B=0, C=2, D=0
#    Time: 4235 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 - Expected P=0, Got P=0
#    Time: 4235 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 43 PASSED
#    Time: 4235 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 starting
#    Time: 4255 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 - A=-2, B=0, C=2, D=1
#    Time: 4325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 - Expected P=1, Got P=1
#    Time: 4325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 42 PASSED
#    Time: 4325 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 starting
#    Time: 4345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 - A=-2, B=1, C=0, D=0
#    Time: 4395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 - Expected P=-2, Got P=-2
#    Time: 4395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 41 PASSED
#    Time: 4395 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 starting
#    Time: 4415 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 - A=-2, B=1, C=0, D=1
#    Time: 4465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 - Expected P=-1, Got P=-1
#    Time: 4465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 40 PASSED
#    Time: 4465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 starting
#    Time: 4485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 - A=-2, B=1, C=1, D=0
#    Time: 4545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 - Expected P=-1, Got P=-1
#    Time: 4545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 39 PASSED
#    Time: 4545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 starting
#    Time: 4565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 - A=-2, B=1, C=1, D=1
#    Time: 4625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 - Expected P=0, Got P=0
#    Time: 4625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 38 PASSED
#    Time: 4625 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 starting
#    Time: 4645 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 - A=-2, B=1, C=2, D=0
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 - Expected P=-1, Got P=-1
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 37 PASSED
#    Time: 4715 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 starting
#    Time: 4735 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 - A=-2, B=1, C=2, D=1
#    Time: 4805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 - Expected P=0, Got P=0
#    Time: 4805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 36 PASSED
#    Time: 4805 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 starting
#    Time: 4825 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 - A=-2, B=-2, C=0, D=0
#    Time: 4875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 - Expected P=4, Got P=4
#    Time: 4875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 35 PASSED
#    Time: 4875 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 starting
#    Time: 4895 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 - A=-2, B=-2, C=0, D=1
#    Time: 4945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 - Expected P=5, Got P=5
#    Time: 4945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 34 PASSED
#    Time: 4945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 starting
#    Time: 4965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 - A=-2, B=-2, C=1, D=0
#    Time: 5025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 - Expected P=2, Got P=2
#    Time: 5025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 33 PASSED
#    Time: 5025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 starting
#    Time: 5045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 - A=-2, B=-2, C=1, D=1
#    Time: 5105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 - Expected P=3, Got P=3
#    Time: 5105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 32 PASSED
#    Time: 5105 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 starting
#    Time: 5125 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 - A=-2, B=-2, C=2, D=0
#    Time: 5195 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 - Expected P=1, Got P=1
#    Time: 5195 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 31 PASSED
#    Time: 5195 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 starting
#    Time: 5215 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 - A=-2, B=-2, C=2, D=1
#    Time: 5285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 - Expected P=2, Got P=2
#    Time: 5285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 30 PASSED
#    Time: 5285 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 starting
#    Time: 5305 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 - A=-2, B=-1, C=0, D=0
#    Time: 5355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 - Expected P=2, Got P=2
#    Time: 5355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 29 PASSED
#    Time: 5355 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 starting
#    Time: 5375 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 - A=-2, B=-1, C=0, D=1
#    Time: 5425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 - Expected P=3, Got P=3
#    Time: 5425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 28 PASSED
#    Time: 5425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 starting
#    Time: 5445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 - A=-2, B=-1, C=1, D=0
#    Time: 5505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 - Expected P=1, Got P=1
#    Time: 5505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 27 PASSED
#    Time: 5505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 starting
#    Time: 5525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 - A=-2, B=-1, C=1, D=1
#    Time: 5585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 - Expected P=2, Got P=2
#    Time: 5585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 26 PASSED
#    Time: 5585 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 starting
#    Time: 5605 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 - A=-2, B=-1, C=2, D=0
#    Time: 5675 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 - Expected P=0, Got P=0
#    Time: 5675 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 25 PASSED
#    Time: 5675 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 starting
#    Time: 5695 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 - A=-2, B=-1, C=2, D=1
#    Time: 5765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 - Expected P=1, Got P=1
#    Time: 5765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 24 PASSED
#    Time: 5765 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 starting
#    Time: 5785 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 - A=-1, B=0, C=0, D=0
#    Time: 5835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 - Expected P=0, Got P=0
#    Time: 5835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 23 PASSED
#    Time: 5835 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 starting
#    Time: 5855 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 - A=-1, B=0, C=0, D=1
#    Time: 5905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 - Expected P=1, Got P=1
#    Time: 5905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 22 PASSED
#    Time: 5905 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 starting
#    Time: 5925 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 - A=-1, B=0, C=1, D=0
#    Time: 5985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 - Expected P=0, Got P=0
#    Time: 5985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 21 PASSED
#    Time: 5985 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 starting
#    Time: 6005 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 - A=-1, B=0, C=1, D=1
#    Time: 6065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 - Expected P=1, Got P=1
#    Time: 6065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 20 PASSED
#    Time: 6065 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 starting
#    Time: 6085 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 - A=-1, B=0, C=2, D=0
#    Time: 6155 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 - Expected P=0, Got P=0
#    Time: 6155 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 19 PASSED
#    Time: 6155 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 starting
#    Time: 6175 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 - A=-1, B=0, C=2, D=1
#    Time: 6245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 - Expected P=1, Got P=1
#    Time: 6245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 18 PASSED
#    Time: 6245 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 starting
#    Time: 6265 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 - A=-1, B=1, C=0, D=0
#    Time: 6315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 - Expected P=-1, Got P=-1
#    Time: 6315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 17 PASSED
#    Time: 6315 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 starting
#    Time: 6335 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 - A=-1, B=1, C=0, D=1
#    Time: 6385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 - Expected P=0, Got P=0
#    Time: 6385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 16 PASSED
#    Time: 6385 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 starting
#    Time: 6405 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 - A=-1, B=1, C=1, D=0
#    Time: 6465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 - Expected P=-1, Got P=-1
#    Time: 6465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 15 PASSED
#    Time: 6465 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 starting
#    Time: 6485 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 - A=-1, B=1, C=1, D=1
#    Time: 6545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 - Expected P=0, Got P=0
#    Time: 6545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 14 PASSED
#    Time: 6545 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 starting
#    Time: 6565 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 - A=-1, B=1, C=2, D=0
#    Time: 6635 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 - Expected P=-1, Got P=-1
#    Time: 6635 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 13 PASSED
#    Time: 6635 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 starting
#    Time: 6655 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 - A=-1, B=1, C=2, D=1
#    Time: 6725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 - Expected P=0, Got P=0
#    Time: 6725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 12 PASSED
#    Time: 6725 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 starting
#    Time: 6745 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 - A=-1, B=-2, C=0, D=0
#    Time: 6795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 - Expected P=2, Got P=2
#    Time: 6795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 11 PASSED
#    Time: 6795 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 starting
#    Time: 6815 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 - A=-1, B=-2, C=0, D=1
#    Time: 6865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 - Expected P=3, Got P=3
#    Time: 6865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 10 PASSED
#    Time: 6865 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 starting
#    Time: 6885 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 - A=-1, B=-2, C=1, D=0
#    Time: 6945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 - Expected P=1, Got P=1
#    Time: 6945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 9 PASSED
#    Time: 6945 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 starting
#    Time: 6965 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 - A=-1, B=-2, C=1, D=1
#    Time: 7025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 - Expected P=2, Got P=2
#    Time: 7025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 8 PASSED
#    Time: 7025 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 7 starting
#    Time: 7045 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 7 - A=-1, B=-2, C=2, D=0
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 7 - Expected P=0, Got P=0
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 7 PASSED
#    Time: 7115 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 6 starting
#    Time: 7135 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 6 - A=-1, B=-2, C=2, D=1
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 6 - Expected P=1, Got P=1
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 6 PASSED
#    Time: 7205 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 starting
#    Time: 7225 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 - A=-1, B=-1, C=0, D=0
#    Time: 7275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 - Expected P=1, Got P=1
#    Time: 7275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 5 PASSED
#    Time: 7275 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 starting
#    Time: 7295 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 - A=-1, B=-1, C=0, D=1
#    Time: 7345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 - Expected P=2, Got P=2
#    Time: 7345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 4 PASSED
#    Time: 7345 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 starting
#    Time: 7365 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 - A=-1, B=-1, C=1, D=0
#    Time: 7425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 - Expected P=0, Got P=0
#    Time: 7425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 3 PASSED
#    Time: 7425 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 starting
#    Time: 7445 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 - A=-1, B=-1, C=1, D=1
#    Time: 7505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 - Expected P=1, Got P=1
#    Time: 7505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 2 PASSED
#    Time: 7505 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 starting
#    Time: 7525 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 - A=-1, B=-1, C=2, D=0
#    Time: 7595 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 - Expected P=0, Got P=0
#    Time: 7595 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 1 PASSED
#    Time: 7595 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 starting
#    Time: 7615 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 - A=-1, B=-1, C=2, D=1
#    Time: 7685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 - Expected P=1, Got P=1
#    Time: 7685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: Test 0 PASSED
#    Time: 7685 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Note: All tests completed
#    Time: 7705 ns  Iteration: 0  Instance: /arithmetic_unit_seq_tb
# ** Failure: TIMEOUT: Test taking too long
#    Time: 100 us  Iteration: 0  Instance: /arithmetic_unit_seq_tb
source compile_src.txt
# the project location is :  .
# removing libs
# creating library 
# compile vhdl sources
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:55 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture half_adder_arch of half_adder
# End time: 19:55:55 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:55 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture struct_arch of full_adder
# -- Compiling configuration full_adder_conf
# -- Loading entity full_adder
# -- Loading architecture struct_arch of full_adder
# -- Loading entity half_adder
# End time: 19:55:55 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:55 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder
# -- Compiling architecture struct_arch of signed_nbit_adder
# -- Compiling configuration signed_nbit_adder_conf
# -- Loading entity signed_nbit_adder
# -- Loading architecture struct_arch of signed_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:55:55 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:55 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/signed_overflow_nbit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder
# -- Compiling architecture struct_arch of signed_overflow_nbit_adder
# -- Compiling configuration signed_overflow_nbit_adder_conf
# -- Loading entity signed_overflow_nbit_adder
# -- Loading architecture struct_arch of signed_overflow_nbit_adder
# -- Loading entity full_adder
# -- Loading configuration full_adder_conf
# End time: 19:55:55 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:55 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/get_opposite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite
# -- Compiling architecture beh_arch of get_opposite
# ** Warning: ./SRC/RTL/get_opposite.vhd(60): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 19:55:55 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:55 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture booth_arch of multiplier
# End time: 19:55:55 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:55 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/four_to_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux
# -- Compiling architecture beh_arch of four_to_one_mux
# End time: 19:55:55 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:55 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/single_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_shift_right
# -- Compiling architecture beh_arch of single_shift_right
# End time: 19:55:55 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:56 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right
# -- Compiling architecture combinational_struct_arch of my_shift_right
# -- Compiling configuration my_shift_right_conf
# -- Loading entity my_shift_right
# -- Loading architecture combinational_struct_arch of my_shift_right
# -- Loading entity single_shift_right
# ** Warning: ./SRC/RTL/my_shift_right.vhd(86): (vcom-1263) Component configuration "all : single_shift_right" applies to no component instantiation statements.
# End time: 19:55:56 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:56 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_shift_right_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq
# -- Compiling architecture seq_beh_arch of my_shift_right_seq
# End time: 19:55:56 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:56 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit
# -- Compiling architecture struct_arch of arithmetic_unit
# -- Compiling configuration arithmetic_unit_conf
# -- Loading entity arithmetic_unit
# -- Loading architecture struct_arch of arithmetic_unit
# -- Loading entity multiplier
# -- Loading entity my_shift_right
# -- Loading entity signed_nbit_adder
# End time: 19:55:56 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:56 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_seq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq
# -- Compiling architecture struct_arch of arithmetic_unit_seq
# -- Compiling configuration arithmetic_unit_seq_conf
# -- Loading entity arithmetic_unit_seq
# -- Loading architecture struct_arch of arithmetic_unit_seq
# -- Loading entity multiplier
# -- Loading entity my_shift_right_seq
# -- Loading entity signed_nbit_adder
# End time: 19:55:56 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:56 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/my_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register
# -- Compiling architecture two_seg_arch of my_register
# End time: 19:55:56 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:56 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_RTL ./SRC/RTL/arithmetic_unit_top_lvl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_top_lvl
# -- Compiling architecture struct_arch of arithmetic_unit_top_lvl
# End time: 19:55:56 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:56 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/half_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder_tb
# -- Compiling architecture tb_arch of half_adder_tb
# -- Compiling configuration half_adder_tb_conf
# -- Loading entity half_adder_tb
# -- Loading architecture tb_arch of half_adder_tb
# -- Loading entity half_adder
# End time: 19:55:56 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:56 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/full_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_tb
# -- Compiling architecture tb_arch of full_adder_tb
# -- Compiling configuration full_adder_tb_conf
# -- Loading entity full_adder_tb
# -- Loading architecture tb_arch of full_adder_tb
# -- Loading entity full_adder
# End time: 19:55:56 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:56 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_nbit_adder_tb
# -- Compiling configuration signed_nbit_adder_tb_conf
# -- Loading entity signed_nbit_adder_tb
# -- Loading architecture tb_arch of signed_nbit_adder_tb
# -- Loading entity signed_nbit_adder
# End time: 19:55:57 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:57 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/signed_overflow_nbit_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity signed_overflow_nbit_adder_tb
# -- Compiling architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Compiling configuration signed_overflow_nbit_adder_tb_conf
# -- Loading entity signed_overflow_nbit_adder_tb
# -- Loading architecture tb_arch of signed_overflow_nbit_adder_tb
# -- Loading entity signed_overflow_nbit_adder
# End time: 19:55:57 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:57 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/get_opposite_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity get_opposite_tb
# -- Compiling architecture tb_arch of get_opposite_tb
# -- Compiling configuration get_opposite_tb_conf
# -- Loading entity get_opposite_tb
# -- Loading architecture tb_arch of get_opposite_tb
# -- Loading entity get_opposite
# End time: 19:55:57 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:57 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/four_to_one_mux_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity four_to_one_mux_tb
# -- Compiling architecture tb_arch of four_to_one_mux_tb
# -- Compiling configuration four_to_one_mux_tb_conf
# -- Loading entity four_to_one_mux_tb
# -- Loading architecture tb_arch of four_to_one_mux_tb
# -- Loading entity four_to_one_mux
# End time: 19:55:57 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:57 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/multiplier_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb_arch of multiplier_tb
# -- Compiling configuration multiplier_tb_conf
# -- Loading entity multiplier_tb
# -- Loading architecture tb_arch of multiplier_tb
# -- Loading package NUMERIC_STD
# -- Loading entity multiplier
# End time: 19:55:57 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:57 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/single_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_shift_right_tb
# -- Compiling architecture tb_arch of single_shift_right_tb
# -- Compiling configuration single_shift_right_tb_conf
# -- Loading entity single_shift_right_tb
# -- Loading architecture tb_arch of single_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity single_shift_right
# End time: 19:55:57 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:57 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_shift_right_tb
# -- Compiling architecture tb_arch of my_shift_right_tb
# -- Compiling configuration my_shift_right_tb_conf
# -- Loading entity my_shift_right_tb
# -- Loading architecture tb_arch of my_shift_right_tb
# -- Loading package NUMERIC_STD
# -- Loading entity my_shift_right
# End time: 19:55:57 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:57 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_shift_right_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_shift_right_seq_tb
# -- Compiling architecture tb_arch of my_shift_right_seq_tb
# -- Compiling configuration my_shift_right_seq_tb_conf
# -- Loading entity my_shift_right_seq_tb
# -- Loading architecture tb_arch of my_shift_right_seq_tb
# -- Loading entity my_shift_right_seq
# End time: 19:55:57 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:57 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/my_register_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_register_tb
# -- Compiling architecture tb_arch of my_register_tb
# -- Compiling configuration my_register_tb_conf
# -- Loading entity my_register_tb
# -- Loading architecture tb_arch of my_register_tb
# -- Loading entity my_register
# End time: 19:55:57 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:57 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_tb
# -- Compiling architecture tb_arch of arithmetic_unit_tb
# -- Compiling configuration arithmetic_unit_tb_conf
# -- Loading entity arithmetic_unit_tb
# -- Loading architecture tb_arch of arithmetic_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit
# End time: 19:55:58 on Jul 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_seq_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity arithmetic_unit_seq_tb
# -- Compiling architecture tb_arch of arithmetic_unit_seq_tb
# -- Compiling configuration arithmetic_unit_seq_tb_conf
# -- Loading entity arithmetic_unit_seq_tb
# -- Loading architecture tb_arch of arithmetic_unit_seq_tb
# -- Loading entity arithmetic_unit_seq
# End time: 19:55:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:55:58 on Jul 06,2025
# vcom -reportprogress 300 -work LIB_BENCH ./SRC/BENCH/arithmetic_unit_top_lvl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_unit_top_lvl_tb
# -- Compiling architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Compiling configuration arithmetic_unit_top_lvl_tb_conf
# -- Loading entity arithmetic_unit_top_lvl_tb
# -- Loading architecture tb_arch of arithmetic_unit_top_lvl_tb
# -- Loading package NUMERIC_STD
# -- Loading entity arithmetic_unit_top_lvl
# End time: 19:55:58 on Jul 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
