{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713325613511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713325613511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 11:46:53 2024 " "Processing started: Wed Apr 17 11:46:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713325613511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713325613511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off S1154007_q05 -c S1154007_q05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off S1154007_q05 -c S1154007_q05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713325613511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713325613761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713325613761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_06_stud/snake_top/updn_count.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_06_stud/snake_top/updn_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 updn_count " "Found entity 1: updn_count" {  } { { "C:/Users/Admin/Downloads/digital_lab_06_stud/snake_top/updn_count.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_06_stud/snake_top/updn_count.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713325619320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713325619320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_06_stud/snake_top/num_to_seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_06_stud/snake_top/num_to_seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_to_seg7 " "Found entity 1: num_to_seg7" {  } { { "C:/Users/Admin/Downloads/digital_lab_06_stud/snake_top/num_to_seg7.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_06_stud/snake_top/num_to_seg7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713325619320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713325619320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/admin/downloads/digital_lab_06_stud/snake_top/freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/admin/downloads/digital_lab_06_stud/snake_top/freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "C:/Users/Admin/Downloads/digital_lab_06_stud/snake_top/freq_div.v" "" { Text "C:/Users/Admin/Downloads/digital_lab_06_stud/snake_top/freq_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713325619320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713325619320 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "S1154007_q05.v(10) " "Verilog HDL Event Control warning at S1154007_q05.v(10): Event Control contains a complex event expression" {  } { { "S1154007_q05.v" "" { Text "D:/willy/S1154007_q05/S1154007_q05.v" 10 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1713325619320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1154007_q05.v 1 1 " "Found 1 design units, including 1 entities, in source file s1154007_q05.v" { { "Info" "ISGN_ENTITY_NAME" "1 S1154007_q05 " "Found entity 1: S1154007_q05" {  } { { "S1154007_q05.v" "" { Text "D:/willy/S1154007_q05/S1154007_q05.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713325619320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713325619320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "S1154007_q05 " "Elaborating entity \"S1154007_q05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713325619336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:f1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:f1\"" {  } { { "S1154007_q05.v" "f1" { Text "D:/willy/S1154007_q05/S1154007_q05.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713325619336 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "S1154007_q05.v" "" { Text "D:/willy/S1154007_q05/S1154007_q05.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713325619633 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713325619633 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713325619758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713325620070 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713325620070 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713325620086 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713325620086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713325620086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713325620086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713325620101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 11:47:00 2024 " "Processing ended: Wed Apr 17 11:47:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713325620101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713325620101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713325620101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713325620101 ""}
