

================================================================
== Vitis HLS Report for 'PixelStream2AXIBursts_Pipeline_bytes2aximm'
================================================================
* Date:           Mon Nov  4 21:37:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Filter2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        3|     2051|  9.999 ns|  6.836 us|    3|  2051|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- bytes2aximm  |        1|     2049|         3|          1|          1|  0 ~ 2048|       yes|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1"   --->   Operation 6 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loopWidth_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %loopWidth"   --->   Operation 7 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln102_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln102"   --->   Operation 8 'read' 'sext_ln102_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln102_cast = sext i59 %sext_ln102_read"   --->   Operation 9 'sext' 'sext_ln102_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem1, void @empty_20, i32 0, i32 0, void @empty_21, i32 64, i32 0, void @empty_22, void @empty_2, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %x_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x = load i12 %x_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 13 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.62ns)   --->   "%icmp_ln102 = icmp_eq  i12 %x, i12 %loopWidth_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 14 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.74ns)   --->   "%add_ln102 = add i12 %x, i12 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 15 'add' 'add_ln102' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %for.inc34.split.i, void %for.inc40.loopexit.i.exitStub" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 16 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i12 %x" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 17 'zext' 'zext_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buff_V_addr = getelementptr i256 %buff_V, i64 0, i64 %zext_ln102" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:105->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 18 'getelementptr' 'buff_V_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.20ns)   --->   "%buff_V_load = load i6 %buff_V_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:105->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 19 'load' 'buff_V_load' <Predicate = (!icmp_ln102)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 60> <RAM>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln102 = store i12 %add_ln102, i12 %x_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 20 'store' 'store_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i256 %gmem1, i64 %sext_ln102_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 21 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 0"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.20ns)   --->   "%buff_V_load = load i6 %buff_V_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:105->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 23 'load' 'buff_V_load' <Predicate = (!icmp_ln102)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 60> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:104->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 24 'specpipeline' 'specpipeline_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 25 'specloopname' 'specloopname_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.43ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %gmem1_addr, i256 %buff_V_load, i32 4294967295" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:105->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 26 'write' 'write_ln105' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc34.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 27 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln102]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_1                   (alloca           ) [ 0100]
loopWidth_read        (read             ) [ 0000]
sext_ln102_read       (read             ) [ 0000]
sext_ln102_cast       (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
x                     (load             ) [ 0000]
icmp_ln102            (icmp             ) [ 0110]
add_ln102             (add              ) [ 0000]
br_ln102              (br               ) [ 0000]
zext_ln102            (zext             ) [ 0000]
buff_V_addr           (getelementptr    ) [ 0110]
store_ln102           (store            ) [ 0000]
gmem1_addr            (getelementptr    ) [ 0101]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
buff_V_load           (load             ) [ 0101]
specpipeline_ln104    (specpipeline     ) [ 0000]
specloopname_ln102    (specloopname     ) [ 0000]
write_ln105           (write            ) [ 0000]
br_ln102              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln102">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="loopWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i59"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="x_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="loopWidth_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="12" slack="0"/>
<pin id="56" dir="0" index="1" bw="12" slack="0"/>
<pin id="57" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sext_ln102_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="59" slack="0"/>
<pin id="62" dir="0" index="1" bw="59" slack="0"/>
<pin id="63" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln102_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln105_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="256" slack="1"/>
<pin id="69" dir="0" index="2" bw="256" slack="1"/>
<pin id="70" dir="0" index="3" bw="1" slack="0"/>
<pin id="71" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="buff_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="256" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="12" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_V_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_V_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="sext_ln102_cast_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="59" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_cast/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="12" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="x_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="0"/>
<pin id="98" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln102_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="0"/>
<pin id="101" dir="0" index="1" bw="12" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln102_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln102_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln102_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="12" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="gmem1_addr_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="256" slack="0"/>
<pin id="123" dir="0" index="1" bw="59" slack="1"/>
<pin id="124" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="x_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="133" class="1005" name="sext_ln102_cast_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln102_cast "/>
</bind>
</comp>

<comp id="138" class="1005" name="icmp_ln102_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="142" class="1005" name="buff_V_addr_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="1"/>
<pin id="144" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_V_addr "/>
</bind>
</comp>

<comp id="147" class="1005" name="gmem1_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="256" slack="1"/>
<pin id="149" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="152" class="1005" name="buff_V_load_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="256" slack="1"/>
<pin id="154" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="buff_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="60" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="54" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="96" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="120"><net_src comp="105" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="50" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="136"><net_src comp="87" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="141"><net_src comp="99" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="74" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="150"><net_src comp="121" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="155"><net_src comp="81" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {3 }
 - Input state : 
	Port: PixelStream2AXIBursts_Pipeline_bytes2aximm : sext_ln102 | {1 }
	Port: PixelStream2AXIBursts_Pipeline_bytes2aximm : loopWidth | {1 }
	Port: PixelStream2AXIBursts_Pipeline_bytes2aximm : buff_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		x : 1
		icmp_ln102 : 2
		add_ln102 : 2
		br_ln102 : 3
		zext_ln102 : 2
		buff_V_addr : 3
		buff_V_load : 4
		store_ln102 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln102_fu_105      |    0    |    19   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln102_fu_99      |    0    |    12   |
|----------|----------------------------|---------|---------|
|   read   |  loopWidth_read_read_fu_54 |    0    |    0    |
|          | sext_ln102_read_read_fu_60 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln105_write_fu_66  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln102_cast_fu_87   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln102_fu_111     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    31   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  buff_V_addr_reg_142  |    6   |
|  buff_V_load_reg_152  |   256  |
|   gmem1_addr_reg_147  |   256  |
|   icmp_ln102_reg_138  |    1   |
|sext_ln102_cast_reg_133|   64   |
|      x_1_reg_126      |   12   |
+-----------------------+--------+
|         Total         |   595  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   31   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   595  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   595  |   40   |
+-----------+--------+--------+--------+
