
*** Running vivado
    with args -log morse_code_lock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source morse_code_lock.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source morse_code_lock.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/usr/local/Xilinx/IP_DS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/usr/local/Xilinx/MY_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top morse_code_lock -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7946 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1920.898 ; gain = 201.684 ; free physical = 198 ; free virtual = 3510
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'morse_code_lock' [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/sources_1/new/morsecodelockMY.vhd:57]
WARNING: [Synth 8-614] signal 'i_Rst' is read in the process but is not in the sensitivity list [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/sources_1/new/morsecodelockMY.vhd:171]
WARNING: [Synth 8-614] signal 'i_Rst' is read in the process but is not in the sensitivity list [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/sources_1/new/morsecodelockMY.vhd:192]
WARNING: [Synth 8-614] signal 'i_Rst' is read in the process but is not in the sensitivity list [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/sources_1/new/morsecodelockMY.vhd:273]
WARNING: [Synth 8-614] signal 'i_Rst' is read in the process but is not in the sensitivity list [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/sources_1/new/morsecodelockMY.vhd:345]
WARNING: [Synth 8-614] signal 'i_Rst' is read in the process but is not in the sensitivity list [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/sources_1/new/morsecodelockMY.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'morse_code_lock' (1#1) [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/sources_1/new/morsecodelockMY.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1982.648 ; gain = 263.434 ; free physical = 229 ; free virtual = 3543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1985.617 ; gain = 266.402 ; free physical = 226 ; free virtual = 3540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1985.617 ; gain = 266.402 ; free physical = 226 ; free virtual = 3540
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.617 ; gain = 0.000 ; free physical = 219 ; free virtual = 3533
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/constrs_1/new/morse_code_lock.xdc]
Finished Parsing XDC File [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/constrs_1/new/morse_code_lock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/constrs_1/new/morse_code_lock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/morse_code_lock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/morse_code_lock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2121.352 ; gain = 0.000 ; free physical = 108 ; free virtual = 3437
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2121.352 ; gain = 0.000 ; free physical = 108 ; free virtual = 3437
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 179 ; free virtual = 3512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 179 ; free virtual = 3512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 179 ; free virtual = 3512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'morse_code_lock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                s_locked |                              000 |                              000
           s_firstletter |                              001 |                              001
          s_secondletter |                              010 |                              010
             s_wrongcode |                              011 |                              100
              s_unlocked |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'morse_code_lock'
WARNING: [Synth 8-327] inferring latch for variable 'r_ONPeriodsLEDSuccess_reg[1]' [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/sources_1/new/morsecodelockMY.vhd:379]
WARNING: [Synth 8-327] inferring latch for variable 'r_LEDCE_reg' [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/sources_1/new/morsecodelockMY.vhd:349]
WARNING: [Synth 8-327] inferring latch for variable 'r_ONPeriodsLEDSuccess_reg[0]' [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/sources_1/new/morsecodelockMY.vhd:379]
WARNING: [Synth 8-327] inferring latch for variable 'r_ONPeriodsLEDFailure_reg[1]' [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/sources_1/new/morsecodelockMY.vhd:380]
WARNING: [Synth 8-327] inferring latch for variable 'r_ONPeriodsLEDFailure_reg[2]' [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/sources_1/new/morsecodelockMY.vhd:380]
WARNING: [Synth 8-327] inferring latch for variable 'r_ONPeriodsLEDSuccess_reg[2]' [/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.srcs/sources_1/new/morsecodelockMY.vhd:379]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 171 ; free virtual = 3506
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 5     
	   2 Input     20 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 15    
	   3 Input     20 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module morse_code_lock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 5     
	   2 Input     20 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 15    
	   3 Input     20 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][0]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][1]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][2]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][3]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][4]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][5]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][6]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][7]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][8]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][9]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][10]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][11]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][12]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][13]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][14]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][15]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][16]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][17]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][18]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[0][19]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][0]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][1]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][2]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][3]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][4]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][5]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][6]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][7]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][8]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][9]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][10]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][11]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][12]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][13]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][14]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][15]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][16]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][17]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][18]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[1][19]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][0]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][1]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][2]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][3]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][4]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][5]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][6]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][7]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][8]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][9]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][10]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][11]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][12]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][13]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][14]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][15]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][16]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][17]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][18]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[1][19]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][0]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][1]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][2]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][3]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][4]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][5]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][6]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][7]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][8]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][9]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][10]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][11]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][12]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][13]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][14]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][15]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][16]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][17]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][18]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDFailure_reg[2][19]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][0]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][1]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][2]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][3]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][4]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][5]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][6]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][7]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][8]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][9]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][10]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][11]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][12]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][13]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\r_ONPeriodsLEDSuccess_reg[2][14] )
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][15]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][16]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][17]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'r_ONPeriodsLEDSuccess_reg[2][18]' (LD) to 'r_ONPeriodsLEDSuccess_reg[2][19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_ONPeriodsLEDSuccess_reg[2][19] )
WARNING: [Synth 8-3332] Sequential element (r_ONPeriodsLEDSuccess_reg[2][14]) is unused and will be removed from module morse_code_lock.
WARNING: [Synth 8-3332] Sequential element (r_ONPeriodsLEDSuccess_reg[2][19]) is unused and will be removed from module morse_code_lock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 151 ; free virtual = 3491
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 114 ; free virtual = 3336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 115 ; free virtual = 3342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 122 ; free virtual = 3355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 119 ; free virtual = 3358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 119 ; free virtual = 3358
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 119 ; free virtual = 3358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 119 ; free virtual = 3358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 119 ; free virtual = 3358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 119 ; free virtual = 3358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    86|
|3     |LUT1   |    12|
|4     |LUT2   |   430|
|5     |LUT3   |     8|
|6     |LUT4   |    71|
|7     |LUT5   |    39|
|8     |LUT6   |    32|
|9     |FDCE   |   193|
|10    |FDPE   |     4|
|11    |FDRE   |     3|
|12    |LDC    |     1|
|13    |IBUF   |     3|
|14    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   886|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2121.352 ; gain = 402.137 ; free physical = 119 ; free virtual = 3358
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2121.352 ; gain = 266.402 ; free physical = 174 ; free virtual = 3413
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2121.359 ; gain = 402.137 ; free physical = 174 ; free virtual = 3413
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2121.359 ; gain = 0.000 ; free physical = 241 ; free virtual = 3483
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2121.359 ; gain = 0.000 ; free physical = 182 ; free virtual = 3426
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2121.359 ; gain = 661.617 ; free physical = 314 ; free virtual = 3558
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2121.359 ; gain = 0.000 ; free physical = 314 ; free virtual = 3558
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/maxim/Vivado/Lab4/MORSE_CODE/MORSE_CODE.runs/synth_1/morse_code_lock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file morse_code_lock_utilization_synth.rpt -pb morse_code_lock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 31 17:00:30 2020...
