Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[13:38:14.417697] Configured Lic search path (21.01-s002): /escnfs/home/csesoft/cadence/installs/license.txt

Version: 21.18-s082_1, built Tue Jul 18 10:08:41 PDT 2023
Options: -files synth_step_by_step.tcl -log genus_riscv_5ns_lp.log 
Date:    Sat May 03 13:38:14 2025
Host:    student06.cse.nd.edu (x86_64 w/Linux 3.10.0-1160.11.1.el7.x86_64) (4cores*8cpus*2physical cpus*Quad-Core AMD Opteron(tm) Processor 2356 512KB) (32845376KB)
PID:     13704
OS:      Red Hat Enterprise Linux Server release 7.7 (Maipo)


[13:38:14.056945] Periodic Lic check successful
[13:38:14.056962] Feature usage summary:
[13:38:14.056963] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (44 seconds elapsed).

#@ Processing -files option
@genus 1> source synth_step_by_step.tcl
#@ Begin verbose source ./synth_step_by_step.tcl
@file(synth_step_by_step.tcl) 5: set LIB_PATH /escnfs/courses/sp25-cse-40762.01/public/intel16libs_2025/std_cells
@file(synth_step_by_step.tcl) 8: set seq_lib ${LIB_PATH}/lib224_b15_7t_108pp_base_lp_tttt_0p950v_25c_tttt_ctyp_nldm.lib.gz
@file(synth_step_by_step.tcl) 9: set base_lib ${LIB_PATH}/lib224_b15_7t_108pp_seq_lp_tttt_0p950v_25c_tttt_ctyp_nldm.lib.gz
@file(synth_step_by_step.tcl) 12: read_libs [list $seq_lib $base_lib]

Threads Configured:6

  Message Summary for Library both libraries:
  *******************************************
  An unsupported construct was detected in this library. [LBR-40]: 721
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.950000, 25.000000) in library 'lib224_b15_7t_108pp_base_lp_tttt_0p950v_25c_tttt_ctyp_nldm.lib.gz'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.950000, 25.000000) in library 'lib224_b15_7t_108pp_seq_lp_tttt_0p950v_25c_tttt_ctyp_nldm.lib.gz'.
@file(synth_step_by_step.tcl) 18: set_db hdl_array_naming_style "%s\[%d\]"
  Setting attribute of root '/': 'hdl_array_naming_style' = %s[%d]
@file(synth_step_by_step.tcl) 19: set_db hdl_instance_array_naming_style "%s\[%d\]"
  Setting attribute of root '/': 'hdl_instance_array_naming_style' = %s[%d]
@file(synth_step_by_step.tcl) 20: set_db remove_assigns true
  Setting attribute of root '/': 'remove_assigns' = true
@file(synth_step_by_step.tcl) 23: set RTL_PATH ../src/
@file(synth_step_by_step.tcl) 26: set DESIGN_NAME riscv_stub
@file(synth_step_by_step.tcl) 29: foreach file [glob -nocomplain -type f $RTL_PATH/*.sv] {
	puts "Reading file: $file"
	read_hdl -sv $file
}
Reading file: ../src/fused_mac.sv
Reading file: ../src/jtag_interface.sv
Reading file: ../src/riscv_stub.sv
Reading file: ../src/riscv_stub_sj.sv
@file(synth_step_by_step.tcl) 36: elaborate
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fused_mac' from file '../src/fused_mac.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fused_mac' with default parameters value.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'tree_adder_result' in module 'fused_mac' in file '../src/fused_mac.sv' on line 52, column 36, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fused_mac'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'jtag_interface' from file '../src/jtag_interface.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'jtag_interface' in file '../src/jtag_interface.sv' on line 25.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'jtag_interface'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'riscv_stub' from file '../src/riscv_stub.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'riscv_stub' with default parameters value.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'ID_EX_pc' in module 'riscv_stub' in file '../src/riscv_stub.sv' on line 49.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'ID_EX_rs1_data' in module 'riscv_stub' in file '../src/riscv_stub.sv' on line 49.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'alu_op' in module 'riscv_stub' modeled as latch instead of wire in file '../src/riscv_stub.sv' on line 70, column 20.
        : The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'alu_src' in module 'riscv_stub' modeled as latch instead of wire in file '../src/riscv_stub.sv' on line 71, column 24.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'riscv_stub'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'riscv_stub_sj' from file '../src/riscv_stub_sj.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'riscv_stub_sj' with default parameters value.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'IF_ID_pc' in module 'riscv_stub_sj' in file '../src/riscv_stub_sj.sv' on line 48.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'mem_read' in module 'riscv_stub_sj' in file '../src/riscv_stub_sj.sv' on line 70.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'ID_EX_pc' in module 'riscv_stub_sj' in file '../src/riscv_stub_sj.sv' on line 49.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'ID_EX_mem_read' in module 'riscv_stub_sj' in file '../src/riscv_stub_sj.sv' on line 53.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'EX_MEM_mem_read' in module 'riscv_stub_sj' in file '../src/riscv_stub_sj.sv' on line 56.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'MEM_WB_alu_result' in module 'riscv_stub_sj' in file '../src/riscv_stub_sj.sv' on line 57.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'riscv_stub_sj'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: fused_mac, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: fused_mac, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: jtag_interface, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: jtag_interface, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: riscv_stub, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: riscv_stub, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         2.00 | 
| hlo_clip           |       0 |       0 |         1.00 | 
---------------------------------------------------------
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: riscv_stub_sj, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: riscv_stub_sj, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         1.00 | 
| hlo_clip           |       0 |       0 |         1.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(synth_step_by_step.tcl) 42: set CONST_PATH ./constraints
@file(synth_step_by_step.tcl) 44: current_design [get_db designs  $DESIGN_NAME]
@file(synth_step_by_step.tcl) 46: foreach file [glob -nocomplain -type f $CONST_PATH/*.sdc] {
	puts "Reading file: $file"
	read_sdc $file
}
Reading file: ./constraints/fused_mac.sdc
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      4 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.02)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.02)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      2 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
Reading file: ./constraints/riscv_stub.sdc
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'clk'
        : A new clock has been defined with the same name as an existing clock.
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/clk'.
        : Existing exception had a name conflict with the newly created exception. The exception created at a later time is maintained.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      4 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.03)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(synth_step_by_step.tcl) 52: set_db / .syn_generic_effort medium
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(synth_step_by_step.tcl) 53: syn_generic

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 17.9 ps std_slew: 4.4 ps std_load: 2.7 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: riscv_stub, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.037s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        37.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 45 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'riscv_stub' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 1.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:39:12 (May03) |  477.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: riscv_stub, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.032s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        32.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: riscv_stub, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.017s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        17.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 12, runtime: 0.032s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.007s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.038s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.005s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 2, runtime: 0.005s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.007s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.007s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.001s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      12 |        32.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         1.00 | 
| hlo_chop_mux              |       0 |       0 |         2.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         2.00 | 
| hlo_mux_consolidation     |       0 |       0 |         7.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         2.00 | 
| hlo_inequality_transform  |       0 |       0 |        38.00 | 
| hlo_reconv_opt            |       0 |       0 |         2.00 | 
| hlo_restructure           |       0 |       0 |         5.00 | 
| hlo_common_select_muxopto |       0 |       2 |         5.00 | 
| hlo_identity_transform    |       0 |       0 |         7.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         7.00 | 
| hlo_optimize_datapath     |       0 |       0 |         1.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         2.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         1.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 3
Number of non-ctl's : 11
mux_alu_op_136_88 mux_alu_op_152_89 g94 g1467 g1468 mux_alu_op_130_15 mux_alu_src_130_15 mux_cmbsop_mem_read_201_15 mux_alu_op_136_23 mux_alu_op_152_23 mux_137_2385 
SOP DEBUG : Module= riscv_stub, Cluster= ctl_136_23, ctl= 7, Non-ctl= 11
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_136_23.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'riscv_stub':
          sop(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'riscv_stub'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in riscv_stub':
	  (add_180_21, add_103_59)
	  (sub_290_44, add_289_44)

PORT: <0> {
  1  : 1'b1
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b1
}
PORT: <0> {
  1  : 1'b1
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b1
}
Number of non-ctl's : 1
g2609 
SOP DEBUG : Module= CDN_DP_region_0_0_c1, Cluster= ctl_opcode_130_15_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_opcode_130_15_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c2 in riscv_stub':
	  (add_180_21, add_103_59)
	  (sub_290_44, add_289_44)

Number of non-ctl's : 1
g2609 
SOP DEBUG : Module= CDN_DP_region_0_0_c2, Cluster= ctl_opcode_130_15_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_opcode_130_15_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c3 in riscv_stub':
	  (add_180_21, add_103_59)
	  (sub_290_44, add_289_44)

PORT: <0> {
  1  : 1'b1
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b1
}
PORT: <0> {
  1  : 1'b1
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b1
}
Number of non-ctl's : 1
g2609 
SOP DEBUG : Module= CDN_DP_region_0_0_c3, Cluster= ctl_opcode_130_15_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_opcode_130_15_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c4 in riscv_stub':
	  (add_180_21, add_103_59)
	  (sub_290_44, add_289_44)

PORT: <0> {
  1  : 1'b1
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b1
}
PORT: <0> {
  1  : 1'b1
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b1
}
Number of non-ctl's : 1
g2609 
SOP DEBUG : Module= CDN_DP_region_0_0_c4, Cluster= ctl_opcode_130_15_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_opcode_130_15_create.
PORT: <0> {
  1  : 1'b1
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b1
}
PORT: <0> {
  1  : 1'b1
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b0
}
PORT: <0> {
  1  : 1'b0
  0  : 1'b1
}
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c5 in riscv_stub':
	  (add_180_21, add_103_59)
	  (sub_290_44, add_289_44)

Number of non-ctl's : 1
g2609 
SOP DEBUG : Module= CDN_DP_region_0_0_c5, Cluster= ctl_opcode_130_15_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_opcode_130_15_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in riscv_stub':
	  (add_180_21, add_103_59)
	  (sub_290_44, add_289_44)

Number of non-ctl's : 1
g2609 
SOP DEBUG : Module= CDN_DP_region_0_0_c6, Cluster= ctl_opcode_130_15_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_opcode_130_15_create.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in riscv_stub: area: 4459915064 ,dp = 21 mux = 19 sg = slow         worst_clk_period: -1.0000 
    wns: 455127  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  146079605  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_0_c1 in riscv_stub: area: 4168557664 ,dp = 15 mux = 21 sg = fast         worst_clk_period: -1.0000 
    wns: 455403  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  146109139  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c2 in riscv_stub: area: 4193706408 ,dp = 14 mux = 23 sg = very_slow    worst_clk_period: -1.0000 
    wns: 455625  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  146123347  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_0_0_c3 in riscv_stub: area: 4168557664 ,dp = 15 mux = 21 sg = very_fast    worst_clk_period: -1.0000 
    wns: 455403  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  146109139  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c4 in riscv_stub: area: 4168557664 ,dp = 15 mux = 21 sg = very_fast    worst_clk_period: -1.0000 
    wns: 455403  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  146109139  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c5 in riscv_stub: area: 4168557664 ,dp = 15 mux = 21 sg = very_fast    worst_clk_period: -1.0000 
    wns: 455403  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  146109139  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c6 in riscv_stub: area: 4193706408 ,dp = 14 mux = 23 sg = very_fast    worst_clk_period: -1.0000 
    wns: 455625  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  146123347  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

Not considering config 7 due to bailout. 
Best config: CDN_DP_region_0_0_c5 in riscv_stub: area: 4168557664 ,dp = 15 mux = 21 sg = very_fast    worst_clk_period: -1.0000 
    wns: 455403  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  146109139  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 4168557664.  Fastest config wns;  455403
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       4459915064         4168557664         4193706408         4168557664         4168557664         4168557664         4193706408  
##>            WNS        -45512.70          -45540.30          -45562.50          -45540.30          -45540.30          -45540.30          -45562.50  
##>            TNS        146079605          146109139          146123347          146109139          146109139          146109139          146123347  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  2                  2                  2                  2                  2                  2  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  2                  0                  2                  2                  2                  0  
##>     Runtime(s)                0                  4                  3                  4                  4                  4                  3  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c5
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             4459915064 (       )    -45512.70 (        )  146079605 (        )                    0 (       )              
##> datapath_rewrite_one_def       START             4459915064 (  +0.00)    -45512.70 (   +0.00)  146079605 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             4459915064 (  +0.00)    -45512.70 (   +0.00)  146079605 (       0)                    0 (  +0.00)              
##>                                  END             4456848144 (  -0.07)    -45512.70 (   +0.00)  146079605 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             4456848144 (  +0.00)    -45512.70 (   +0.00)  146079605 (       0)                    0 (  +0.00)              
##>                                  END             4456848144 (  +0.00)    -45512.70 (   +0.00)  146079605 (       0)                    0 (  +0.00)           0  
##>                                  END             4456848144 (  -0.07)    -45512.70 (   +0.00)  146079605 (       0)                    0 (  +0.00)           0  
##> speculate_in_gdef              START             4456848144 (  +0.00)    -45512.70 (   +0.00)  146079605 (       0)                    0 (  +0.00)              
##>  pre_speculate_mux_merge       START             4456848144 (  +0.00)    -45512.70 (   +0.00)  146079605 (       0)                    0 (  +0.00)              
##>                                  END             4456848144 (  +0.00)    -45512.70 (   +0.00)  146079605 (       0)                    0 (  +0.00)           0  
##>                                  END             4478929968 (  +0.50)    -45512.70 (   +0.00)  146065205 (  -14400)                    0 (  +0.00)           0  
##> csa_opto                       START             4478929968 (  +0.00)    -45512.70 (   +0.00)  146065205 (       0)                    0 (  +0.00)              
##>                                  END             4478929968 (  +0.00)    -45512.70 (   +0.00)  146065205 (       0)                    0 (  +0.00)           0  
##>                                  END             4478929968 (  +0.43)    -45512.70 (   +0.00)  146065205 (  -14400)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             4478929968 (  +0.00)    -45512.70 (   +0.00)  146065205 (       0)                    0 (  +0.00)              
##>                                  END             4478929968 (  +0.00)    -45512.70 (   +0.00)  146065205 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             4478929968 (  +0.00)    -45512.70 (   +0.00)  146065205 (       0)                    0 (  +0.00)              
##>                                  END             4478929968 (  +0.00)    -45512.70 (   +0.00)  146065205 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             4478929968 (  +0.00)    -45512.70 (   +0.00)  146065205 (       0)                    0 (  +0.00)              
##>                                  END             4478929968 (  +0.00)    -45512.70 (   +0.00)  146065205 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             4478929968 (  +0.00)    -45512.70 (   +0.00)  146065205 (       0)                    0 (  +0.00)              
##>                                  END             4271299484 (  -4.64)    -45540.00 (  -27.30)  146109094 (   43889)                    0 (  +0.00)           1  
##>datapath_rewrite_post_share     START             4271299484 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4271299484 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             4271299484 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4271299484 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START             4271299484 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START             4271299484 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4271299484 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>                                  END             4271299484 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             4271299484 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4271299484 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             4271299484 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4270072716 (  -0.03)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             4270072716 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             4270072716 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             4270072716 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  -0.22)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>                                  END             4260871956 (  -0.22)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##> speculate_in_gdef              START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>  pre_speculate_mux_merge       START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>                                  END             4260871956 (  -0.22)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##> speculate_in_gdef              START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>  pre_speculate_mux_merge       START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>                                  END             4260871956 (  +0.00)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             4248910968 (  -0.28)    -45540.00 (   +0.00)  146109094 (       0)                    0 (  +0.00)              
##>                                  END             4206587472 (  -1.00)    -45540.00 (   +0.00)  146108947 (    -147)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             4206587472 (  +0.00)    -45540.00 (   +0.00)  146108947 (       0)                    0 (  +0.00)              
##>                                  END             4206587472 (  +0.00)    -45540.00 (   +0.00)  146108947 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             4206587472 (  +0.00)    -45540.00 (   +0.00)  146108947 (       0)                    0 (  +0.00)              
##>                                  END             4168557664 (  -0.90)    -45540.30 (   -0.30)  146109139 (     192)                    0 (  +0.00)           0  
##>speculate_in_gdef               START             4168557664 (  +0.00)    -45540.30 (   +0.00)  146109139 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START             4168557664 (  +0.00)    -45540.30 (   +0.00)  146109139 (       0)                    0 (  +0.00)              
##>                                  END             4168557664 (  +0.00)    -45540.30 (   +0.00)  146109139 (       0)                    0 (  +0.00)           0  
##>                                  END             4168557664 (  +0.00)    -45540.30 (   +0.00)  146109139 (       0)                    0 (  +0.00)           0  
##>create_score                    START             4168557664 (  +0.00)    -45540.30 (   +0.00)  146109139 (       0)                    0 (  +0.00)              
##>                                  END             4168557664 (  +0.00)    -45540.30 (   +0.00)  146109139 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_0_0_c5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(2)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'riscv_stub'.
Number of big hc bmuxes after = 3
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: riscv_stub, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: riscv_stub, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.021s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         1.00 | 
| hlo_mux_reorder     |       0 |       0 |        21.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: riscv_stub, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.736s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       736.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                      Message Text                        |
------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    8 |Processing multi-dimensional arrays.                      |
| CDFG-372    |Info    |   38 |Bitwidth mismatch in assignment.                          |
|             |        |      |Review and make sure the mismatch is unintentional. Genus |
|             |        |      | can possibly issue bitwidth mismatch warning for         |
|             |        |      | explicit assignments present in RTL as-well-as for       |
|             |        |      | implicit assignments inferred by the tool. For example,  |
|             |        |      | in case of enum declaration without value, the tool will |
|             |        |      | implicitly assign value to the enum variables. It also   |
|             |        |      | issues the warning for any bitwidth mismatch that        |
|             |        |      | appears in this implicit assignment.                     |
| CDFG-373    |Info    |    2 |Sign mismatch in assignment.                              |
| CDFG-472    |Warning |    1 |Unreachable statements for case item.                     |
| CDFG-508    |Warning |    8 |Removing unused register.                                 |
|             |        |      |Genus removes the flip-flop or latch inferred for an      |
|             |        |      | unused signal or variable. To preserve the flip-flop or  |
|             |        |      | latch, set the hdl_preserve_unused_registers attribute   |
|             |        |      | to true or use a pragma in the RTL.                      |
| CDFG-738    |Info    |   45 |Common subexpression eliminated.                          |
| CDFG-739    |Info    |   45 |Common subexpression kept.                                |
| CDFG-769    |Info    |    6 |Identified sum-of-products logic to be optimized during   |
|             |        |      | syn_generic.                                             |
| CDFG-818    |Warning |    3 |Using default parameter value for module elaboration.     |
| CDFG2G-615  |Warning |    2 |Generated logic differs from the expected logic.          |
|             |        |      |The logic generated for an always_comb, always_latch or   |
|             |        |      | always_ff process may not match the behavior specified   |
|             |        |      | in the input HDL.                                        |
| CDFG2G-616  |Info    |    2 |Latch inferred. Check and revisit your RTL if this is not |
|             |        |      | the intended behavior.                                   |
|             |        |      |Use the attributes 'set_attribute hdl_error_on_latch      |
|             |        |      | true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)     |
|             |        |      | to issue an error when a latch is inferred. Use the      |
|             |        |      | attributes 'set_attributes hdl_latch_keep_feedback       |
|             |        |      | true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) |
|             |        |      | to infer combinational logic rather than a latch in case |
|             |        |      | a variable is explicitly assigned to itself.             |
| CWD-19      |Info    |   82 |An implementation was inferred.                           |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                           |
| DPOPT-3     |Info    |    1 |Implementing datapath configurations.                     |
| DPOPT-4     |Info    |    1 |Done implementing datapath configurations.                |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                             |
| DPOPT-10    |Info    |    9 |Optimized a mux chain.                                    |
| ELAB-1      |Info    |    4 |Elaborating Design.                                       |
| ELAB-3      |Info    |    4 |Done Elaborating Design.                                  |
| ELABUTL-125 |Warning |    1 |Undriven signal detected.                                 |
|             |        |      |The undriven signal handling can be controlled by setting |
|             |        |      | the attribute 'hdl_unconnected_value' before syn_generic |
|             |        |      | command.                                                 |
| GLO-34      |Info    |    1 |Deleting instances not driving any primary outputs.       |
|             |        |      |Optimizations such as constant propagation or redundancy  |
|             |        |      | removal could change the connections so a hierarchical   |
|             |        |      | instance does not drive any primary outputs anymore. To  |
|             |        |      | see the list of deleted hierarchical instances, set the  |
|             |        |      | 'information_level' attribute to 2 or above. If the      |
|             |        |      | message is truncated set the message attribute           |
|             |        |      | 'truncate' to false to see the complete list. To prevent |
|             |        |      | this optimization, set the 'delete_unloaded_insts'       |
|             |        |      | root/subdesign attribute to 'false' or 'preserve'        |
|             |        |      | instance attribute to 'true'.                            |
| LBR-40      |Info    |  721 |An unsupported construct was detected in this library.    |
|             |        |      |Check to see if this construct is really needed for       |
|             |        |      | synthesis. Many liberty constructs are not actually      |
|             |        |      | required.                                                |
| LBR-162     |Info    |  150 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have   |
|             |        |      | been processed.                                          |
|             |        |      |Setting the 'timing_sense' to non_unate.                  |
| LBR-170     |Info    | 2092 |Ignoring specified timing sense.                          |
|             |        |      |Timing sense should never be set with 'rising_edge' or    |
|             |        |      | 'falling_edge' timing type.                              |
| LBR-412     |Info    |    2 |Created nominal operating condition.                      |
|             |        |      |The nominal operating condition is represented, either by |
|             |        |      | the nominal PVT values specified in the library source   |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respect |
|             |        |      | ively), or by the default PVT values (1.0,1.0,1.0).      |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.              |
| RTLOPT-30   |Info    |    6 |Accepted resource sharing opportunity.                    |
| SYNTH-1     |Info    |    1 |Synthesizing.                                             |
| TIM-101     |Warning |    1 |Replacing existing clock definition.                      |
|             |        |      |A new clock has been defined with the same name as an     |
|             |        |      | existing clock.                                          |
| TIM-304     |Info    |    1 |Replacing an existing timing exception with another.      |
|             |        |      |Existing exception had a name conflict with the newly     |
|             |        |      | created exception. The exception created at a later time |
|             |        |      | is maintained.                                           |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                 |
------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 529 combo usable cells and 150 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][31]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][30]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][29]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][28]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][27]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][26]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][25]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][24]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][23]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][22]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][21]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][20]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][19]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][18]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][17]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][16]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][15]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_reg[0][12]'. The constant is '0'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-45'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_file_reg[0][19]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-12'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 sequential instances.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                          Message Text                            |
------------------------------------------------------------------------------------------
| GLO-12 |Info |   32 |Replacing a flip-flop with a logic constant 0.                    |
|        |     |      |To prevent this optimization, set the 'optimize_constant_0_flops' |
|        |     |      | root attribute to 'false' or 'optimize_constant_0_seq' instance  |
|        |     |      | attribute to 'false'. You can also see the complete list of      |
|        |     |      | deleted sequential with command 'report sequential -deleted'     |
|        |     |      | (on Reason 'constant0').                                         |
| GLO-34 |Info |    2 |Deleting instances not driving any primary outputs.               |
|        |     |      |Optimizations such as constant propagation or redundancy removal  |
|        |     |      | could change the connections so a hierarchical instance does not |
|        |     |      | drive any primary outputs anymore. To see the list of deleted    |
|        |     |      | hierarchical instances, set the 'information_level' attribute to |
|        |     |      | 2 or above. If the message is truncated set the message          |
|        |     |      | attribute 'truncate' to false to see the complete list. To       |
|        |     |      | prevent this optimization, set the 'delete_unloaded_insts'       |
|        |     |      | root/subdesign attribute to 'false' or 'preserve' instance       |
|        |     |      | attribute to 'true'.                                             |
| GLO-42 |Info |   11 |Equivalent sequential instances have been merged.                 |
|        |     |      |To prevent merging of sequential instances, set the               |
|        |     |      | 'optimize_merge_flops' and 'optimize_merge_latches' root         |
|        |     |      | attributes to 'false' or the 'optimize_merge_seq' instance       |
|        |     |      | attribute to 'false'.                                            |
| GLO-45 |Info |   32 |Replacing the synchronous part of an always feeding back          |
|        |     |      | flip-flop with a logic constant.                                 |
|        |     |      |To prevent this optimization, set                                 |
|        |     |      | 'optimize_constant_feedback_seqs' root attribute to 'false'. The |
|        |     |      | instance attribute 'optimize_constant_feedback_seq' controls     |
|        |     |      | this optimization.                                               |
| GLO-51 |Info |    5 |Hierarchical instance automatically ungrouped.                    |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow    |
|        |     |      | for better area or timing optimization. To prevent this ungroup, |
|        |     |      | set the root-level attribute 'auto_ungroup' to 'none'. You can   |
|        |     |      | also prevent individual ungroup with setting the attribute       |
|        |     |      | 'ungroup_ok' of instances or modules to 'false'.                 |
------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack: -45427 ps
Target path end-point (Pin: EX_MEM_alu_result_reg[29]/d)


State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1406        5        100.0
Excluded from State Retention    1406        5        100.0
    - Will not convert           1406        5        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1406        5        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'pc_reg_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'IF_ID_pc_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'IF_ID_pc_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc_reg_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ID_EX_pc4_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'EX_MEM_pc4_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'MEM_WB_pc4_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 sequential instances.
PBS_Generic_Opt-Post - Elapsed_Time 227, CPU_Time 228.59189600000002
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:39:12 (May03) |  477.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:38(00:04:32) |  00:03:48(00:03:50) | 100.0(100.0) |   13:43:02 (May03) |  909.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:39:12 (May03) |  477.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:38(00:04:32) |  00:03:48(00:03:50) |  99.6( 99.6) |   13:43:02 (May03) |  909.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:39(00:04:33) |  00:00:01(00:00:01) |   0.4(  0.4) |   13:43:03 (May03) |  909.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            3         -         -      5170      7983       477
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -     14317     10928       909
##>G:Misc                             227
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      231
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'riscv_stub' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(synth_step_by_step.tcl) 56: set_db / .syn_map_effort medium
  Setting attribute of root '/': 'syn_map_effort' = medium
@file(synth_step_by_step.tcl) 62: set_db [get_db lib_cells *b0mc*] .avoid false
@file(synth_step_by_step.tcl) 63: set_db [get_db lib_cells *b0mc*] .dont_use false
@file(synth_step_by_step.tcl) 65: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 17.9 ps std_slew: 4.4 ps std_load: 2.7 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'riscv_stub' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 529 combo usable cells and 150 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:39:12 (May03) |  477.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:38(00:04:32) |  00:03:48(00:03:50) |  99.1( 99.6) |   13:43:02 (May03) |  909.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:39(00:04:33) |  00:00:01(00:00:01) |   0.4(  0.4) |   13:43:03 (May03) |  909.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:33) |  00:00:01(00:00:00) |   0.4(  0.0) |   13:43:03 (May03) |  909.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:39:12 (May03) |  477.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:38(00:04:32) |  00:03:48(00:03:50) |  99.1( 99.1) |   13:43:02 (May03) |  909.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:39(00:04:33) |  00:00:01(00:00:01) |   0.4(  0.4) |   13:43:03 (May03) |  909.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:33) |  00:00:01(00:00:00) |   0.4(  0.0) |   13:43:03 (May03) |  909.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:34) |  00:00:00(00:00:01) |   0.0(  0.4) |   13:43:04 (May03) |  909.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 529 combo usable cells and 150 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                         Message Text                           |
------------------------------------------------------------------------------------------
| GLO-12   |Info |    5 |Replacing a flip-flop with a logic constant 0.                  |
|          |     |      |To prevent this optimization, set the                           |
|          |     |      | 'optimize_constant_0_flops' root attribute to 'false' or       |
|          |     |      | 'optimize_constant_0_seq' instance attribute to 'false'. You   |
|          |     |      | can also see the complete list of deleted sequential with      |
|          |     |      | command 'report sequential -deleted' (on Reason 'constant0').  |
| GLO-34   |Info |    1 |Deleting instances not driving any primary outputs.             |
|          |     |      |Optimizations such as constant propagation or redundancy        |
|          |     |      | removal could change the connections so a hierarchical         |
|          |     |      | instance does not drive any primary outputs anymore. To see    |
|          |     |      | the list of deleted hierarchical instances, set the            |
|          |     |      | 'information_level' attribute to 2 or above. If the message is |
|          |     |      | truncated set the message attribute 'truncate' to false to see |
|          |     |      | the complete list. To prevent this optimization, set the       |
|          |     |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or |
|          |     |      | 'preserve' instance attribute to 'true'.                       |
| GLO-45   |Info |    2 |Replacing the synchronous part of an always feeding back        |
|          |     |      | flip-flop with a logic constant.                               |
|          |     |      |To prevent this optimization, set                               |
|          |     |      | 'optimize_constant_feedback_seqs' root attribute to 'false'.   |
|          |     |      | The instance attribute 'optimize_constant_feedback_seq'        |
|          |     |      | controls this optimization.                                    |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                    |
| SYNTH-2  |Info |    1 |Done synthesizing.                                              |
| SYNTH-4  |Info |    1 |Mapping.                                                        |
------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack: -45426 ps
Target path end-point (Pin: EX_MEM_alu_result_reg[30]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 5168   -45484 
            Worst cost_group: clk, WNS: -45484.8
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk            -45426   -45485      +0%     5000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack: -45484 ps
Target path end-point (Pin: EX_MEM_alu_result_reg[29]/d (b15fqn003hl1n02x5/d))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   10 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                4901   -45488 
            Worst cost_group: clk, WNS: -45488.4
            Path: ID_EX_rs2_reg[3]/clk --> EX_MEM_alu_result_reg[20]/d

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk            -45484   -45488      +0%     5000 


State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1401        5        100.0
Excluded from State Retention    1401        5        100.0
    - Will not convert           1401        5        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1401        5        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 210, CPU_Time 214.00973600000037
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:39:12 (May03) |  477.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:38(00:04:32) |  00:03:48(00:03:50) |  51.4( 52.0) |   13:43:02 (May03) |  909.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:39(00:04:33) |  00:00:01(00:00:01) |   0.2(  0.2) |   13:43:03 (May03) |  909.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:33) |  00:00:01(00:00:00) |   0.2(  0.0) |   13:43:03 (May03) |  909.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:34) |  00:00:00(00:00:01) |   0.0(  0.2) |   13:43:04 (May03) |  909.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:14(00:08:04) |  00:03:34(00:03:30) |  48.1( 47.5) |   13:46:34 (May03) |  891.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/riscv_stub/fv_map.fv.json' for netlist 'fv/riscv_stub/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/riscv_stub/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/riscv_stub/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 9, CPU_Time 8.657556999999997
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:39:12 (May03) |  477.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:38(00:04:32) |  00:03:48(00:03:50) |  50.4( 51.0) |   13:43:02 (May03) |  909.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:39(00:04:33) |  00:00:01(00:00:01) |   0.2(  0.2) |   13:43:03 (May03) |  909.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:33) |  00:00:01(00:00:00) |   0.2(  0.0) |   13:43:03 (May03) |  909.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:34) |  00:00:00(00:00:01) |   0.0(  0.2) |   13:43:04 (May03) |  909.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:14(00:08:04) |  00:03:34(00:03:30) |  47.2( 46.6) |   13:46:34 (May03) |  891.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:23(00:08:13) |  00:00:08(00:00:09) |   1.9(  2.0) |   13:46:43 (May03) |  889.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.6625200000000859
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:39:12 (May03) |  477.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:38(00:04:32) |  00:03:48(00:03:50) |  50.4( 50.9) |   13:43:02 (May03) |  909.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:39(00:04:33) |  00:00:01(00:00:01) |   0.2(  0.2) |   13:43:03 (May03) |  909.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:33) |  00:00:01(00:00:00) |   0.2(  0.0) |   13:43:03 (May03) |  909.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:34) |  00:00:00(00:00:01) |   0.0(  0.2) |   13:43:04 (May03) |  909.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:14(00:08:04) |  00:03:34(00:03:30) |  47.1( 46.5) |   13:46:34 (May03) |  891.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:23(00:08:13) |  00:00:08(00:00:09) |   1.9(  2.0) |   13:46:43 (May03) |  889.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:23(00:08:14) |  00:00:00(00:00:01) |   0.1(  0.2) |   13:46:44 (May03) |  889.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:riscv_stub ... 

Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 2.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:39:12 (May03) |  477.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:38(00:04:32) |  00:03:48(00:03:50) |  50.1( 50.8) |   13:43:02 (May03) |  909.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:39(00:04:33) |  00:00:01(00:00:01) |   0.2(  0.2) |   13:43:03 (May03) |  909.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:33) |  00:00:01(00:00:00) |   0.2(  0.0) |   13:43:03 (May03) |  909.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:34) |  00:00:00(00:00:01) |   0.0(  0.2) |   13:43:04 (May03) |  909.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:14(00:08:04) |  00:03:34(00:03:30) |  46.9( 46.4) |   13:46:34 (May03) |  891.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:23(00:08:13) |  00:00:08(00:00:09) |   1.9(  2.0) |   13:46:43 (May03) |  889.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:23(00:08:14) |  00:00:00(00:00:01) |   0.1(  0.2) |   13:46:44 (May03) |  889.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:25(00:08:15) |  00:00:02(00:00:01) |   0.4(  0.2) |   13:46:45 (May03) |  889.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  4901   -45488 -154174613  104583185  4420042
            Worst cost_group: clk, WNS: -45488.4
            Path: ID_EX_rs2_reg[3]/clk --> EX_MEM_alu_result_reg[20]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 4901   -45488 -154174613  104583185  4420042
            Worst cost_group: clk, WNS: -45488.4
            Path: ID_EX_rs2_reg[3]/clk --> EX_MEM_alu_result_reg[20]/d
 incr_delay                 4921   -45481 -154174678  104583185  4420042
            Worst cost_group: clk, WNS: -45481.8
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_delay                 4951   -45477 -154174718  104583185  4420042
            Worst cost_group: clk, WNS: -45477.9
            Path: EX_MEM_rd_reg[2]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_delay                 4955   -45476 -154174771  104583185  4420042
            Worst cost_group: clk, WNS: -45476.4
            Path: EX_MEM_rd_reg[2]/clk --> EX_MEM_alu_result_reg[18]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       480  (      200 /      215 )  5.81
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        95  (        0 /        0 )  0.00
    plc_st_fence        95  (        0 /        0 )  0.00
        plc_star        95  (        0 /        0 )  0.00
      plc_laf_st        95  (        0 /        0 )  0.00
 plc_laf_st_fence        95  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       221  (       33 /       37 )  2.26
   plc_laf_lo_st        99  (        0 /        0 )  0.00
       plc_lo_st        99  (        0 /        0 )  0.00
        mb_split        99  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   4955   -45476 -154174771  104583185  4420042
            Worst cost_group: clk, WNS: -45476.4
            Path: EX_MEM_rd_reg[2]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_tns                   4919   -45475 -154173519  104667151  4460061
            Worst cost_group: clk, WNS: -45475.6
            Path: ID_EX_rs1_reg[1]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_tns                   4919   -45475 -154173519  104667151  4460061
            Worst cost_group: clk, WNS: -45475.6
            Path: ID_EX_rs1_reg[1]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_tns                   4919   -45475 -154173519  104667151  4460061
            Worst cost_group: clk, WNS: -45475.6
            Path: ID_EX_rs1_reg[1]/clk --> EX_MEM_alu_result_reg[18]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      2149  (      322 /      429 )  13.72
   plc_laf_lo_st      1827  (        0 /        0 )  0.01
       plc_lo_st      1827  (        0 /        0 )  0.00
            fopt      1827  (        0 /        0 )  0.41
       crit_dnsz      3349  (      677 /     1053 )  17.36
             dup      1150  (        0 /        0 )  0.06
        setup_dn      1150  (        0 /       18 )  7.00
        mb_split      1150  (        0 /        0 )  0.05

PBS_TechMap-Postmap Cleanup - Elapsed_Time 49, CPU_Time 48.64851500000003
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:39:12 (May03) |  477.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:38(00:04:32) |  00:03:48(00:03:50) |  45.3( 45.8) |   13:43:02 (May03) |  909.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:39(00:04:33) |  00:00:01(00:00:01) |   0.2(  0.2) |   13:43:03 (May03) |  909.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:33) |  00:00:01(00:00:00) |   0.2(  0.0) |   13:43:03 (May03) |  909.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:34) |  00:00:00(00:00:01) |   0.0(  0.2) |   13:43:04 (May03) |  909.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:14(00:08:04) |  00:03:34(00:03:30) |  42.4( 41.8) |   13:46:34 (May03) |  891.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:23(00:08:13) |  00:00:08(00:00:09) |   1.7(  1.8) |   13:46:43 (May03) |  889.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:23(00:08:14) |  00:00:00(00:00:01) |   0.1(  0.2) |   13:46:44 (May03) |  889.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:25(00:08:15) |  00:00:02(00:00:01) |   0.4(  0.2) |   13:46:45 (May03) |  889.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:09:14(00:09:04) |  00:00:48(00:00:49) |   9.6(  9.8) |   13:47:34 (May03) |  891.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:39:12 (May03) |  477.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:38(00:04:32) |  00:03:48(00:03:50) |  45.3( 45.8) |   13:43:02 (May03) |  909.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:39(00:04:33) |  00:00:01(00:00:01) |   0.2(  0.2) |   13:43:03 (May03) |  909.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:33) |  00:00:01(00:00:00) |   0.2(  0.0) |   13:43:03 (May03) |  909.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:34) |  00:00:00(00:00:01) |   0.0(  0.2) |   13:43:04 (May03) |  909.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:14(00:08:04) |  00:03:34(00:03:30) |  42.4( 41.8) |   13:46:34 (May03) |  891.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:23(00:08:13) |  00:00:08(00:00:09) |   1.7(  1.8) |   13:46:43 (May03) |  889.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:23(00:08:14) |  00:00:00(00:00:01) |   0.1(  0.2) |   13:46:44 (May03) |  889.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:25(00:08:15) |  00:00:02(00:00:01) |   0.4(  0.2) |   13:46:45 (May03) |  889.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:09:14(00:09:04) |  00:00:48(00:00:49) |   9.6(  9.8) |   13:47:34 (May03) |  891.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:09:14(00:09:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:47:34 (May03) |  891.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -     14317     10928       909
##>M:Pre Cleanup                        1         -         -     14317     10928       909
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      9         -         -      6854      4901       889
##>M:Const Prop                         0    -45488 154174613      6854      4901       889
##>M:Cleanup                           49    -45475 154173519      6995      4919       891
##>M:MBCI                               0         -         -      6995      4919       891
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             211
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      271
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'riscv_stub'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(synth_step_by_step.tcl) 68: set_db / .syn_opt_effort medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
@file(synth_step_by_step.tcl) 74: set_db [get_db lib_cells *b0mc*] .avoid true 
@file(synth_step_by_step.tcl) 75: set_db [get_db lib_cells *b0mc*] .dont_use true
@file(synth_step_by_step.tcl) 77: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'riscv_stub' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                  4919   -45475 -154173519  104667151  4460061
            Worst cost_group: clk, WNS: -45475.6
            Path: ID_EX_rs1_reg[1]/clk --> EX_MEM_alu_result_reg[18]/d
-------------------------------------------------------------------------------
 const_prop                 4919   -45475 -154173519  104667151  4460061
            Worst cost_group: clk, WNS: -45475.6
            Path: ID_EX_rs1_reg[1]/clk --> EX_MEM_alu_result_reg[18]/d
 simp_cc_inputs             4918   -45475 -154173315  104667151  4460061
            Worst cost_group: clk, WNS: -45475.6
            Path: ID_EX_rs1_reg[1]/clk --> EX_MEM_alu_result_reg[18]/d
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 4918   -45475 -154173315  104667151  4460061
            Worst cost_group: clk, WNS: -45475.6
            Path: ID_EX_rs1_reg[1]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_delay                 4920   -45475 -154173308  104667151  4460061
            Worst cost_group: clk, WNS: -45475.0
            Path: ID_EX_rs2_reg[4]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_delay                 4930   -45474 -154173314  104667151  4460061
            Worst cost_group: clk, WNS: -45474.4
            Path: EX_MEM_rd_reg[2]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_delay                 4935   -45473 -154172982  104667151  4460061
            Worst cost_group: clk, WNS: -45473.1
            Path: ID_EX_rs1_reg[4]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_delay                 4937   -45472 -154183396  104667151  4460061
            Worst cost_group: clk, WNS: -45472.6
            Path: EX_MEM_rd_reg[2]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_delay                 4938   -45472 -154181318  104667151  4460061
            Worst cost_group: clk, WNS: -45472.4
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[18]/d
 incr_delay                 4938   -45472 -154181318  104667151  4460061
            Worst cost_group: clk, WNS: -45472.3
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[18]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       312  (       63 /       73 )  2.56
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       160  (        0 /        0 )  0.00
    plc_st_fence       160  (        0 /        0 )  0.00
        plc_star       160  (        0 /        0 )  0.00
      plc_laf_st       160  (        0 /        0 )  0.00
 plc_laf_st_fence       160  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       160  (        0 /        0 )  0.00
       plc_lo_st       160  (        0 /        0 )  0.00
            fopt       160  (        0 /        0 )  0.02
       crit_dnsz       409  (        0 /        0 )  1.11
             dup       160  (        0 /        0 )  0.03
            fopt       218  (       12 /       14 )  1.84
        setup_dn       200  (        8 /        8 )  0.34
         buf2inv       159  (        0 /        0 )  0.00
        mb_split       159  (        0 /        0 )  0.00
             exp        32  (        3 /       26 )  1.45
       gate_deco       157  (        0 /        0 )  12.91
       gcomp_tim       115  (        6 /        6 )  1.74
  inv_pair_2_buf       537  (        0 /        1 )  0.07

 init_drc                   4938   -45472 -154181318  104667151  4460061
            Worst cost_group: clk, WNS: -45472.3
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[18]/d
 incr_max_trans             5008   -45472 -154181051  107511643  4462711
            Worst cost_group: clk, WNS: -45472.3
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[18]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       161  (        0 /        0 )  0.00
        plc_star       161  (        0 /        0 )  0.00
        drc_bufs       321  (       52 /      160 )  0.25
        drc_fopt       109  (        0 /        0 )  0.07
        drc_bufb       109  (        0 /        0 )  0.00
      simple_buf       109  (       11 /       11 )  0.50
             dup        98  (        0 /        0 )  0.00
       crit_dnsz        65  (        0 /        0 )  0.12
       crit_upsz        98  (        0 /        0 )  0.00

 incr_max_cap               5028   -45472 -154181051  104584130  4420407
            Worst cost_group: clk, WNS: -45472.3
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[18]/d
 incr_max_cap               5045   -45472 -154181051  104583238  4420042
            Worst cost_group: clk, WNS: -45472.3
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[18]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       118  (        0 /        0 )  0.00
        plc_star       118  (        0 /        0 )  0.00
      drc_buf_sp       236  (       11 /      118 )  0.17
        drc_bufs       214  (       11 /      107 )  0.14
        drc_fopt        96  (        0 /        0 )  0.06
        drc_bufb        96  (        0 /        0 )  0.00
      simple_buf        96  (        0 /        0 )  1.02
             dup        96  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        96  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   5045   -45472 -154181051  104583238  4420042
            Worst cost_group: clk, WNS: -45472.3
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[18]/d
 incr_tns                   4993   -45471 -154173940  104583219  4420042
            Worst cost_group: clk, WNS: -45471.7
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[18]/d
 incr_tns                   4993   -45471 -154173940  104583219  4420042
            Worst cost_group: clk, WNS: -45471.7
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[18]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      2990  (      152 /      310 )  19.37
   plc_laf_lo_st      2838  (        0 /        0 )  0.01
       plc_lo_st      2838  (        0 /        0 )  0.00
            fopt      2838  (        0 /        0 )  0.65
       crit_dnsz      5724  (      547 /     1194 )  26.50
             dup      2291  (        0 /        0 )  0.14
        setup_dn      2291  (        0 /       16 )  7.67
         buf2inv      2291  (        0 /        0 )  0.00
        mb_split      2291  (        0 /        0 )  0.07

 init_area                  4993   -45471 -154173940  104583219  4420042
            Worst cost_group: clk, WNS: -45471.7
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[18]/d
 undup                      4992   -45471 -154173939  104583219  4420042
            Worst cost_group: clk, WNS: -45471.7
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[18]/d
 rem_buf                    4922   -45471 -154177760  104583189  4420042
            Worst cost_group: clk, WNS: -45471.7
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[18]/d
 rem_inv                    4880   -45471 -154172194  104583177  4420042
            Worst cost_group: clk, WNS: -45471.7
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[17]/d
 merge_bi                   4863   -45471 -154171919  104583177  4420042
            Worst cost_group: clk, WNS: -45471.7
            Path: MEM_WB_reg_write_reg/clk --> EX_MEM_alu_result_reg[18]/d
 merge_bi                   4863   -45471 -154171919  104583177  4420042
            Worst cost_group: clk, WNS: -45471.7
            Path: MEM_WB_rd_reg[3]/clk --> EX_MEM_alu_result_reg[31]/d
 io_phase                   4861   -45471 -154171916  104583177  4420042
            Worst cost_group: clk, WNS: -45471.7
            Path: MEM_WB_rd_reg[3]/clk --> EX_MEM_alu_result_reg[31]/d
 gate_comp                  4842   -45471 -154172025  104583178  4420042
            Worst cost_group: clk, WNS: -45471.6
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 glob_area                  4840   -45471 -154172044  104583178  4420042
            Worst cost_group: clk, WNS: -45471.6
            Path: EX_MEM_rd_reg[2]/clk --> EX_MEM_alu_result_reg[18]/d
 area_down                  4767   -45471 -154174128  105243926  4570864
            Worst cost_group: clk, WNS: -45471.6
            Path: ID_EX_rs1_reg[4]/clk --> EX_MEM_alu_result_reg[16]/d
 rem_buf                    4743   -45471 -154174761  105243926  4570864
            Worst cost_group: clk, WNS: -45471.6
            Path: ID_EX_rs1_reg[4]/clk --> EX_MEM_alu_result_reg[16]/d
 rem_inv                    4742   -45471 -154174761  105243926  4570864
            Worst cost_group: clk, WNS: -45471.6
            Path: ID_EX_rs1_reg[4]/clk --> EX_MEM_alu_result_reg[16]/d
 merge_bi                   4742   -45471 -154174953  105243926  4570864
            Worst cost_group: clk, WNS: -45471.6
            Path: ID_EX_rs1_reg[4]/clk --> EX_MEM_alu_result_reg[16]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         3  (        1 /        1 )  0.13
         rem_buf       410  (      197 /      273 )  2.51
         rem_inv       212  (      101 /      115 )  2.03
        merge_bi       145  (       94 /      110 )  1.99
      rem_inv_qb        64  (        0 /        0 )  0.00
        io_phase       196  (       10 /       16 )  1.40
       gate_comp       299  (       92 /      125 )  4.96
       gcomp_mog         0  (        0 /        0 )  0.99
       glob_area        43  (       28 /       43 )  3.23
       area_down       240  (      109 /      141 )  8.62
      size_n_buf         3  (        0 /        0 )  0.28
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf       212  (       39 /       72 )  1.14
         rem_inv        75  (        3 /        5 )  0.62
        merge_bi        49  (        5 /        9 )  0.60
      rem_inv_qb        66  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 4742   -45471 -154174953  105243926  4570864
            Worst cost_group: clk, WNS: -45471.6
            Path: ID_EX_rs1_reg[4]/clk --> EX_MEM_alu_result_reg[16]/d
 incr_delay                 4751   -45470 -154174947  105243926  4570864
            Worst cost_group: clk, WNS: -45470.6
            Path: ID_EX_rs1_reg[4]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_delay                 4756   -45469 -154175082  105243926  4570864
            Worst cost_group: clk, WNS: -45469.6
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_delay                 4760   -45469 -154199320  105243926  4570864
            Worst cost_group: clk, WNS: -45469.5
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       346  (       89 /      100 )  4.27
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        92  (        0 /        0 )  0.00
    plc_st_fence        92  (        0 /        0 )  0.00
        plc_star        92  (        0 /        0 )  0.00
      plc_laf_st        92  (        0 /        0 )  0.00
 plc_laf_st_fence        92  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        92  (        0 /        0 )  0.00
       plc_lo_st        92  (        0 /        0 )  0.00
            fopt        92  (        0 /        0 )  0.01
       crit_dnsz       221  (        0 /        0 )  0.70
             dup        92  (        0 /        0 )  0.02
            fopt       137  (        9 /        9 )  0.95
        setup_dn        93  (        0 /        0 )  0.02
         buf2inv        93  (        0 /        0 )  0.00
        mb_split        93  (        0 /        0 )  0.00
             exp         6  (        1 /        6 )  0.49
       gate_deco        99  (        2 /        2 )  8.52
       gcomp_tim        72  (        2 /        4 )  1.16
  inv_pair_2_buf       242  (        0 /        0 )  0.01

 init_drc                   4760   -45469 -154199320  105243926  4570864
            Worst cost_group: clk, WNS: -45469.5
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_max_trans             4858   -45469 -154199320  104583239  4420042
            Worst cost_group: clk, WNS: -45469.5
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       224  (        0 /        0 )  0.00
        plc_star       224  (        0 /        0 )  0.00
        drc_bufs       447  (       63 /      223 )  0.34
        drc_fopt       161  (        0 /        0 )  0.11
        drc_bufb       161  (        0 /        0 )  0.00
      simple_buf       161  (        0 /        0 )  1.05
             dup       161  (        0 /        0 )  0.00
       crit_dnsz        33  (        0 /        0 )  0.08
       crit_upsz       161  (        0 /        0 )  0.56


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        96  (        0 /        0 )  0.00
        plc_star        96  (        0 /        0 )  0.00
        drc_bufs       192  (        0 /       96 )  0.15
        drc_fopt        96  (        0 /        0 )  0.07
        drc_bufb        96  (        0 /        0 )  0.00
      simple_buf        96  (        0 /        0 )  1.04
             dup        96  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        96  (        0 /        0 )  0.56


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  4858   -45469 -154199320  104583239  4420042
            Worst cost_group: clk, WNS: -45469.5
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 rem_buf                    4808   -45469 -154176260  104583178  4420042
            Worst cost_group: clk, WNS: -45469.5
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 rem_inv                    4806   -45469 -154176190  104583178  4420042
            Worst cost_group: clk, WNS: -45469.5
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 merge_bi                   4806   -45469 -154176135  104583178  4420042
            Worst cost_group: clk, WNS: -45469.5
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 io_phase                   4806   -45469 -154176547  104583178  4420042
            Worst cost_group: clk, WNS: -45469.5
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 gate_comp                  4804   -45469 -154176546  104583178  4420042
            Worst cost_group: clk, WNS: -45469.5
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 glob_area                  4803   -45469 -154176725  104583178  4420042
            Worst cost_group: clk, WNS: -45469.5
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 area_down                  4748   -45469 -154181002  105201972  4561288
            Worst cost_group: clk, WNS: -45469.5
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         3  (        0 /        0 )  0.11
         rem_buf       241  (       64 /      107 )  1.54
         rem_inv        82  (        9 /       11 )  0.67
        merge_bi        45  (        3 /        3 )  0.52
      rem_inv_qb        66  (        0 /        0 )  0.00
        io_phase       124  (        3 /        6 )  1.11
       gate_comp       197  (        7 /       37 )  3.42
       gcomp_mog         0  (        0 /        0 )  0.91
       glob_area        36  (       14 /       36 )  3.09
       area_down       213  (       63 /       95 )  6.91
      size_n_buf         1  (        0 /        0 )  0.15
  gate_deco_area         0  (        0 /        0 )  0.00

  Inserting buffers to remove assign statements...
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 4748   -45469 -154181002  105201972  4561288
            Worst cost_group: clk, WNS: -45469.5
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        23  (        0 /        0 )  0.16
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        23  (        0 /        0 )  0.00
    plc_st_fence        23  (        0 /        0 )  0.00
        plc_star        23  (        0 /        0 )  0.00
      plc_laf_st        23  (        0 /        0 )  0.00
 plc_laf_st_fence        23  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        23  (        0 /        0 )  0.00
       plc_lo_st        23  (        0 /        0 )  0.00
            fopt        23  (        0 /        0 )  0.00
       crit_dnsz        55  (        0 /        0 )  0.15
             dup        23  (        0 /        0 )  0.00
            fopt        23  (        0 /        0 )  0.14
        setup_dn        23  (        0 /        0 )  0.01
         buf2inv        23  (        0 /        0 )  0.00
        mb_split        23  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
  inv_pair_2_buf        88  (        0 /        0 )  0.00

 init_tns                   4748   -45469 -154181002  105201972  4561288
            Worst cost_group: clk, WNS: -45469.5
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_tns                   4746   -45469 -154179812  105201972  4561288
            Worst cost_group: clk, WNS: -45469.4
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_tns                   4746   -45469 -154179812  105201972  4561288
            Worst cost_group: clk, WNS: -45469.4
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       493  (       84 /      213 )  5.50
   plc_laf_lo_st       409  (        0 /        0 )  0.00
       plc_lo_st       409  (        0 /        0 )  0.00
            fopt       409  (        0 /        0 )  0.12
       crit_dnsz       942  (      100 /      211 )  4.07
             dup       309  (        0 /        0 )  0.03
        setup_dn       309  (        0 /        0 )  0.18
         buf2inv       309  (        0 /        0 )  0.00
        mb_split       309  (        0 /        0 )  0.01

 init_drc                   4746   -45469 -154179812  105201972  4561288
            Worst cost_group: clk, WNS: -45469.4
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d
 incr_max_trans             4838   -45469 -154179812  104583234  4420042
            Worst cost_group: clk, WNS: -45469.4
            Path: EX_MEM_rd_reg[3]/clk --> EX_MEM_alu_result_reg[18]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       220  (        0 /        0 )  0.00
        plc_star       220  (        0 /        0 )  0.00
        drc_bufs       439  (       59 /      219 )  0.33
        drc_fopt       161  (        0 /        0 )  0.11
        drc_bufb       161  (        0 /        0 )  0.00
      simple_buf       161  (        0 /        0 )  1.04
             dup       161  (        0 /        0 )  0.00
       crit_dnsz        33  (        0 /        0 )  0.06
       crit_upsz       161  (        0 /        0 )  0.53


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        96  (        0 /        0 )  0.00
        plc_star        96  (        0 /        0 )  0.00
        drc_bufs       192  (        0 /       96 )  0.15
        drc_fopt        96  (        0 /        0 )  0.06
        drc_bufb        96  (        0 /        0 )  0.00
      simple_buf        96  (        0 /        0 )  1.04
             dup        96  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        96  (        0 /        0 )  0.54


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'riscv_stub'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(synth_step_by_step.tcl) 80: report_timing > reports/riscv_stub_timing_5ns_lp.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'riscv_stub'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(synth_step_by_step.tcl) 81: report_area > reports/riscv_stub_area_5ns_lp.rpt
@file(synth_step_by_step.tcl) 82: report_power > reports/riscv_stub_power_5ns_lp.rpt
Warning: Library 'lib224_b15_7t_108pp_base_lp_tttt_0p950v_25c_tttt_ctyp_nldm' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'lib224_b15_7t_108pp_base_lp_tttt_0p950v_25c_tttt_ctyp_nldm' in domain '-1'
Warning: Library 'lib224_b15_7t_108pp_seq_lp_tttt_0p950v_25c_tttt_ctyp_nldm' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'lib224_b15_7t_108pp_seq_lp_tttt_0p950v_25c_tttt_ctyp_nldm' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : riscv_stub
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  23%  39%  54%  69%  84% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports/riscv_stub_power_5ns_lp.rpt
@file(synth_step_by_step.tcl) 85: write_db ${DESIGN_NAME} -to_file ${DESIGN_NAME}.db 
Finished exporting design database to file 'riscv_stub.db' for 'riscv_stub' (command execution time mm:ss cpu = 00:01, real = 00:02).
@file(synth_step_by_step.tcl) 86: write_hdl > ${DESIGN_NAME}_synth.v
@file(synth_step_by_step.tcl) 87: write_sdc > ${DESIGN_NAME}_synth.sdc 
Finished SDC export (command execution time mm:ss (real) = 00:01).
#@ End verbose source ./synth_step_by_step.tcl
WARNING: This version of the tool is 655 days old.
@genus:design:riscv_stub 2> exit

Lic Summary:
[13:55:09.452723] Cdslmd servers: linux4-lic
[13:55:09.452747] Feature usage summary:
[13:55:09.452752] Genus_Synthesis

Normal exit.