\hypertarget{_core___a_2_include_2cmsis__gcc_8h}{}\doxysection{Drivers/\+CMSIS/\+Core\+\_\+\+A/\+Include/cmsis\+\_\+gcc.h File Reference}
\label{_core___a_2_include_2cmsis__gcc_8h}\index{Drivers/CMSIS/Core\_A/Include/cmsis\_gcc.h@{Drivers/CMSIS/Core\_A/Include/cmsis\_gcc.h}}


CMSIS compiler specific macros, functions, instructions.  


{\ttfamily \#include \char`\"{}cmsis\+\_\+cp15.\+h\char`\"{}}\newline
Include dependency graph for cmsis\+\_\+gcc.\+h\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a447121dcab4275b7839a56082b7a1ab8}\label{_core___a_2_include_2cmsis__gcc_8h_a447121dcab4275b7839a56082b7a1ab8}} 
\#define {\bfseries \+\_\+\+\_\+has\+\_\+builtin}(x)~(0)
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a1378040bcf22428955c6e3ce9c2053cd}\label{_core___a_2_include_2cmsis__gcc_8h_a1378040bcf22428955c6e3ce9c2053cd}} 
\#define {\bfseries \+\_\+\+\_\+\+ASM}~asm
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ade2d8d7118f8ff49547f60aa0c3382bb}\label{_core___a_2_include_2cmsis__gcc_8h_ade2d8d7118f8ff49547f60aa0c3382bb}} 
\#define {\bfseries \+\_\+\+\_\+\+INLINE}~inline
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a2ecb43ce8e7aa73d32f50afa67b42c76}\label{_core___a_2_include_2cmsis__gcc_8h_a2ecb43ce8e7aa73d32f50afa67b42c76}} 
\#define {\bfseries \+\_\+\+\_\+\+FORCEINLINE}~\mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ab82c192899cdef7324067f10490b579e}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((always\+\_\+inline))
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}\label{_core___a_2_include_2cmsis__gcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}} 
\#define {\bfseries \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}~static inline
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ab904513442afdf77d4f8c74f23cbb040}\label{_core___a_2_include_2cmsis__gcc_8h_ab904513442afdf77d4f8c74f23cbb040}} 
\#define {\bfseries \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}~\mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ab82c192899cdef7324067f10490b579e}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((always\+\_\+inline)) static inline
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a153a4a31b276a9758959580538720a51}\label{_core___a_2_include_2cmsis__gcc_8h_a153a4a31b276a9758959580538720a51}} 
\#define {\bfseries \+\_\+\+\_\+\+NO\+\_\+\+RETURN}~\mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ab82c192899cdef7324067f10490b579e}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((\+\_\+\+\_\+noreturn\+\_\+\+\_\+))
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_acdc36c1b3d3e16c17a73889b7d06d0d2}\label{_core___a_2_include_2cmsis__gcc_8h_acdc36c1b3d3e16c17a73889b7d06d0d2}} 
\#define {\bfseries CMSIS\+\_\+\+DEPRECATED}~\mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ab82c192899cdef7324067f10490b579e}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((deprecated))
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a3e40e4c553fc11588f7a4c2a19e789e0}\label{_core___a_2_include_2cmsis__gcc_8h_a3e40e4c553fc11588f7a4c2a19e789e0}} 
\#define {\bfseries \+\_\+\+\_\+\+USED}~\mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ab82c192899cdef7324067f10490b579e}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((used))
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ac607bf387b29162be6a9b77fc7999539}\label{_core___a_2_include_2cmsis__gcc_8h_ac607bf387b29162be6a9b77fc7999539}} 
\#define {\bfseries \+\_\+\+\_\+\+WEAK}~\mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ab82c192899cdef7324067f10490b579e}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((weak))
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_abe8996d3d985ee1529475443cc635bf1}\label{_core___a_2_include_2cmsis__gcc_8h_abe8996d3d985ee1529475443cc635bf1}} 
\#define {\bfseries \+\_\+\+\_\+\+PACKED}~\mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ab82c192899cdef7324067f10490b579e}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((packed, aligned(1)))
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a4dbb70fab85207c27b581ecb6532b314}\label{_core___a_2_include_2cmsis__gcc_8h_a4dbb70fab85207c27b581ecb6532b314}} 
\#define {\bfseries \+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT}~struct \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ab82c192899cdef7324067f10490b579e}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((packed, aligned(1)))
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a5103fb373cae9837cc4a384be55dc87f}\label{_core___a_2_include_2cmsis__gcc_8h_a5103fb373cae9837cc4a384be55dc87f}} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+WRITE}(addr,  val)~(void)((((struct T\+\_\+\+UINT16\+\_\+\+WRITE $\ast$)(void $\ast$)(addr))-\/$>$v) = (val))
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ab71b66e5ce403158d3dee62a59f9175f}\label{_core___a_2_include_2cmsis__gcc_8h_ab71b66e5ce403158d3dee62a59f9175f}} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT16\+\_\+\+READ}(addr)~(((const struct T\+\_\+\+UINT16\+\_\+\+READ $\ast$)(const void $\ast$)(addr))-\/$>$v)
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a203f593d140ed88b81bc189edc861110}\label{_core___a_2_include_2cmsis__gcc_8h_a203f593d140ed88b81bc189edc861110}} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+WRITE}(addr,  val)~(void)((((struct T\+\_\+\+UINT32\+\_\+\+WRITE $\ast$)(void $\ast$)(addr))-\/$>$v) = (val))
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a3b931f0b051b8c1a6377a3dcc7559b5e}\label{_core___a_2_include_2cmsis__gcc_8h_a3b931f0b051b8c1a6377a3dcc7559b5e}} 
\#define {\bfseries \+\_\+\+\_\+\+UNALIGNED\+\_\+\+UINT32\+\_\+\+READ}(addr)~(((const struct T\+\_\+\+UINT32\+\_\+\+READ $\ast$)(const void $\ast$)(addr))-\/$>$v)
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_aa65ef8f7a5e8b7a6ea6c1d48b4c78e55}\label{_core___a_2_include_2cmsis__gcc_8h_aa65ef8f7a5e8b7a6ea6c1d48b4c78e55}} 
\#define {\bfseries \+\_\+\+\_\+\+ALIGNED}(x)~\mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ab82c192899cdef7324067f10490b579e}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((aligned(x)))
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a0b13f3617dd4af2cd2eb3a311073f717}\label{_core___a_2_include_2cmsis__gcc_8h_a0b13f3617dd4af2cd2eb3a311073f717}} 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a0b13f3617dd4af2cd2eb3a311073f717}{\+\_\+\+\_\+\+NOP}}()~\+\_\+\+\_\+\+ASM volatile (\char`\"{}nop\char`\"{})
\begin{DoxyCompactList}\small\item\em No Operation. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ab28e2b328c4cf23c917ab18a23194f8e}\label{_core___a_2_include_2cmsis__gcc_8h_ab28e2b328c4cf23c917ab18a23194f8e}} 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ab28e2b328c4cf23c917ab18a23194f8e}{\+\_\+\+\_\+\+WFI}}()~\+\_\+\+\_\+\+ASM volatile (\char`\"{}wfi\char`\"{})
\begin{DoxyCompactList}\small\item\em Wait For Interrupt. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_af0330712223f4cfb6091e4ab84775f73}\label{_core___a_2_include_2cmsis__gcc_8h_af0330712223f4cfb6091e4ab84775f73}} 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_af0330712223f4cfb6091e4ab84775f73}{\+\_\+\+\_\+\+WFE}}()~\+\_\+\+\_\+\+ASM volatile (\char`\"{}wfe\char`\"{})
\begin{DoxyCompactList}\small\item\em Wait For Event. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_afa58e60fcd2176ad58f96947466ea1fa}\label{_core___a_2_include_2cmsis__gcc_8h_afa58e60fcd2176ad58f96947466ea1fa}} 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_afa58e60fcd2176ad58f96947466ea1fa}{\+\_\+\+\_\+\+SEV}}()~\+\_\+\+\_\+\+ASM volatile (\char`\"{}sev\char`\"{})
\begin{DoxyCompactList}\small\item\em Send Event. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a15ea6bd3c507d3e81c3b3a1258e46397}{\+\_\+\+\_\+\+BKPT}}(value)~\+\_\+\+\_\+\+ASM volatile (\char`\"{}bkpt \char`\"{}\#value)
\begin{DoxyCompactList}\small\item\em Breakpoint. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a5d5bb1527e042be4a9fa5a33f65cc248}{\+\_\+\+\_\+\+CLZ}}~(uint8\+\_\+t)\+\_\+\+\_\+builtin\+\_\+clz
\begin{DoxyCompactList}\small\item\em Count leading zeros. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ac2d4bf3f8f77e4e8ab32f03359ab3989}{\+\_\+\+\_\+\+SSAT}}(ARG1,  ARG2)
\begin{DoxyCompactList}\small\item\em Signed Saturate. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_aba9d3b9c4de93e2b7f515395c2c2729f}{\+\_\+\+\_\+\+USAT}}(ARG1,  ARG2)
\begin{DoxyCompactList}\small\item\em Unsigned Saturate. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ad2a4e5d85d92189d574854b2fbfff057}\label{_core___a_2_include_2cmsis__gcc_8h_ad2a4e5d85d92189d574854b2fbfff057}} 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+\+CP}(cp,  op1,  Rt,  CRn,  CRm,  op2)~\+\_\+\+\_\+\+ASM volatile(\char`\"{}MRC p\char`\"{} \# cp \char`\"{}, \char`\"{} \# op1 \char`\"{}, \%0, c\char`\"{} \# CRn \char`\"{}, c\char`\"{} \# CRm \char`\"{}, \char`\"{} \# op2 \+: \char`\"{}=r\char`\"{} (Rt) \+: \+: \char`\"{}memory\char`\"{} )
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a5e4710ddc910c7feee1de7f118b84ad1}\label{_core___a_2_include_2cmsis__gcc_8h_a5e4710ddc910c7feee1de7f118b84ad1}} 
\#define {\bfseries \+\_\+\+\_\+set\+\_\+\+CP}(cp,  op1,  Rt,  CRn,  CRm,  op2)~\+\_\+\+\_\+\+ASM volatile(\char`\"{}MCR p\char`\"{} \# cp \char`\"{}, \char`\"{} \# op1 \char`\"{}, \%0, c\char`\"{} \# CRn \char`\"{}, c\char`\"{} \# CRm \char`\"{}, \char`\"{} \# op2 \+: \+: \char`\"{}r\char`\"{} (Rt) \+: \char`\"{}memory\char`\"{} )
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a96a3cccabb5bcaf41115a5dfb3fc6723}\label{_core___a_2_include_2cmsis__gcc_8h_a96a3cccabb5bcaf41115a5dfb3fc6723}} 
\#define {\bfseries \+\_\+\+\_\+get\+\_\+\+CP64}(cp,  op1,  Rt,  CRm)~\+\_\+\+\_\+\+ASM volatile(\char`\"{}MRRC p\char`\"{} \# cp \char`\"{}, \char`\"{} \# op1 \char`\"{}, \%Q0, \%R0, c\char`\"{} \# CRm  \+: \char`\"{}=r\char`\"{} (Rt) \+: \+: \char`\"{}memory\char`\"{} )
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_af23b5ae27930ef8d9f62a2cf19338003}\label{_core___a_2_include_2cmsis__gcc_8h_af23b5ae27930ef8d9f62a2cf19338003}} 
\#define {\bfseries \+\_\+\+\_\+set\+\_\+\+CP64}(cp,  op1,  Rt,  CRm)~\+\_\+\+\_\+\+ASM volatile(\char`\"{}MCRR p\char`\"{} \# cp \char`\"{}, \char`\"{} \# op1 \char`\"{}, \%Q0, \%R0, c\char`\"{} \# CRm  \+: \+: \char`\"{}r\char`\"{} (Rt) \+: \char`\"{}memory\char`\"{} )
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ae26c2b3961e702aeabc24d4984ebd369}{\+\_\+\+\_\+\+ISB}} (void)
\begin{DoxyCompactList}\small\item\em Instruction Synchronization Barrier. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a7fe277f5385d23b9c44b2cbda1577ce9}{\+\_\+\+\_\+\+DSB}} (void)
\begin{DoxyCompactList}\small\item\em Data Synchronization Barrier. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ab1ea24daaaaee9c828f90cbca330cb5e}{\+\_\+\+\_\+\+DMB}} (void)
\begin{DoxyCompactList}\small\item\em Data Memory Barrier. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_adb92679719950635fba8b1b954072695}{\+\_\+\+\_\+\+REV}} (uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Reverse byte order (32 bit) \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ab82c192899cdef7324067f10490b579e}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}} ((section(\char`\"{}.rev16\+\_\+text\char`\"{}))) \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaa12aedd096506c9639c1581acd5c6a78}{\+\_\+\+\_\+\+REV16}}(uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Reverse byte order (16 bit) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE int16\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_acb695341318226a5f69ed508166622ac}{\+\_\+\+\_\+\+REVSH}} (int16\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Reverse byte order (16 bit) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ab16acb6456176f1e87a4f2724c2b6028}{\+\_\+\+\_\+\+ROR}} (uint32\+\_\+t op1, uint32\+\_\+t op2)
\begin{DoxyCompactList}\small\item\em Rotate Right in unsigned value (32 bit) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_af944a7b7d8fd70164cca27669316bcf7}{\+\_\+\+\_\+\+RBIT}} (uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Reverse bit order of value. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint8\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_afc82fe15c0828ce6da9381a075ff99e3}{\+\_\+\+\_\+\+LDREXB}} (volatile uint8\+\_\+t $\ast$addr)
\begin{DoxyCompactList}\small\item\em LDR Exclusive (8 bit) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint16\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a73046158a2078bea827b3b0b252b836b}{\+\_\+\+\_\+\+LDREXH}} (volatile uint16\+\_\+t $\ast$addr)
\begin{DoxyCompactList}\small\item\em LDR Exclusive (16 bit) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a02334b57719aa053fbce50a722825ca2}{\+\_\+\+\_\+\+LDREXW}} (volatile uint32\+\_\+t $\ast$addr)
\begin{DoxyCompactList}\small\item\em LDR Exclusive (32 bit) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a991d73339bfe81d7e013cf2e62c2c9ee}{\+\_\+\+\_\+\+STREXB}} (uint8\+\_\+t value, volatile uint8\+\_\+t $\ast$addr)
\begin{DoxyCompactList}\small\item\em STR Exclusive (8 bit) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a6d04ee12de7acdcf79033a0f1aaed433}{\+\_\+\+\_\+\+STREXH}} (uint16\+\_\+t value, volatile uint16\+\_\+t $\ast$addr)
\begin{DoxyCompactList}\small\item\em STR Exclusive (16 bit) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a357eff54827d90c60ae07c3882878a2f}{\+\_\+\+\_\+\+STREXW}} (uint32\+\_\+t value, volatile uint32\+\_\+t $\ast$addr)
\begin{DoxyCompactList}\small\item\em STR Exclusive (32 bit) \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a35eb31996edbabeb9b5f4be9da9195de}{\+\_\+\+\_\+\+CLREX}} (void)
\begin{DoxyCompactList}\small\item\em Remove the exclusive lock. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ae84bf4e95944e61937f4ed2453e5ef23}{\+\_\+\+\_\+enable\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Enable IRQ Interrupts. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a2299877e4ba3e162ca9dbabd6e0abef6}{\+\_\+\+\_\+disable\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Disable IRQ Interrupts. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a2e34d6d4dd5e94fc81c8db40c1727198}{\+\_\+\+\_\+get\+\_\+\+FPSCR}} (void)
\begin{DoxyCompactList}\small\item\em Get FPSCR. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a63aa6f7ed41dcaf39cbccb11e812ad4e}{\+\_\+\+\_\+set\+\_\+\+FPSCR}} (uint32\+\_\+t fpscr)
\begin{DoxyCompactList}\small\item\em Set FPSCR. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_aa4bddbd2091b8fb234ae43d290e69e78}{\+\_\+\+\_\+get\+\_\+\+CPSR}} (void)
\begin{DoxyCompactList}\small\item\em Get CPSR Register. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a48f0cfea7413b74bd90986762383c1cd}{\+\_\+\+\_\+set\+\_\+\+CPSR}} (uint32\+\_\+t cpsr)
\begin{DoxyCompactList}\small\item\em Set CPSR Register. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a4cf62691d82a3f3a0d844ae94718a5a9}{\+\_\+\+\_\+get\+\_\+mode}} (void)
\begin{DoxyCompactList}\small\item\em Get Mode. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a7ad5710bc622794ffed1d31740f6be55}{\+\_\+\+\_\+set\+\_\+mode}} (uint32\+\_\+t mode)
\begin{DoxyCompactList}\small\item\em Set Mode. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_aebea89632181454327b3dc0cf29ec358}{\+\_\+\+\_\+get\+\_\+\+SP}} (void)
\begin{DoxyCompactList}\small\item\em Get Stack Pointer. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a6d25d5770874bf1c824f892739bfdf41}{\+\_\+\+\_\+set\+\_\+\+SP}} (uint32\+\_\+t stack)
\begin{DoxyCompactList}\small\item\em Set Stack Pointer. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a7009688fca7a35b5e3ba6cf11cc74869}{\+\_\+\+\_\+get\+\_\+\+SP\+\_\+usr}} (void)
\begin{DoxyCompactList}\small\item\em Get USR/\+SYS Stack Pointer. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_aabb67304694380b52a86cdc77efdfbf9}{\+\_\+\+\_\+set\+\_\+\+SP\+\_\+usr}} (uint32\+\_\+t top\+Of\+Proc\+Stack)
\begin{DoxyCompactList}\small\item\em Set USR/\+SYS Stack Pointer. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a45f4ac1d5ed0077abd44b37afb547d9b}{\+\_\+\+\_\+get\+\_\+\+FPEXC}} (void)
\begin{DoxyCompactList}\small\item\em Get FPEXC. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_a89b4c06df7c7e993d3847870add8bb61}{\+\_\+\+\_\+set\+\_\+\+FPEXC}} (uint32\+\_\+t fpexc)
\begin{DoxyCompactList}\small\item\em Set FPEXC. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_ae4ed17a55cb58b09914a29d8fd36e77a}{\+\_\+\+\_\+\+FPU\+\_\+\+Enable}} (void)
\begin{DoxyCompactList}\small\item\em Enable Floating Point Unit. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ac962a9aa89cef6e5cde0fe6b067f7de3}\label{_core___a_2_include_2cmsis__gcc_8h_ac962a9aa89cef6e5cde0fe6b067f7de3}} 
\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT {\bfseries T\+\_\+\+UINT16\+\_\+\+WRITE} \{ uint16\+\_\+t v
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a86899dc41c5b3b9ce6b8014ee0e852b9}\label{_core___a_2_include_2cmsis__gcc_8h_a86899dc41c5b3b9ce6b8014ee0e852b9}} 
\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT {\bfseries T\+\_\+\+UINT16\+\_\+\+READ} \{ uint16\+\_\+t v
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_abbd193dec7cb45f1fbd05ff7e366ffe2}\label{_core___a_2_include_2cmsis__gcc_8h_abbd193dec7cb45f1fbd05ff7e366ffe2}} 
\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT {\bfseries T\+\_\+\+UINT32\+\_\+\+WRITE} \{ uint32\+\_\+t v
\item 
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a9653a1cbf01ec418e8e940ee3996b8ca}\label{_core___a_2_include_2cmsis__gcc_8h_a9653a1cbf01ec418e8e940ee3996b8ca}} 
\+\_\+\+\_\+\+PACKED\+\_\+\+STRUCT {\bfseries T\+\_\+\+UINT32\+\_\+\+READ} \{ uint32\+\_\+t v
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS compiler specific macros, functions, instructions. 

\begin{DoxyVersion}{Version}
V1.\+0.\+2 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
09. April 2018 
\end{DoxyDate}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a15ea6bd3c507d3e81c3b3a1258e46397}\label{_core___a_2_include_2cmsis__gcc_8h_a15ea6bd3c507d3e81c3b3a1258e46397}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_BKPT@{\_\_BKPT}}
\index{\_\_BKPT@{\_\_BKPT}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_BKPT}{\_\_BKPT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+BKPT(\begin{DoxyParamCaption}\item[{}]{value }\end{DoxyParamCaption})~\+\_\+\+\_\+\+ASM volatile (\char`\"{}bkpt \char`\"{}\#value)}



Breakpoint. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & is ignored by the processor. If required, a debugger can use it to store additional information about the breakpoint. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a5d5bb1527e042be4a9fa5a33f65cc248}\label{_core___a_2_include_2cmsis__gcc_8h_a5d5bb1527e042be4a9fa5a33f65cc248}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_CLZ@{\_\_CLZ}}
\index{\_\_CLZ@{\_\_CLZ}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_CLZ}{\_\_CLZ}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CLZ~(uint8\+\_\+t)\+\_\+\+\_\+builtin\+\_\+clz}



Count leading zeros. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to count the leading zeros \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
number of leading zeros in value 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ac2d4bf3f8f77e4e8ab32f03359ab3989}\label{_core___a_2_include_2cmsis__gcc_8h_ac2d4bf3f8f77e4e8ab32f03359ab3989}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_SSAT@{\_\_SSAT}}
\index{\_\_SSAT@{\_\_SSAT}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_SSAT}{\_\_SSAT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SSAT(\begin{DoxyParamCaption}\item[{}]{ARG1,  }\item[{}]{ARG2 }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\_\_extension\_\_ \(\backslash\)}
\DoxyCodeLine{(\{                          \(\backslash\)}
\DoxyCodeLine{  int32\_t \_\_RES, \_\_ARG1 = (ARG1); \(\backslash\)}
\DoxyCodeLine{  \_\_ASM (\textcolor{stringliteral}{"{}ssat \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (\_\_RES) :  \textcolor{stringliteral}{"{}I"{}} (ARG2), \textcolor{stringliteral}{"{}r"{}} (\_\_ARG1) ); \(\backslash\)}
\DoxyCodeLine{  \_\_RES; \(\backslash\)}
\DoxyCodeLine{ \})}

\end{DoxyCode}


Signed Saturate. 

Saturates a signed value. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to be saturated \\
\hline
\mbox{\texttt{ in}}  & {\em sat} & Bit position to saturate to (1..32) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Saturated value 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_aba9d3b9c4de93e2b7f515395c2c2729f}\label{_core___a_2_include_2cmsis__gcc_8h_aba9d3b9c4de93e2b7f515395c2c2729f}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_USAT@{\_\_USAT}}
\index{\_\_USAT@{\_\_USAT}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_USAT}{\_\_USAT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USAT(\begin{DoxyParamCaption}\item[{}]{ARG1,  }\item[{}]{ARG2 }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\_\_extension\_\_ \(\backslash\)}
\DoxyCodeLine{(\{                          \(\backslash\)}
\DoxyCodeLine{  uint32\_t \_\_RES, \_\_ARG1 = (ARG1); \(\backslash\)}
\DoxyCodeLine{  \_\_ASM (\textcolor{stringliteral}{"{}usat \%0, \%1, \%2"{}} : \textcolor{stringliteral}{"{}=r"{}} (\_\_RES) :  \textcolor{stringliteral}{"{}I"{}} (ARG2), \textcolor{stringliteral}{"{}r"{}} (\_\_ARG1) ); \(\backslash\)}
\DoxyCodeLine{  \_\_RES; \(\backslash\)}
\DoxyCodeLine{ \})}

\end{DoxyCode}


Unsigned Saturate. 

Saturates an unsigned value. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to be saturated \\
\hline
\mbox{\texttt{ in}}  & {\em sat} & Bit position to saturate to (0..31) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Saturated value 
\end{DoxyReturn}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ab82c192899cdef7324067f10490b579e}\label{_core___a_2_include_2cmsis__gcc_8h_ab82c192899cdef7324067f10490b579e}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_attribute\_\_@{\_\_attribute\_\_}}
\index{\_\_attribute\_\_@{\_\_attribute\_\_}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_attribute\_\_()}{\_\_attribute\_\_()}}
{\footnotesize\ttfamily \+\_\+\+\_\+attribute\+\_\+\+\_\+ (\begin{DoxyParamCaption}\item[{(section(\char`\"{}.rev16\+\_\+text\char`\"{}))}]{ }\end{DoxyParamCaption})}



Reverse byte order (16 bit) 

Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a35eb31996edbabeb9b5f4be9da9195de}\label{_core___a_2_include_2cmsis__gcc_8h_a35eb31996edbabeb9b5f4be9da9195de}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_CLREX@{\_\_CLREX}}
\index{\_\_CLREX@{\_\_CLREX}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_CLREX()}{\_\_CLREX()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \+\_\+\+\_\+\+CLREX (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Remove the exclusive lock. 

Removes the exclusive lock which is created by LDREX. \mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a2299877e4ba3e162ca9dbabd6e0abef6}\label{_core___a_2_include_2cmsis__gcc_8h_a2299877e4ba3e162ca9dbabd6e0abef6}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_disable\_irq@{\_\_disable\_irq}}
\index{\_\_disable\_irq@{\_\_disable\_irq}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_disable\_irq()}{\_\_disable\_irq()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \+\_\+\+\_\+disable\+\_\+irq (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Disable IRQ Interrupts. 

Disables IRQ interrupts by setting the I-\/bit in the CPSR. Can only be executed in Privileged modes. \mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ab1ea24daaaaee9c828f90cbca330cb5e}\label{_core___a_2_include_2cmsis__gcc_8h_ab1ea24daaaaee9c828f90cbca330cb5e}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_DMB@{\_\_DMB}}
\index{\_\_DMB@{\_\_DMB}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_DMB()}{\_\_DMB()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \+\_\+\+\_\+\+DMB (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Data Memory Barrier. 

Ensures the apparent order of the explicit memory operations before and after the instruction, without ensuring their completion. \mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a7fe277f5385d23b9c44b2cbda1577ce9}\label{_core___a_2_include_2cmsis__gcc_8h_a7fe277f5385d23b9c44b2cbda1577ce9}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_DSB@{\_\_DSB}}
\index{\_\_DSB@{\_\_DSB}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_DSB()}{\_\_DSB()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \+\_\+\+\_\+\+DSB (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Data Synchronization Barrier. 

Acts as a special kind of Data Memory Barrier. It completes when all explicit memory accesses before this instruction complete. \mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ae84bf4e95944e61937f4ed2453e5ef23}\label{_core___a_2_include_2cmsis__gcc_8h_ae84bf4e95944e61937f4ed2453e5ef23}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_enable\_irq@{\_\_enable\_irq}}
\index{\_\_enable\_irq@{\_\_enable\_irq}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_enable\_irq()}{\_\_enable\_irq()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \+\_\+\+\_\+enable\+\_\+irq (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable IRQ Interrupts. 

Enables IRQ interrupts by clearing the I-\/bit in the CPSR. Can only be executed in Privileged modes. \mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ae4ed17a55cb58b09914a29d8fd36e77a}\label{_core___a_2_include_2cmsis__gcc_8h_ae4ed17a55cb58b09914a29d8fd36e77a}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_FPU\_Enable@{\_\_FPU\_Enable}}
\index{\_\_FPU\_Enable@{\_\_FPU\_Enable}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_FPU\_Enable()}{\_\_FPU\_Enable()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \+\_\+\+\_\+\+FPU\+\_\+\+Enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable Floating Point Unit. 

Critical section, called from undef handler, so systick is disabled \mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_aa4bddbd2091b8fb234ae43d290e69e78}\label{_core___a_2_include_2cmsis__gcc_8h_aa4bddbd2091b8fb234ae43d290e69e78}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_get\_CPSR@{\_\_get\_CPSR}}
\index{\_\_get\_CPSR@{\_\_get\_CPSR}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_CPSR()}{\_\_get\_CPSR()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+CPSR (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get CPSR Register. 

\begin{DoxyReturn}{Returns}
CPSR Register value 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a45f4ac1d5ed0077abd44b37afb547d9b}\label{_core___a_2_include_2cmsis__gcc_8h_a45f4ac1d5ed0077abd44b37afb547d9b}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_get\_FPEXC@{\_\_get\_FPEXC}}
\index{\_\_get\_FPEXC@{\_\_get\_FPEXC}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_FPEXC()}{\_\_get\_FPEXC()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+FPEXC (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get FPEXC. 

\begin{DoxyReturn}{Returns}
Floating Point Exception Control register value 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a2e34d6d4dd5e94fc81c8db40c1727198}\label{_core___a_2_include_2cmsis__gcc_8h_a2e34d6d4dd5e94fc81c8db40c1727198}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_get\_FPSCR@{\_\_get\_FPSCR}}
\index{\_\_get\_FPSCR@{\_\_get\_FPSCR}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_FPSCR()}{\_\_get\_FPSCR()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+FPSCR (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get FPSCR. 

Returns the current value of the Floating Point Status/\+Control register. \begin{DoxyReturn}{Returns}
Floating Point Status/\+Control register value 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a4cf62691d82a3f3a0d844ae94718a5a9}\label{_core___a_2_include_2cmsis__gcc_8h_a4cf62691d82a3f3a0d844ae94718a5a9}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_get\_mode@{\_\_get\_mode}}
\index{\_\_get\_mode@{\_\_get\_mode}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_mode()}{\_\_get\_mode()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+get\+\_\+mode (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get Mode. 

\begin{DoxyReturn}{Returns}
Processor Mode 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_aebea89632181454327b3dc0cf29ec358}\label{_core___a_2_include_2cmsis__gcc_8h_aebea89632181454327b3dc0cf29ec358}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_get\_SP@{\_\_get\_SP}}
\index{\_\_get\_SP@{\_\_get\_SP}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_SP()}{\_\_get\_SP()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+SP (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get Stack Pointer. 

\begin{DoxyReturn}{Returns}
Stack Pointer value 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a7009688fca7a35b5e3ba6cf11cc74869}\label{_core___a_2_include_2cmsis__gcc_8h_a7009688fca7a35b5e3ba6cf11cc74869}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_get\_SP\_usr@{\_\_get\_SP\_usr}}
\index{\_\_get\_SP\_usr@{\_\_get\_SP\_usr}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_SP\_usr()}{\_\_get\_SP\_usr()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+SP\+\_\+usr (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get USR/\+SYS Stack Pointer. 

\begin{DoxyReturn}{Returns}
USR/\+SYS Stack Pointer value 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ae26c2b3961e702aeabc24d4984ebd369}\label{_core___a_2_include_2cmsis__gcc_8h_ae26c2b3961e702aeabc24d4984ebd369}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_ISB@{\_\_ISB}}
\index{\_\_ISB@{\_\_ISB}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_ISB()}{\_\_ISB()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \+\_\+\+\_\+\+ISB (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Instruction Synchronization Barrier. 

Instruction Synchronization Barrier flushes the pipeline in the processor, so that all instructions following the ISB are fetched from cache or memory, after the instruction has been completed. \mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_afc82fe15c0828ce6da9381a075ff99e3}\label{_core___a_2_include_2cmsis__gcc_8h_afc82fe15c0828ce6da9381a075ff99e3}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_LDREXB@{\_\_LDREXB}}
\index{\_\_LDREXB@{\_\_LDREXB}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_LDREXB()}{\_\_LDREXB()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint8\+\_\+t \+\_\+\+\_\+\+LDREXB (\begin{DoxyParamCaption}\item[{volatile uint8\+\_\+t $\ast$}]{addr }\end{DoxyParamCaption})}



LDR Exclusive (8 bit) 

Executes a exclusive LDR instruction for 8 bit value. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint8\+\_\+t at ($\ast$ptr) 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a73046158a2078bea827b3b0b252b836b}\label{_core___a_2_include_2cmsis__gcc_8h_a73046158a2078bea827b3b0b252b836b}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_LDREXH@{\_\_LDREXH}}
\index{\_\_LDREXH@{\_\_LDREXH}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_LDREXH()}{\_\_LDREXH()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint16\+\_\+t \+\_\+\+\_\+\+LDREXH (\begin{DoxyParamCaption}\item[{volatile uint16\+\_\+t $\ast$}]{addr }\end{DoxyParamCaption})}



LDR Exclusive (16 bit) 

Executes a exclusive LDR instruction for 16 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint16\+\_\+t at ($\ast$ptr) 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a02334b57719aa053fbce50a722825ca2}\label{_core___a_2_include_2cmsis__gcc_8h_a02334b57719aa053fbce50a722825ca2}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_LDREXW@{\_\_LDREXW}}
\index{\_\_LDREXW@{\_\_LDREXW}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_LDREXW()}{\_\_LDREXW()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+\+LDREXW (\begin{DoxyParamCaption}\item[{volatile uint32\+\_\+t $\ast$}]{addr }\end{DoxyParamCaption})}



LDR Exclusive (32 bit) 

Executes a exclusive LDR instruction for 32 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint32\+\_\+t at ($\ast$ptr) 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_af944a7b7d8fd70164cca27669316bcf7}\label{_core___a_2_include_2cmsis__gcc_8h_af944a7b7d8fd70164cca27669316bcf7}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_RBIT@{\_\_RBIT}}
\index{\_\_RBIT@{\_\_RBIT}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_RBIT()}{\_\_RBIT()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+\+RBIT (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



Reverse bit order of value. 

Reverses the bit order of the given value. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_adb92679719950635fba8b1b954072695}\label{_core___a_2_include_2cmsis__gcc_8h_adb92679719950635fba8b1b954072695}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_REV@{\_\_REV}}
\index{\_\_REV@{\_\_REV}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_REV()}{\_\_REV()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+\+REV (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{value }\end{DoxyParamCaption})}



Reverse byte order (32 bit) 

Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_acb695341318226a5f69ed508166622ac}\label{_core___a_2_include_2cmsis__gcc_8h_acb695341318226a5f69ed508166622ac}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_REVSH@{\_\_REVSH}}
\index{\_\_REVSH@{\_\_REVSH}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_REVSH()}{\_\_REVSH()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE int16\+\_\+t \+\_\+\+\_\+\+REVSH (\begin{DoxyParamCaption}\item[{int16\+\_\+t}]{value }\end{DoxyParamCaption})}



Reverse byte order (16 bit) 

Reverses the byte order in a 16-\/bit value and returns the signed 16-\/bit result. For example, 0x0080 becomes 0x8000. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_ab16acb6456176f1e87a4f2724c2b6028}\label{_core___a_2_include_2cmsis__gcc_8h_ab16acb6456176f1e87a4f2724c2b6028}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_ROR@{\_\_ROR}}
\index{\_\_ROR@{\_\_ROR}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_ROR()}{\_\_ROR()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+\+ROR (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}



Rotate Right in unsigned value (32 bit) 

Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em op1} & Value to rotate \\
\hline
\mbox{\texttt{ in}}  & {\em op2} & Number of Bits to rotate \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Rotated value 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a48f0cfea7413b74bd90986762383c1cd}\label{_core___a_2_include_2cmsis__gcc_8h_a48f0cfea7413b74bd90986762383c1cd}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_set\_CPSR@{\_\_set\_CPSR}}
\index{\_\_set\_CPSR@{\_\_set\_CPSR}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_CPSR()}{\_\_set\_CPSR()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \+\_\+\+\_\+set\+\_\+\+CPSR (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{cpsr }\end{DoxyParamCaption})}



Set CPSR Register. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em cpsr} & CPSR value to set \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a89b4c06df7c7e993d3847870add8bb61}\label{_core___a_2_include_2cmsis__gcc_8h_a89b4c06df7c7e993d3847870add8bb61}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_set\_FPEXC@{\_\_set\_FPEXC}}
\index{\_\_set\_FPEXC@{\_\_set\_FPEXC}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_FPEXC()}{\_\_set\_FPEXC()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \+\_\+\+\_\+set\+\_\+\+FPEXC (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{fpexc }\end{DoxyParamCaption})}



Set FPEXC. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em fpexc} & Floating Point Exception Control value to set \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a63aa6f7ed41dcaf39cbccb11e812ad4e}\label{_core___a_2_include_2cmsis__gcc_8h_a63aa6f7ed41dcaf39cbccb11e812ad4e}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_set\_FPSCR@{\_\_set\_FPSCR}}
\index{\_\_set\_FPSCR@{\_\_set\_FPSCR}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_FPSCR()}{\_\_set\_FPSCR()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \+\_\+\+\_\+set\+\_\+\+FPSCR (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{fpscr }\end{DoxyParamCaption})}



Set FPSCR. 

Assigns the given value to the Floating Point Status/\+Control register. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em fpscr} & Floating Point Status/\+Control value to set \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a7ad5710bc622794ffed1d31740f6be55}\label{_core___a_2_include_2cmsis__gcc_8h_a7ad5710bc622794ffed1d31740f6be55}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_set\_mode@{\_\_set\_mode}}
\index{\_\_set\_mode@{\_\_set\_mode}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_mode()}{\_\_set\_mode()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \+\_\+\+\_\+set\+\_\+mode (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{mode }\end{DoxyParamCaption})}



Set Mode. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em mode} & Mode value to set \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a6d25d5770874bf1c824f892739bfdf41}\label{_core___a_2_include_2cmsis__gcc_8h_a6d25d5770874bf1c824f892739bfdf41}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_set\_SP@{\_\_set\_SP}}
\index{\_\_set\_SP@{\_\_set\_SP}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_SP()}{\_\_set\_SP()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \+\_\+\+\_\+set\+\_\+\+SP (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{stack }\end{DoxyParamCaption})}



Set Stack Pointer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em stack} & Stack Pointer value to set \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_aabb67304694380b52a86cdc77efdfbf9}\label{_core___a_2_include_2cmsis__gcc_8h_aabb67304694380b52a86cdc77efdfbf9}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_set\_SP\_usr@{\_\_set\_SP\_usr}}
\index{\_\_set\_SP\_usr@{\_\_set\_SP\_usr}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_SP\_usr()}{\_\_set\_SP\_usr()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE void \+\_\+\+\_\+set\+\_\+\+SP\+\_\+usr (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{top\+Of\+Proc\+Stack }\end{DoxyParamCaption})}



Set USR/\+SYS Stack Pointer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em top\+Of\+Proc\+Stack} & USR/\+SYS Stack Pointer value to set \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a991d73339bfe81d7e013cf2e62c2c9ee}\label{_core___a_2_include_2cmsis__gcc_8h_a991d73339bfe81d7e013cf2e62c2c9ee}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_STREXB@{\_\_STREXB}}
\index{\_\_STREXB@{\_\_STREXB}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_STREXB()}{\_\_STREXB()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+\+STREXB (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{value,  }\item[{volatile uint8\+\_\+t $\ast$}]{addr }\end{DoxyParamCaption})}



STR Exclusive (8 bit) 

Executes a exclusive STR instruction for 8 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to store \\
\hline
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a6d04ee12de7acdcf79033a0f1aaed433}\label{_core___a_2_include_2cmsis__gcc_8h_a6d04ee12de7acdcf79033a0f1aaed433}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_STREXH@{\_\_STREXH}}
\index{\_\_STREXH@{\_\_STREXH}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_STREXH()}{\_\_STREXH()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+\+STREXH (\begin{DoxyParamCaption}\item[{uint16\+\_\+t}]{value,  }\item[{volatile uint16\+\_\+t $\ast$}]{addr }\end{DoxyParamCaption})}



STR Exclusive (16 bit) 

Executes a exclusive STR instruction for 16 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to store \\
\hline
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed 
\end{DoxyReturn}
\mbox{\Hypertarget{_core___a_2_include_2cmsis__gcc_8h_a357eff54827d90c60ae07c3882878a2f}\label{_core___a_2_include_2cmsis__gcc_8h_a357eff54827d90c60ae07c3882878a2f}} 
\index{cmsis\_gcc.h@{cmsis\_gcc.h}!\_\_STREXW@{\_\_STREXW}}
\index{\_\_STREXW@{\_\_STREXW}!cmsis\_gcc.h@{cmsis\_gcc.h}}
\doxysubsubsection{\texorpdfstring{\_\_STREXW()}{\_\_STREXW()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE uint32\+\_\+t \+\_\+\+\_\+\+STREXW (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{value,  }\item[{volatile uint32\+\_\+t $\ast$}]{addr }\end{DoxyParamCaption})}



STR Exclusive (32 bit) 

Executes a exclusive STR instruction for 32 bit values. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em value} & Value to store \\
\hline
\mbox{\texttt{ in}}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed 
\end{DoxyReturn}
