MIG: 19:39:45 : ################# RUNNING MIG BATCH ###################
MIG: 19:39:45 : MIG::Writing IN file for 'ddr2_ram'...compDirPath: F:/Xilinx/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2... instDirPath: d:/Desktop/ddr_new/ddr_new.srcs/sources_1/ip/ddr2_ram
MIG: 19:39:45 : synp_flow:  -- synthesis_mode: Other
MIG: 19:39:45 : outputDirectory: d:/Desktop/ddr_new/ddr_new.srcs/sources_1/ip/ddr2_ram/_tmp/
MIG: 19:39:45 : vivado_mode: xpg_pa
MIG: 19:39:45 : HDL Language: Verilog
MIG: 19:39:45 : compInfo: false
MIG: 19:39:45 : Vivado Options xc7a100t csg324 -1
MIG: 19:39:45 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:39:52 : After isLin
MIG: 19:39:52 : result: 0
MIG: 19:39:52 : Moving ddr2_ram ...
MIG: 19:39:52 : Moving ddr2_ram.veo ...
MIG: 19:39:52 : Moving ddr2_ram_xmdf.tcl ...
