{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "8dc74b80-e002-4727-9eaa-f3369285990d",
   "metadata": {},
   "source": [
    "# Introduction bar métal\n",
    "\n",
    "## Import and Formatting\n",
    "\n",
    "The goal of this section is to import all the necessary files and libraries required for the subsequent data analysis.  \n",
    "It also includes setting up the formatting parameters for the plots and visualizations.\n",
    "\n",
    "### Import"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "daf295a7-9afb-416c-9f48-6bba574eedb8",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ============================================================\n",
    "# Import Required Libraries\n",
    "# ============================================================\n",
    "\n",
    "# ------------------------------------------------------------\n",
    "# Numerical and Plotting Libraries\n",
    "# ------------------------------------------------------------\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3bca8a59-e6ff-44cf-bc82-e44db3075050",
   "metadata": {},
   "source": [
    "## Introduction\n",
    "\n",
    "The objective of this section is to design and analyze the basic logic gates directly at the bare-metal (hardware) level.\n",
    "\n",
    "The objective is to design and simulate several circuits that implement basic logic gates. "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "057fc0e4-5f3a-4c2c-9aed-a858cf988222",
   "metadata": {},
   "source": [
    "## CMOS Logic Gates\n",
    "\n",
    "### NOT Gate\n",
    "\n",
    "#### Electronic Circuit\n",
    "\n",
    "The **NOT gate** (inverter) is shown in [Figure](#porte-not).\n",
    "It inverts the logical value of its input:\n",
    "\n",
    "* if the input is **1**, the output is **0**,\n",
    "* and if the input is **0**, the output is **1**.\n",
    "\n",
    "```{figure} ./images/porte_NOT.svg\n",
    ":name: porte-not\n",
    ":align: center\n",
    ":width: 200px\n",
    "\n",
    "NOT Gate (European standard)\n",
    "```\n",
    "\n",
    "The corresponding **truth table** is:\n",
    "\n",
    "|  A  |  Y  |\n",
    "| :-: | :-: |\n",
    "|  0  |  1  |\n",
    "|  1  |  0  |\n",
    "\n",
    "To implement a NOT logic gate using **CMOS technology**, two complementary MOSFETs (one **PMOS** and one **NMOS**) are used, as illustrated [](#porte-not-cmos).\n",
    "The input **A** is connected to both transistor gates, while the output **Y** is taken from the junction between the two transistors.\n",
    "\n",
    "```{figure} ./images/CMOS_NOT.svg\n",
    ":name: porte-not-cmos\n",
    ":align: center\n",
    ":width: 200px\n",
    "\n",
    "NOT Gate implemented with CMOS transistors\n",
    "```\n",
    "\n",
    "The purpose of this section is not to deeply analyze the internal behavior of this circuit."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "af848415-3efe-4ffe-a494-be3d911eca67",
   "metadata": {},
   "source": [
    "#### Layer\n",
    "\n",
    "It is first possible to visualize the **3D structure** of the layer, as shown in [Figure](#porte-not-cmos-layer-3D).\n",
    "\n",
    "```{figure} ./images/layeur_3D.svg\n",
    ":name: porte-not-cmos-layer-3D\n",
    ":align: center\n",
    ":width: 600px\n",
    "\n",
    "NOT Gate implemented with CMOS transistors — 3D layer view\n",
    "```\n",
    "\n",
    "From this representation, we can see that the base layer is **p-doped**, forming the substrate on which the transistors are built.\n",
    "The **gate regions** of the CMOS transistors are shown in **red**, allowing us to identify the configuration of the inverter circuit.\n",
    "\n",
    "For the remainder of this study, all structures will be represented in **2D** for clarity and simplicity, as illustrated in  [](#porte-not-cmos-layer).\n",
    "\n",
    "```{figure} ./images/layer_not.svg\n",
    ":name: porte-not-cmos-layer\n",
    ":align: center\n",
    ":width: 200px\n",
    "\n",
    "NOT Gate implemented with CMOS transistors — 2D layer view\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1e42e0cd-a0e8-4dd4-8af3-c76389856855",
   "metadata": {},
   "source": [
    "### NAND Gate\n",
    "\n",
    "In **microelectronics**, the fundamental building blocks are not the **AND** or **OR** gates, but rather the **NAND** and **NOR** gates.\n",
    "The goal of this section is to design and understand the **NAND gate** at the transistor level.\n",
    "\n",
    "The **truth table** for a NAND gate is as follows:\n",
    "\n",
    "|  A  |  B  |  Y  |\n",
    "| :-: | :-: | :-: |\n",
    "|  0  |  0  |  1  |\n",
    "|  1  |  0  |  1  |\n",
    "|  0  |  1  |  1  |\n",
    "|  1  |  1  |  0  |\n",
    "\n",
    "#### Logical Symbol\n",
    "\n",
    "The logical representation of the NAND gate is shown in [Figure](#porte-nand):\n",
    "\n",
    "```{figure} ./images/porte_NAND.svg\n",
    ":name: porte-nand\n",
    ":align: center\n",
    ":width: 200px\n",
    "\n",
    "NAND Gate (European standard)\n",
    "```\n",
    "\n",
    "#### Electronic Circuit\n",
    "\n",
    "The **CMOS implementation** of the NAND gate is illustrated in [Figure](#porte-nand-cmos):\n",
    "\n",
    "```{figure} ./images/CMOS_NAND.svg\n",
    ":name: porte-nand-cmos\n",
    ":align: center\n",
    ":width: 500px\n",
    "\n",
    "NAND Gate implemented with CMOS transistors\n",
    "```\n",
    "\n",
    "As we can see, the **NAND gate** requires **four transistors** — two **PMOS** and two **NMOS**.\n",
    "To obtain an **AND gate**, we can simply add a **NOT gate** at the output of the NAND circuit.\n",
    "Since the NOT gate itself uses two transistors, implementing an AND gate in CMOS technology therefore requires a total of **six transistors**.\n",
    "\n",
    "#### Layer\n",
    "\n",
    "The **physical layer structure** of the NAND gate is illustrated in the following [](#porte-nand-cmos-layer):\n",
    "\n",
    "\n",
    "```{figure} ./images/layer_nand.svg\n",
    ":name: porte-nand-cmos-layer\n",
    ":align: center\n",
    ":width: 200px\n",
    "\n",
    "NAND Gate implemented with CMOS transistors — 2D layer view\n",
    "```\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6cc2bd1c-4f38-4ef4-bed6-737ddf9bc3bb",
   "metadata": {},
   "source": [
    "Here’s your corrected, polished, and translated version in clear academic English:\n",
    "\n",
    "---\n",
    "\n",
    "### NOR Gate\n",
    "\n",
    "Now, the objective is to perform the same analysis as before, but this time for the **NOR gate**.\n",
    "The reasoning is identical to that used for the **NOT** and **NAND** gates.\n",
    "\n",
    "First, let’s look at the **truth table** for a NOR gate:\n",
    "\n",
    "|  A  |  B  |  Y  |\n",
    "| :-: | :-: | :-: |\n",
    "|  0  |  0  |  1  |\n",
    "|  1  |  0  |  0  |\n",
    "|  0  |  1  |  0  |\n",
    "|  1  |  1  |  0  |\n",
    "\n",
    "### Logical Symbol\n",
    "\n",
    "The logical symbol of a NOR gate is shown in [Figure](#porte-nor):\n",
    "\n",
    "```{figure} ./images/porte_NOR.svg\n",
    ":name: porte-nor\n",
    ":align: center\n",
    ":width: 200px\n",
    "\n",
    "NOR Gate (European standard)\n",
    "```\n",
    "\n",
    "```{note}\n",
    "All the logical symbols used in this course follow the **European standard**.  \n",
    "Other standards exist (such as the American one), which may look different, but the **underlying physics and equations remain exactly the same**.\n",
    "```\n",
    "\n",
    "#### Electronic Circuit\n",
    "\n",
    "The **CMOS implementation** of the NOR gate is illustrated in [Figure](#porte-nor-cmos):\n",
    "\n",
    "```{figure} ./images/CMOS_NOR.svg\n",
    ":name: porte-nor-cmos\n",
    ":align: center\n",
    ":width: 500px\n",
    "\n",
    "NOR Gate implemented with CMOS transistors\n",
    "```\n",
    "\n",
    "As we saw earlier, both the **NAND** and **NOR** gates require **four CMOS transistors** to function.\n",
    "\n",
    "```{note}\n",
    "To create an **OR** or **AND** gate, you must add a **NOT gate** at the output of the NOR or NAND circuit.  \n",
    "Since a NOT gate itself uses two transistors, this brings the total to **six transistors** for an AND or OR gate.\n",
    "```\n",
    "\n",
    "#### Layer\n",
    "\n",
    "The **physical layer structure** of the NOR gate is illustrated in the following figure [Figure](#porte-nor-cmos-layer):\n",
    "\n",
    "```{figure} ./images/layer_nor.svg\n",
    ":name: porte-nor-cmos-layer\n",
    ":align: center\n",
    ":width: 200px\n",
    "\n",
    "NOR Gate implemented with CMOS transistors — 2D layer view\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "19b750b4-fd2a-4705-b028-563af4e8ce5e",
   "metadata": {},
   "source": [
    "Now that you know how to build basic logic gates, you can construct **any other fundamental logic function**, such as **AND**, **OR**, or even more complex **flip-flop** circuits.\n",
    "\n",
    "In the next section, the objective will be to design a **PN junction**, allowing us to simulate and analyze its **behavior based on doping characteristics**."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
