{"files":[{"patch":"@@ -1524,1 +1524,1 @@\n-  if (UseZba && UseZbb) {\n+  if (UseZbb) {\n@@ -1528,1 +1528,1 @@\n-    zext_w(Rd, Rd);\n+    zero_extend(Rd, Rd, 32);\n@@ -1557,1 +1557,1 @@\n-  if (UseZba && UseZbb) {\n+  if (UseZbb) {\n@@ -1561,1 +1561,1 @@\n-    zext_w(tmp1, Rd);\n+    zero_extend(tmp1, Rd, 32);\n@@ -1566,1 +1566,1 @@\n-    zext_w(Rd, Rd);\n+    zero_extend(Rd, Rd, 32);\n@@ -3927,8 +3927,8 @@\n-  if (UseZba && UseZbb) {\n-    if (bits == 16) {\n-      zext_h(dst, src);\n-      return;\n-    } else if (bits == 32) {\n-      zext_w(dst, src);\n-      return;\n-    }\n+  if (UseZba && bits == 32) {\n+    zext_w(dst, src);\n+    return;\n+  }\n+\n+  if (UseZbb && bits == 16) {\n+    zext_h(dst, src);\n+    return;\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":13,"deletions":13,"binary":false,"changes":26,"status":"modified"}]}