--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 61 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.393ns.
--------------------------------------------------------------------------------

Paths for end point u2/cnt_FSM_FFd5 (SLICE_X51Y62.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/rot_event (FF)
  Destination:          u2/cnt_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.007 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/rot_event to u2/cnt_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.YQ      Tcko                  0.587   u1/rot_event
                                                       u1/rot_event
    SLICE_X50Y64.F2      net (fanout=7)        1.081   u1/rot_event
    SLICE_X50Y64.X       Tilo                  0.759   u2/cnt_and0000
                                                       u2/a_3_not000111
    SLICE_X51Y62.CE      net (fanout=3)        1.394   u2/cnt_and0000
    SLICE_X51Y62.CLK     Tceck                 0.555   u2/cnt_FSM_FFd5
                                                       u2/cnt_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (1.901ns logic, 2.475ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/prev (FF)
  Destination:          u2/cnt_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.901ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.007 - 0.016)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/prev to u2/cnt_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y64.YQ      Tcko                  0.587   u2/prev
                                                       u2/prev
    SLICE_X50Y64.F4      net (fanout=6)        0.606   u2/prev
    SLICE_X50Y64.X       Tilo                  0.759   u2/cnt_and0000
                                                       u2/a_3_not000111
    SLICE_X51Y62.CE      net (fanout=3)        1.394   u2/cnt_and0000
    SLICE_X51Y62.CLK     Tceck                 0.555   u2/cnt_FSM_FFd5
                                                       u2/cnt_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.901ns logic, 2.000ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point u2/a_5 (SLICE_X50Y66.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/rot_event (FF)
  Destination:          u2/a_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.010 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/rot_event to u2/a_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.YQ      Tcko                  0.587   u1/rot_event
                                                       u1/rot_event
    SLICE_X51Y65.F3      net (fanout=7)        1.032   u1/rot_event
    SLICE_X51Y65.X       Tilo                  0.704   u2/a_6_not0001
                                                       u2/a_6_not00011
    SLICE_X50Y66.CE      net (fanout=2)        1.481   u2/a_6_not0001
    SLICE_X50Y66.CLK     Tceck                 0.555   u2/a<5>
                                                       u2/a_5
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.846ns logic, 2.513ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/prev (FF)
  Destination:          u2/a_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.010 - 0.016)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/prev to u2/a_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y64.YQ      Tcko                  0.587   u2/prev
                                                       u2/prev
    SLICE_X51Y65.F1      net (fanout=6)        0.739   u2/prev
    SLICE_X51Y65.X       Tilo                  0.704   u2/a_6_not0001
                                                       u2/a_6_not00011
    SLICE_X50Y66.CE      net (fanout=2)        1.481   u2/a_6_not0001
    SLICE_X50Y66.CLK     Tceck                 0.555   u2/a<5>
                                                       u2/a_5
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (1.846ns logic, 2.220ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_FSM_FFd1 (FF)
  Destination:          u2/a_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_FSM_FFd1 to u2/a_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.YQ      Tcko                  0.587   u2/cnt_FSM_FFd2
                                                       u2/cnt_FSM_FFd1
    SLICE_X51Y65.F4      net (fanout=2)        0.426   u2/cnt_FSM_FFd1
    SLICE_X51Y65.X       Tilo                  0.704   u2/a_6_not0001
                                                       u2/a_6_not00011
    SLICE_X50Y66.CE      net (fanout=2)        1.481   u2/a_6_not0001
    SLICE_X50Y66.CLK     Tceck                 0.555   u2/a<5>
                                                       u2/a_5
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (1.846ns logic, 1.907ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point u2/a_4 (SLICE_X50Y66.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/rot_event (FF)
  Destination:          u2/a_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.010 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1/rot_event to u2/a_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.YQ      Tcko                  0.587   u1/rot_event
                                                       u1/rot_event
    SLICE_X51Y65.F3      net (fanout=7)        1.032   u1/rot_event
    SLICE_X51Y65.X       Tilo                  0.704   u2/a_6_not0001
                                                       u2/a_6_not00011
    SLICE_X50Y66.CE      net (fanout=2)        1.481   u2/a_6_not0001
    SLICE_X50Y66.CLK     Tceck                 0.555   u2/a<5>
                                                       u2/a_4
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.846ns logic, 2.513ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/prev (FF)
  Destination:          u2/a_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.010 - 0.016)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/prev to u2/a_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y64.YQ      Tcko                  0.587   u2/prev
                                                       u2/prev
    SLICE_X51Y65.F1      net (fanout=6)        0.739   u2/prev
    SLICE_X51Y65.X       Tilo                  0.704   u2/a_6_not0001
                                                       u2/a_6_not00011
    SLICE_X50Y66.CE      net (fanout=2)        1.481   u2/a_6_not0001
    SLICE_X50Y66.CLK     Tceck                 0.555   u2/a<5>
                                                       u2/a_4
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (1.846ns logic, 2.220ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_FSM_FFd1 (FF)
  Destination:          u2/a_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_FSM_FFd1 to u2/a_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.YQ      Tcko                  0.587   u2/cnt_FSM_FFd2
                                                       u2/cnt_FSM_FFd1
    SLICE_X51Y65.F4      net (fanout=2)        0.426   u2/cnt_FSM_FFd1
    SLICE_X51Y65.X       Tilo                  0.704   u2/a_6_not0001
                                                       u2/a_6_not00011
    SLICE_X50Y66.CE      net (fanout=2)        1.481   u2/a_6_not0001
    SLICE_X50Y66.CLK     Tceck                 0.555   u2/a<5>
                                                       u2/a_4
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (1.846ns logic, 1.907ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u2/cnt_FSM_FFd2 (SLICE_X51Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.980ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/cnt_FSM_FFd1 (FF)
  Destination:          u2/cnt_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.980ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u2/cnt_FSM_FFd1 to u2/cnt_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.YQ      Tcko                  0.470   u2/cnt_FSM_FFd2
                                                       u2/cnt_FSM_FFd1
    SLICE_X51Y64.BX      net (fanout=2)        0.417   u2/cnt_FSM_FFd1
    SLICE_X51Y64.CLK     Tckdi       (-Th)    -0.093   u2/cnt_FSM_FFd2
                                                       u2/cnt_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.980ns (0.563ns logic, 0.417ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point u2/cnt_FSM_FFd1 (SLICE_X51Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/cnt_FSM_FFd5 (FF)
  Destination:          u2/cnt_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.004 - 0.002)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u2/cnt_FSM_FFd5 to u2/cnt_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.YQ      Tcko                  0.470   u2/cnt_FSM_FFd5
                                                       u2/cnt_FSM_FFd5
    SLICE_X51Y64.BY      net (fanout=2)        0.407   u2/cnt_FSM_FFd5
    SLICE_X51Y64.CLK     Tckdi       (-Th)    -0.135   u2/cnt_FSM_FFd2
                                                       u2/cnt_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.605ns logic, 0.407ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point u2/cnt_FSM_FFd5 (SLICE_X51Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/cnt_FSM_FFd4 (FF)
  Destination:          u2/cnt_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u2/cnt_FSM_FFd4 to u2/cnt_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y65.XQ      Tcko                  0.474   u2/cnt_FSM_FFd4
                                                       u2/cnt_FSM_FFd4
    SLICE_X51Y62.BY      net (fanout=2)        0.419   u2/cnt_FSM_FFd4
    SLICE_X51Y62.CLK     Tckdi       (-Th)    -0.135   u2/cnt_FSM_FFd5
                                                       u2/cnt_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.609ns logic, 0.419ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u2/b<6>/CLK
  Logical resource: u2/b_6/CK
  Location pin: SLICE_X48Y66.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: u2/b<6>/CLK
  Logical resource: u2/b_6/CK
  Location pin: SLICE_X48Y66.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: u2/b<6>/CLK
  Logical resource: u2/b_6/CK
  Location pin: SLICE_X48Y66.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.393|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 61 paths, 0 nets, and 50 connections

Design statistics:
   Minimum period:   4.393ns{1}   (Maximum frequency: 227.635MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 25 15:26:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



