<profile>

<section name = "Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_14_1'" level="0">
<item name = "Date">Thu Dec 19 08:56:05 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">rsa.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.50 ns, 6.030 ns, 2.30 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 68, 51.000 ns, 0.578 us, 6, 68, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_14_1">4, 66, 3, 2, 1, 1 ~ 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 59, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 91, -</column>
<column name="Register">-, -, 22, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_fu_94_p2">+, 0, 0, 14, 6, 1</column>
<column name="ap_condition_204">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_208">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1068_fu_106_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln14_fu_88_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_merge_phi_fu_72_p4">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_x_1">14, 3, 6, 18</column>
<column name="x_fu_38">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln14_reg_127">6, 0, 6, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="icmp_ln1068_reg_142">1, 0, 1, 0</column>
<column name="icmp_ln14_reg_123">1, 0, 1, 0</column>
<column name="merge_reg_68">1, 0, 1, 0</column>
<column name="x_fu_38">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="modulus_digits_data_V_address0">out, 5, ap_memory, modulus_digits_data_V, array</column>
<column name="modulus_digits_data_V_ce0">out, 1, ap_memory, modulus_digits_data_V, array</column>
<column name="modulus_digits_data_V_q0">in, 64, ap_memory, modulus_digits_data_V, array</column>
<column name="result_digits_data_V_address0">out, 5, ap_memory, result_digits_data_V, array</column>
<column name="result_digits_data_V_ce0">out, 1, ap_memory, result_digits_data_V, array</column>
<column name="result_digits_data_V_q0">in, 64, ap_memory, result_digits_data_V, array</column>
</table>
</item>
</section>
</profile>
