// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Fri Nov 27 21:10:07 2020
// Host        : HSDesktop running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_NIMInput_DACControl_0_0_stub.v
// Design      : design_1_NIMInput_DACControl_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "NIMInput_DACControl,Vivado 2019.1" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(dacsignal1, dacsignal2, dacsignal3, dacsignal4, 
  dacsignal5, dacsignal6, dacsignal7, dacsignal8, GCLK, FMC_LA12_P, FMC_LA12_N, FMC_LA13_P, 
  FMC_LA13_N, FMC_LA14_P, FMC_LA14_N, FMC_LA15_P, FMC_LA15_N, FMC_LA16_P, FMC_LA16_N, 
  FMC_LA01_CC_P, FMC_LA01_CC_N, FMC_LA02_P, FMC_LA02_N, FMC_LA03_P, FMC_LA03_N, nim_input1, 
  nim_input2, nim_input3, nim_input4, nim_input5, nim_input6, nim_input7, nim_input8, FMC_LA19_P, 
  FMC_LA19_N, FMC_LA20_P, FMC_LA20_N, FMC_LA22_P, FMC_LA22_N, FMC_LA23_P, FMC_LA23_N, 
  FMC_LA17_CC_P, FMC_LA18_CC_P, FMC_LA18_CC_N)
/* synthesis syn_black_box black_box_pad_pin="dacsignal1[17:0],dacsignal2[17:0],dacsignal3[17:0],dacsignal4[17:0],dacsignal5[17:0],dacsignal6[17:0],dacsignal7[17:0],dacsignal8[17:0],GCLK,FMC_LA12_P,FMC_LA12_N,FMC_LA13_P,FMC_LA13_N,FMC_LA14_P,FMC_LA14_N,FMC_LA15_P,FMC_LA15_N,FMC_LA16_P,FMC_LA16_N,FMC_LA01_CC_P,FMC_LA01_CC_N,FMC_LA02_P,FMC_LA02_N,FMC_LA03_P,FMC_LA03_N,nim_input1,nim_input2,nim_input3,nim_input4,nim_input5,nim_input6,nim_input7,nim_input8,FMC_LA19_P,FMC_LA19_N,FMC_LA20_P,FMC_LA20_N,FMC_LA22_P,FMC_LA22_N,FMC_LA23_P,FMC_LA23_N,FMC_LA17_CC_P,FMC_LA18_CC_P,FMC_LA18_CC_N" */;
  input [17:0]dacsignal1;
  input [17:0]dacsignal2;
  input [17:0]dacsignal3;
  input [17:0]dacsignal4;
  input [17:0]dacsignal5;
  input [17:0]dacsignal6;
  input [17:0]dacsignal7;
  input [17:0]dacsignal8;
  input GCLK;
  input FMC_LA12_P;
  input FMC_LA12_N;
  input FMC_LA13_P;
  input FMC_LA13_N;
  input FMC_LA14_P;
  input FMC_LA14_N;
  input FMC_LA15_P;
  input FMC_LA15_N;
  input FMC_LA16_P;
  input FMC_LA16_N;
  input FMC_LA01_CC_P;
  input FMC_LA01_CC_N;
  input FMC_LA02_P;
  input FMC_LA02_N;
  input FMC_LA03_P;
  input FMC_LA03_N;
  output nim_input1;
  output nim_input2;
  output nim_input3;
  output nim_input4;
  output nim_input5;
  output nim_input6;
  output nim_input7;
  output nim_input8;
  output FMC_LA19_P;
  output FMC_LA19_N;
  output FMC_LA20_P;
  output FMC_LA20_N;
  output FMC_LA22_P;
  output FMC_LA22_N;
  output FMC_LA23_P;
  output FMC_LA23_N;
  output FMC_LA17_CC_P;
  output FMC_LA18_CC_P;
  output FMC_LA18_CC_N;
endmodule
