

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'
================================================================
* Date:           Sat Jun  1 06:31:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409616|   409616|  4.096 ms|  4.096 ms|  409616|  409616|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6  |   409614|   409614|        19|          4|          1|  102400|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 4, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%s_128 = alloca i32 1" [Conv.cpp:172->CNN.cpp:45]   --->   Operation 22 'alloca' 's_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 23 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 24 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten143 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 26 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten158 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 28 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten182 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten182"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln169 = store i6 0, i6 %n" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 32 'store' 'store_ln169' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten158"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln171 = store i6 0, i6 %y" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 34 'store' 'store_ln171' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten143"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln174 = store i5 0, i5 %k" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 36 'store' 'store_ln174' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln176 = store i3 0, i3 %j" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 37 'store' 'store_ln176' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln172 = store i32 0, i32 %s_128" [Conv.cpp:172->CNN.cpp:45]   --->   Operation 38 'store' 'store_ln172' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i295"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten143_load = load i8 %indvar_flatten143" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 40 'load' 'indvar_flatten143_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten158_load = load i13 %indvar_flatten158" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 41 'load' 'indvar_flatten158_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten182_load = load i17 %indvar_flatten182" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 42 'load' 'indvar_flatten182_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.86ns)   --->   "%icmp_ln169 = icmp_eq  i17 %indvar_flatten182_load, i17 102400" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 43 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.86ns)   --->   "%add_ln169 = add i17 %indvar_flatten182_load, i17 1" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 44 'add' 'add_ln169' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %for.inc44.i311, void %for.body4.i317.preheader.exitStub" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 45 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [Conv.cpp:172->CNN.cpp:45]   --->   Operation 46 'load' 'j_load' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 47 'load' 'k_load' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%n_load = load i6 %n" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 48 'load' 'n_load' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.82ns)   --->   "%icmp_ln171 = icmp_eq  i13 %indvar_flatten158_load, i13 3200" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 49 'icmp' 'icmp_ln171' <Predicate = (!icmp_ln169)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.28ns)   --->   "%xor_ln169 = xor i1 %icmp_ln171, i1 1" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 50 'xor' 'xor_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%icmp_ln176 = icmp_eq  i3 %j_load, i3 5" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 51 'icmp' 'icmp_ln176' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.76ns)   --->   "%icmp_ln174 = icmp_eq  i8 %indvar_flatten143_load, i8 80" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 52 'icmp' 'icmp_ln174' <Predicate = (!icmp_ln169)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.28ns)   --->   "%and_ln169_1 = and i1 %icmp_ln174, i1 %xor_ln169" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 53 'and' 'and_ln169_1' <Predicate = (!icmp_ln169)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.78ns)   --->   "%add_ln169_1 = add i6 %n_load, i6 1" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 54 'add' 'add_ln169_1' <Predicate = (!icmp_ln169)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%select_ln169_1 = select i1 %icmp_ln171, i6 %add_ln169_1, i6 %n_load" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 55 'select' 'select_ln169_1' <Predicate = (!icmp_ln169)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.28ns)   --->   "%or_ln171 = or i1 %and_ln169_1, i1 %icmp_ln171" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 56 'or' 'or_ln171' <Predicate = (!icmp_ln169)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.41ns)   --->   "%select_ln171 = select i1 %or_ln171, i5 0, i5 %k_load" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 57 'select' 'select_ln171' <Predicate = (!icmp_ln169)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln171)   --->   "%xor_ln171 = xor i1 %icmp_ln174, i1 1" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 58 'xor' 'xor_ln171' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln171)   --->   "%or_ln171_1 = or i1 %icmp_ln171, i1 %xor_ln171" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 59 'or' 'or_ln171_1' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln171)   --->   "%and_ln169 = and i1 %xor_ln169, i1 %icmp_ln176" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 60 'and' 'and_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln171 = and i1 %and_ln169, i1 %or_ln171_1" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 61 'and' 'and_ln171' <Predicate = (!icmp_ln169)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln174 = add i5 %select_ln171, i5 1" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 62 'add' 'add_ln174' <Predicate = (!icmp_ln169)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln172)   --->   "%or_ln172 = or i1 %and_ln171, i1 %and_ln169_1" [Conv.cpp:172->CNN.cpp:45]   --->   Operation 63 'or' 'or_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln172)   --->   "%or_ln172_1 = or i1 %or_ln172, i1 %icmp_ln171" [Conv.cpp:172->CNN.cpp:45]   --->   Operation 64 'or' 'or_ln172_1' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln172 = select i1 %or_ln172_1, i3 0, i3 %j_load" [Conv.cpp:172->CNN.cpp:45]   --->   Operation 65 'select' 'select_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.41ns)   --->   "%select_ln174 = select i1 %and_ln171, i5 %add_ln174, i5 %select_ln171" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 66 'select' 'select_ln174' <Predicate = (!icmp_ln169)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%empty = trunc i6 %select_ln169_1" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 67 'trunc' 'empty' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %empty, i6 0" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 68 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl48_cast = zext i11 %p_shl" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 69 'zext' 'p_shl48_cast' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty, i4 0" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 70 'bitconcatenate' 'p_shl18' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i5 %select_ln174" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 71 'zext' 'zext_ln174' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i5 %select_ln174" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 72 'zext' 'zext_ln176' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%empty_150 = trunc i5 %select_ln174" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 73 'trunc' 'empty_150' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl21 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_150, i2 0" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 74 'bitconcatenate' 'p_shl21' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl50_cast = zext i6 %p_shl21" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 75 'zext' 'p_shl50_cast' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 76 [3/3] (0.99ns) (grouped into DSP with root node add_ln177_3)   --->   "%mul_ln176 = mul i10 %zext_ln176, i10 44" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 76 'mul' 'mul_ln176' <Predicate = (!icmp_ln169)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln176_2 = zext i3 %select_ln172" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 77 'zext' 'zext_ln176_2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.77ns)   --->   "%add_ln177 = add i9 %p_shl18, i9 %zext_ln174" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 78 'add' 'add_ln177' <Predicate = (!icmp_ln169)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i9 %add_ln177" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 79 'zext' 'zext_ln177' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.79ns)   --->   "%add_ln177_2 = add i12 %zext_ln177, i12 %p_shl48_cast" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 80 'add' 'add_ln177_2' <Predicate = (!icmp_ln169)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i12 %add_ln177_2" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 81 'zext' 'zext_ln177_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln177_4 = add i12 %zext_ln176_2, i12 2556" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 82 'add' 'add_ln177_4' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln177_5 = add i12 %add_ln177_4, i12 %p_shl50_cast" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 83 'add' 'add_ln177_5' <Predicate = (!icmp_ln169)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i12 %add_ln177_5" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 84 'zext' 'zext_ln177_2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.80ns)   --->   "%add_ln177_1 = add i13 %zext_ln177_2, i13 %zext_ln177_1" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 85 'add' 'add_ln177_1' <Predicate = (!icmp_ln169)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln177_3 = zext i13 %add_ln177_1" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 86 'zext' 'zext_ln177_3' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%Weights_addr_89 = getelementptr i32 %Weights, i64 0, i64 %zext_ln177_3" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 87 'getelementptr' 'Weights_addr_89' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (1.23ns)   --->   "%Weights_load_89 = load i14 %Weights_addr_89" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 88 'load' 'Weights_load_89' <Predicate = (!icmp_ln169)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 89 [1/1] (0.67ns)   --->   "%add_ln176 = add i3 %select_ln172, i3 1" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 89 'add' 'add_ln176' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.67ns)   --->   "%icmp_ln176_1 = icmp_eq  i3 %add_ln176, i3 5" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 90 'icmp' 'icmp_ln176_1' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.78ns)   --->   "%icmp_ln174_1 = icmp_eq  i5 %select_ln174, i5 15" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 91 'icmp' 'icmp_ln174_1' <Predicate = (!icmp_ln169)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176_1, void %new.latch.for.inc.i295.split, void %last.iter.for.inc.i295.split" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 92 'br' 'br_ln176' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln174_1, void %new.latch.for.inc23.i298, void %last.iter.for.inc23.i298" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 93 'br' 'br_ln176' <Predicate = (!icmp_ln169 & icmp_ln176_1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln176 = br void %new.latch.for.inc.i295.split" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 94 'br' 'br_ln176' <Predicate = (!icmp_ln169 & icmp_ln176_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln169 = store i17 %add_ln169, i17 %indvar_flatten182" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 95 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>
ST_2 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln169 = store i6 %select_ln169_1, i6 %n" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 96 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln174 = store i5 %select_ln174, i5 %k" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 97 'store' 'store_ln174' <Predicate = (!icmp_ln169)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln176 = store i3 %add_ln176, i3 %j" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 98 'store' 'store_ln176' <Predicate = (!icmp_ln169)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 99 [2/3] (0.99ns) (grouped into DSP with root node add_ln177_3)   --->   "%mul_ln176 = mul i10 %zext_ln176, i10 44" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 99 'mul' 'mul_ln176' <Predicate = (!icmp_ln169)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/2] (1.23ns)   --->   "%Weights_load_89 = load i14 %Weights_addr_89" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 100 'load' 'Weights_load_89' <Predicate = (!icmp_ln169)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 101 'load' 'y_load' <Predicate = (!icmp_ln169 & !icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.38ns)   --->   "%select_ln169 = select i1 %icmp_ln171, i6 0, i6 %y_load" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 102 'select' 'select_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.78ns)   --->   "%add_ln171 = add i6 %select_ln169, i6 1" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 103 'add' 'add_ln171' <Predicate = (!icmp_ln169 & and_ln169_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.38ns)   --->   "%select_ln171_2 = select i1 %and_ln169_1, i6 %add_ln171, i6 %select_ln169" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 104 'select' 'select_ln171_2' <Predicate = (!icmp_ln169)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln177_3)   --->   "%mul_ln176 = mul i10 %zext_ln176, i10 44" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 105 'mul' 'mul_ln176' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln176_1 = zext i3 %select_ln172" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 106 'zext' 'zext_ln176_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.78ns)   --->   "%add_ln177_6 = add i6 %select_ln171_2, i6 %zext_ln176_1" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 107 'add' 'add_ln177_6' <Predicate = (!icmp_ln169)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln177_4 = zext i6 %add_ln177_6" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 108 'zext' 'zext_ln177_4' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln177_3 = add i10 %zext_ln177_4, i10 %mul_ln176" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 109 'add' 'add_ln177_3' <Predicate = (!icmp_ln169)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln171 = store i6 %select_ln171_2, i6 %y" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 110 'store' 'store_ln171' <Predicate = (!icmp_ln169)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 111 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln177_3 = add i10 %zext_ln177_4, i10 %mul_ln176" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 111 'add' 'add_ln177_3' <Predicate = (!icmp_ln169)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln177_5 = zext i10 %add_ln177_3" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 112 'zext' 'zext_ln177_5' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%OutPadConv6_addr = getelementptr i32 %OutPadConv6, i64 0, i64 %zext_ln177_5" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 113 'getelementptr' 'OutPadConv6_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (1.23ns)   --->   "%OutPadConv6_load = load i10 %OutPadConv6_addr" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 114 'load' 'OutPadConv6_load' <Predicate = (!icmp_ln169)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_5 : Operation 115 [1/1] (0.76ns)   --->   "%add_ln174_1 = add i8 %indvar_flatten143_load, i8 1" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 115 'add' 'add_ln174_1' <Predicate = (!icmp_ln169 & !or_ln171)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.39ns)   --->   "%select_ln174_1 = select i1 %or_ln171, i8 1, i8 %add_ln174_1" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 116 'select' 'select_ln174_1' <Predicate = (!icmp_ln169)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.82ns)   --->   "%add_ln171_1 = add i13 %indvar_flatten158_load, i13 1" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 117 'add' 'add_ln171_1' <Predicate = (!icmp_ln169 & !icmp_ln171)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.30ns)   --->   "%select_ln171_3 = select i1 %icmp_ln171, i13 1, i13 %add_ln171_1" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 118 'select' 'select_ln171_3' <Predicate = (!icmp_ln169)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln171 = store i13 %select_ln171_3, i13 %indvar_flatten158" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 119 'store' 'store_ln171' <Predicate = (!icmp_ln169)> <Delay = 0.42>
ST_5 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln174 = store i8 %select_ln174_1, i8 %indvar_flatten143" [Conv.cpp:174->CNN.cpp:45]   --->   Operation 120 'store' 'store_ln174' <Predicate = (!icmp_ln169)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 121 [1/2] (1.23ns)   --->   "%OutPadConv6_load = load i10 %OutPadConv6_addr" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 121 'load' 'OutPadConv6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln177 = bitcast i32 %Weights_load_89" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 122 'bitcast' 'bitcast_ln177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [3/3] (7.01ns)   --->   "%mul21_i6 = fmul i32 %bitcast_ln177, i32 %OutPadConv6_load" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 123 'fmul' 'mul21_i6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 124 [2/3] (7.01ns)   --->   "%mul21_i6 = fmul i32 %bitcast_ln177, i32 %OutPadConv6_load" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 124 'fmul' 'mul21_i6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 125 [1/3] (7.01ns)   --->   "%mul21_i6 = fmul i32 %bitcast_ln177, i32 %OutPadConv6_load" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 125 'fmul' 'mul21_i6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%s_128_load = load i32 %s_128" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 126 'load' 's_128_load' <Predicate = (!or_ln171)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.44ns)   --->   "%select_ln171_1 = select i1 %or_ln171, i32 0, i32 %s_128_load" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 127 'select' 'select_ln171_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i6 %select_ln169_1" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 128 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.82ns)   --->   "%arrayidx45_sum = add i13 %zext_ln169, i13 5116" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 129 'add' 'arrayidx45_sum' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%arrayidx45_sum_cast = zext i13 %arrayidx45_sum" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 130 'zext' 'arrayidx45_sum_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i32 %Weights, i64 0, i64 %arrayidx45_sum_cast" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 131 'getelementptr' 'Weights_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 132 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 133 [4/4] (6.43ns)   --->   "%s = fadd i32 %select_ln171_1, i32 %mul21_i6" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 133 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 134 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 134 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 135 [3/4] (6.43ns)   --->   "%s = fadd i32 %select_ln171_1, i32 %mul21_i6" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 135 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 136 [2/4] (6.43ns)   --->   "%s = fadd i32 %select_ln171_1, i32 %mul21_i6" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 136 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.86>
ST_13 : Operation 137 [1/4] (6.43ns)   --->   "%s = fadd i32 %select_ln171_1, i32 %mul21_i6" [Conv.cpp:177->CNN.cpp:45]   --->   Operation 137 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln172 = store i32 %s, i32 %s_128" [Conv.cpp:172->CNN.cpp:45]   --->   Operation 138 'store' 'store_ln172' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.inc.i295" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 139 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%empty_149 = bitcast i32 %Weights_load" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 140 'bitcast' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [4/4] (6.43ns)   --->   "%add28_i6 = fadd i32 %s, i32 %empty_149" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 141 'fadd' 'add28_i6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 142 [3/4] (6.43ns)   --->   "%add28_i6 = fadd i32 %s, i32 %empty_149" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 142 'fadd' 'add28_i6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 143 [2/4] (6.43ns)   --->   "%add28_i6 = fadd i32 %s, i32 %empty_149" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 143 'fadd' 'add28_i6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 144 [1/4] (6.43ns)   --->   "%add28_i6 = fadd i32 %s, i32 %empty_149" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 144 'fadd' 'add28_i6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.78>
ST_19 : Operation 145 [2/2] (2.78ns)   --->   "%tmp_21 = fcmp_olt  i32 %add28_i6, i32 0" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 145 'fcmp' 'tmp_21' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.46>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_169_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_str"   --->   Operation 146 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102400, i64 102400, i64 102400"   --->   Operation 147 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 148 'bitconcatenate' 'p_shl19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%p_shl46_cast = zext i10 %p_shl19" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 149 'zext' 'p_shl46_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%p_shl20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0" [Conv.cpp:169->CNN.cpp:45]   --->   Operation 150 'bitconcatenate' 'p_shl20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i8 %p_shl20" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 151 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i6 %select_ln171_2" [Conv.cpp:171->CNN.cpp:45]   --->   Operation 152 'zext' 'zext_ln171_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:172->CNN.cpp:45]   --->   Operation 153 'specpipeline' 'specpipeline_ln172' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln179 = bitcast i32 %add28_i6" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 154 'bitcast' 'bitcast_ln179' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln179, i32 23, i32 30" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 155 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln179 = trunc i32 %bitcast_ln179" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 156 'trunc' 'trunc_ln179' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.76ns)   --->   "%icmp_ln179 = icmp_ne  i8 %tmp_s, i8 255" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 157 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [1/1] (0.92ns)   --->   "%icmp_ln179_1 = icmp_eq  i23 %trunc_ln179, i23 0" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 158 'icmp' 'icmp_ln179_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln179)   --->   "%or_ln179 = or i1 %icmp_ln179_1, i1 %icmp_ln179" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 159 'or' 'or_ln179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 160 [1/2] (2.78ns)   --->   "%tmp_21 = fcmp_olt  i32 %add28_i6, i32 0" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 160 'fcmp' 'tmp_21' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln179)   --->   "%and_ln179 = and i1 %or_ln179, i1 %tmp_21" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 161 'and' 'and_ln179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [1/1] (0.76ns)   --->   "%add_ln179_1 = add i9 %zext_ln171, i9 %zext_ln171_1" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 162 'add' 'add_ln179_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i9 %add_ln179_1" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 163 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.78ns)   --->   "%add_ln179 = add i11 %zext_ln179, i11 %p_shl46_cast" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 164 'add' 'add_ln179' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i11 %add_ln179" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 165 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%OutConv6_addr = getelementptr i32 %OutConv6, i64 0, i64 %zext_ln179_1" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 166 'getelementptr' 'OutConv6_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln179 = select i1 %and_ln179, i32 0, i32 %add28_i6" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 167 'select' 'select_ln179' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 168 [1/1] (1.23ns)   --->   "%store_ln179 = store i32 %select_ln179, i11 %OutConv6_addr" [Conv.cpp:179->CNN.cpp:45]   --->   Operation 168 'store' 'store_ln179' <Predicate = (icmp_ln176_1 & icmp_ln174_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln176 = br void %new.latch.for.inc23.i298" [Conv.cpp:176->CNN.cpp:45]   --->   Operation 169 'br' 'br_ln176' <Predicate = (icmp_ln176_1 & icmp_ln174_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten182') [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten182' [13]  (0.427 ns)

 <State 2>: 6.918ns
The critical path consists of the following:
	'load' operation 13 bit ('indvar_flatten158_load', Conv.cpp:171->CNN.cpp:45) on local variable 'indvar_flatten158' [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln171', Conv.cpp:171->CNN.cpp:45) [37]  (0.820 ns)
	'xor' operation 1 bit ('xor_ln169', Conv.cpp:169->CNN.cpp:45) [39]  (0.287 ns)
	'and' operation 1 bit ('and_ln169_1', Conv.cpp:169->CNN.cpp:45) [42]  (0.287 ns)
	'or' operation 1 bit ('or_ln171', Conv.cpp:171->CNN.cpp:45) [46]  (0.287 ns)
	'select' operation 5 bit ('select_ln171', Conv.cpp:171->CNN.cpp:45) [47]  (0.414 ns)
	'add' operation 5 bit ('add_ln174', Conv.cpp:174->CNN.cpp:45) [54]  (0.789 ns)
	'select' operation 5 bit ('select_ln174', Conv.cpp:174->CNN.cpp:45) [58]  (0.414 ns)
	'add' operation 9 bit ('add_ln177', Conv.cpp:177->CNN.cpp:45) [83]  (0.776 ns)
	'add' operation 12 bit ('add_ln177_2', Conv.cpp:177->CNN.cpp:45) [85]  (0.798 ns)
	'add' operation 13 bit ('add_ln177_1', Conv.cpp:177->CNN.cpp:45) [90]  (0.809 ns)
	'getelementptr' operation 14 bit ('Weights_addr_89', Conv.cpp:177->CNN.cpp:45) [92]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_89', Conv.cpp:177->CNN.cpp:45) on array 'Weights' [93]  (1.237 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('Weights_load_89', Conv.cpp:177->CNN.cpp:45) on array 'Weights' [93]  (1.237 ns)

 <State 4>: 2.975ns
The critical path consists of the following:
	'load' operation 6 bit ('y_load', Conv.cpp:169->CNN.cpp:45) on local variable 'y', Conv.cpp:171->CNN.cpp:45 [33]  (0.000 ns)
	'select' operation 6 bit ('select_ln169', Conv.cpp:169->CNN.cpp:45) [38]  (0.384 ns)
	'add' operation 6 bit ('add_ln171', Conv.cpp:171->CNN.cpp:45) [45]  (0.781 ns)
	'select' operation 6 bit ('select_ln171_2', Conv.cpp:171->CNN.cpp:45) [53]  (0.384 ns)
	'add' operation 6 bit ('add_ln177_6', Conv.cpp:177->CNN.cpp:45) [95]  (0.781 ns)
	'add' operation 10 bit of DSP[97] ('add_ln177_3', Conv.cpp:177->CNN.cpp:45) [97]  (0.645 ns)

 <State 5>: 1.882ns
The critical path consists of the following:
	'add' operation 10 bit of DSP[97] ('add_ln177_3', Conv.cpp:177->CNN.cpp:45) [97]  (0.645 ns)
	'getelementptr' operation 10 bit ('OutPadConv6_addr', Conv.cpp:177->CNN.cpp:45) [99]  (0.000 ns)
	'load' operation 32 bit ('OutPadConv6_load', Conv.cpp:177->CNN.cpp:45) on array 'OutPadConv6' [100]  (1.237 ns)

 <State 6>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutPadConv6_load', Conv.cpp:177->CNN.cpp:45) on array 'OutPadConv6' [100]  (1.237 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i6', Conv.cpp:177->CNN.cpp:45) [101]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i6', Conv.cpp:177->CNN.cpp:45) [101]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i6', Conv.cpp:177->CNN.cpp:45) [101]  (7.016 ns)

 <State 10>: 6.886ns
The critical path consists of the following:
	'load' operation 32 bit ('s_128_load', Conv.cpp:171->CNN.cpp:45) on local variable 's', Conv.cpp:172->CNN.cpp:45 [30]  (0.000 ns)
	'select' operation 32 bit ('select_ln171_1', Conv.cpp:171->CNN.cpp:45) [48]  (0.449 ns)
	'fadd' operation 32 bit ('s', Conv.cpp:177->CNN.cpp:45) [102]  (6.437 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:177->CNN.cpp:45) [102]  (6.437 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:177->CNN.cpp:45) [102]  (6.437 ns)

 <State 13>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:177->CNN.cpp:45) [102]  (6.437 ns)
	'store' operation 0 bit ('store_ln172', Conv.cpp:172->CNN.cpp:45) of variable 's', Conv.cpp:177->CNN.cpp:45 on local variable 's', Conv.cpp:172->CNN.cpp:45 [141]  (0.427 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i6', Conv.cpp:179->CNN.cpp:45) [106]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i6', Conv.cpp:179->CNN.cpp:45) [106]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i6', Conv.cpp:179->CNN.cpp:45) [106]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i6', Conv.cpp:179->CNN.cpp:45) [106]  (6.437 ns)

 <State 19>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_21', Conv.cpp:179->CNN.cpp:45) [113]  (2.782 ns)

 <State 20>: 4.468ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_21', Conv.cpp:179->CNN.cpp:45) [113]  (2.782 ns)
	'and' operation 1 bit ('and_ln179', Conv.cpp:179->CNN.cpp:45) [114]  (0.000 ns)
	'select' operation 32 bit ('select_ln179', Conv.cpp:179->CNN.cpp:45) [120]  (0.449 ns)
	'store' operation 0 bit ('store_ln179', Conv.cpp:179->CNN.cpp:45) of variable 'select_ln179', Conv.cpp:179->CNN.cpp:45 on array 'OutConv6' [125]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
