// Seed: 2060862123
module module_0;
  always id_1 <= id_1 * id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  module_0();
endmodule
module module_2;
  timeprecision 1ps;
  wire id_2;
  module_0();
  wire id_4;
endmodule
module module_3 (
    output supply1 id_0,
    input wand id_1,
    output wor id_2,
    output supply1 id_3,
    input tri0 id_4
);
  assign id_0 = (1);
  reg id_6 = id_6;
  module_0();
  final @(~1, posedge id_6 or posedge 1) id_2 = 1;
  wire id_7;
  always if (1) id_0 = 1;
endmodule
