Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 15 10:59:22 2025
| Host         : FB47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_countdown_timing_summary_routed.rpt -pb top_countdown_timing_summary_routed.pb -rpx top_countdown_timing_summary_routed.rpx -warn_on_violation
| Design       : top_countdown
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 135 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.562        0.000                      0                  207        0.060        0.000                      0                  207        3.000        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz         95.562        0.000                      0                  207        0.209        0.000                      0                  207       49.500        0.000                       0                   137  
  clkfbout_clk_wiz                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1       95.572        0.000                      0                  207        0.209        0.000                      0                  207       49.500        0.000                       0                   137  
  clkfbout_clk_wiz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1  clk_out1_clk_wiz         95.562        0.000                      0                  207        0.060        0.000                      0                  207  
clk_out1_clk_wiz    clk_out1_clk_wiz_1       95.562        0.000                      0                  207        0.060        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       95.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.562ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.964ns (22.449%)  route 3.330ns (77.551%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.626    -0.886    u_db/clk_out1
    SLICE_X65Y19         FDRE                                         r  u_db/cnt_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  u_db/cnt_reg[3][3]/Q
                         net (fo=2, routed)           1.002     0.535    u_db/cnt_reg[3][3]
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.297     0.832 r  u_db/key_level[3]_i_5/O
                         net (fo=1, routed)           0.645     1.477    u_db/key_level[3]_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.601 r  u_db/key_level[3]_i_2/O
                         net (fo=18, routed)          1.683     3.285    u_db/key_level[3]_i_2_n_0
    SLICE_X65Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.409 r  u_db/cnt[3][0]_i_1/O
                         net (fo=1, routed)           0.000     3.409    u_db/cnt[3][0]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.509    98.514    u_db/clk_out1
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][0]/C
                         clock pessimism              0.578    99.091    
                         clock uncertainty           -0.149    98.942    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.029    98.971    u_db/cnt_reg[3][0]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                 95.562    

Slack (MET) :             95.580ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.992ns (22.951%)  route 3.330ns (77.049%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.626    -0.886    u_db/clk_out1
    SLICE_X65Y19         FDRE                                         r  u_db/cnt_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  u_db/cnt_reg[3][3]/Q
                         net (fo=2, routed)           1.002     0.535    u_db/cnt_reg[3][3]
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.297     0.832 r  u_db/key_level[3]_i_5/O
                         net (fo=1, routed)           0.645     1.477    u_db/key_level[3]_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.601 r  u_db/key_level[3]_i_2/O
                         net (fo=18, routed)          1.683     3.285    u_db/key_level[3]_i_2_n_0
    SLICE_X65Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.437 r  u_db/cnt[3][9]_i_1/O
                         net (fo=1, routed)           0.000     3.437    u_db/cnt[3][9]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.509    98.514    u_db/clk_out1
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][9]/C
                         clock pessimism              0.578    99.091    
                         clock uncertainty           -0.149    98.942    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.075    99.017    u_db/cnt_reg[3][9]
  -------------------------------------------------------------------
                         required time                         99.017    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                 95.580    

Slack (MET) :             95.694ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 2.282ns (54.162%)  route 1.931ns (45.838%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.641 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.641    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.863 r  u_fsm/div_cnt0_carry__4/O[0]
                         net (fo=1, routed)           1.106     2.969    u_fsm/div_cnt0_carry__4_n_7
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.299     3.268 r  u_fsm/div_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.268    u_fsm/div_cnt_0[21]
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.448    98.453    u_fsm/clk_out1
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[21]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)        0.081    98.962    u_fsm/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 95.694    

Slack (MET) :             95.752ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 2.398ns (57.375%)  route 1.781ns (42.625%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.641 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.641    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.975 r  u_fsm/div_cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.956     2.931    u_fsm/div_cnt0_carry__4_n_6
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.303     3.234 r  u_fsm/div_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.234    u_fsm/div_cnt_0[22]
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.447    98.452    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[22]/C
                         clock pessimism              0.603    99.054    
                         clock uncertainty           -0.149    98.905    
    SLICE_X54Y13         FDRE (Setup_fdre_C_D)        0.081    98.986    u_fsm/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         98.986    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                 95.752    

Slack (MET) :             95.778ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 2.062ns (49.697%)  route 2.087ns (50.303%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.563    -0.949    u_db/clk_out1
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.478    -0.471 r  u_db/cnt_reg[1][1]/Q
                         net (fo=4, routed)           1.113     0.643    u_db/cnt_reg[1][1]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     1.476 r  u_db/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.476    u_db/_inferred__2/i__carry_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.590 r  u_db/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.590    u_db/_inferred__2/i__carry__0_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.924 r  u_db/_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.974     2.898    u_db/_inferred__2/i__carry__1_n_6
    SLICE_X52Y16         LUT3 (Prop_lut3_I2_O)        0.303     3.201 r  u_db/cnt[1][10]_i_1/O
                         net (fo=1, routed)           0.000     3.201    u_db/cnt[1][10]_i_1_n_0
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.445    98.450    u_db/clk_out1
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][10]/C
                         clock pessimism              0.602    99.051    
                         clock uncertainty           -0.149    98.902    
    SLICE_X52Y16         FDRE (Setup_fdre_C_D)        0.077    98.979    u_db/cnt_reg[1][10]
  -------------------------------------------------------------------
                         required time                         98.979    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 95.778    

Slack (MET) :             95.798ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.940ns (23.773%)  route 3.014ns (76.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.628    -0.884    u_fsm/clk_out1
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_fsm/seconds_reg[4]/Q
                         net (fo=18, routed)          1.163     0.736    u_fsm/seconds[4]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.152     0.888 r  u_fsm/seg_out[7]_i_5/O
                         net (fo=6, routed)           0.871     1.758    u_fsm/seg_out[7]_i_5_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I4_O)        0.332     2.090 r  u_fsm/seg_out[7]_i_1/O
                         net (fo=2, routed)           0.980     3.071    u_disp/D[6]
    SLICE_X64Y19         FDSE                                         r  u_disp/seg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.508    98.513    u_disp/clk_out1
    SLICE_X64Y19         FDSE                                         r  u_disp/seg_out_reg[7]/C
                         clock pessimism              0.564    99.076    
                         clock uncertainty           -0.149    98.927    
    SLICE_X64Y19         FDSE (Setup_fdse_C_D)       -0.058    98.869    u_disp/seg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.869    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                 95.798    

Slack (MET) :             95.804ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 2.176ns (53.021%)  route 1.928ns (46.979%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.563    -0.949    u_db/clk_out1
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.478    -0.471 r  u_db/cnt_reg[1][1]/Q
                         net (fo=4, routed)           1.113     0.643    u_db/cnt_reg[1][1]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     1.476 r  u_db/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.476    u_db/_inferred__2/i__carry_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.590 r  u_db/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.590    u_db/_inferred__2/i__carry__0_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.704 r  u_db/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.704    u_db/_inferred__2/i__carry__1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.038 r  u_db/_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.815     2.852    u_db/_inferred__2/i__carry__2_n_6
    SLICE_X50Y16         LUT3 (Prop_lut3_I2_O)        0.303     3.155 r  u_db/cnt[1][14]_i_1/O
                         net (fo=1, routed)           0.000     3.155    u_db/cnt[1][14]_i_1_n_0
    SLICE_X50Y16         FDRE                                         r  u_db/cnt_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.445    98.450    u_db/clk_out1
    SLICE_X50Y16         FDRE                                         r  u_db/cnt_reg[1][14]/C
                         clock pessimism              0.578    99.027    
                         clock uncertainty           -0.149    98.878    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)        0.081    98.959    u_db/cnt_reg[1][14]
  -------------------------------------------------------------------
                         required time                         98.959    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 95.804    

Slack (MET) :             95.833ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 2.266ns (55.665%)  route 1.805ns (44.335%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.840 r  u_fsm/div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.979     2.819    u_fsm/div_cnt0_carry__3_n_4
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.306     3.125 r  u_fsm/div_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     3.125    u_fsm/div_cnt_0[20]
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.448    98.453    u_fsm/clk_out1
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[20]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)        0.077    98.958    u_fsm/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         98.958    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                 95.833    

Slack (MET) :             95.834ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.202ns (29.623%)  route 2.856ns (70.377%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.628    -0.884    u_fsm/clk_out1
    SLICE_X59Y17         FDRE                                         r  u_fsm/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.465 r  u_fsm/seconds_reg[3]/Q
                         net (fo=19, routed)          1.173     0.708    u_fsm/seconds[3]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.327     1.035 r  u_fsm/seg_out[6]_i_3/O
                         net (fo=6, routed)           0.862     1.897    u_fsm/sel0[2]
    SLICE_X62Y17         LUT5 (Prop_lut5_I3_O)        0.332     2.229 r  u_fsm/seg_out[4]_i_2/O
                         net (fo=2, routed)           0.821     3.050    u_fsm/seg_out[4]_i_2_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.174 r  u_fsm/seg_out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.174    u_disp/D[0]
    SLICE_X64Y16         FDSE                                         r  u_disp/seg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.512    98.517    u_disp/clk_out1
    SLICE_X64Y16         FDSE                                         r  u_disp/seg_out_reg[1]/C
                         clock pessimism              0.564    99.080    
                         clock uncertainty           -0.149    98.931    
    SLICE_X64Y16         FDSE (Setup_fdse_C_D)        0.077    99.008    u_disp/seg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         99.008    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 95.834    

Slack (MET) :             95.843ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 2.302ns (56.337%)  route 1.784ns (43.663%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.641 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.641    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.880 r  u_fsm/div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.959     2.839    u_fsm/div_cnt0_carry__4_n_5
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.302     3.141 r  u_fsm/div_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.141    u_fsm/div_cnt_0[23]
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.447    98.452    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[23]/C
                         clock pessimism              0.603    99.054    
                         clock uncertainty           -0.149    98.905    
    SLICE_X54Y13         FDRE (Setup_fdre_C_D)        0.079    98.984    u_fsm/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         98.984    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                 95.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.560    -0.621    u_db/clk_out1
    SLICE_X54Y17         FDRE                                         r  u_db/key_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  u_db/key_level_reg[0]/Q
                         net (fo=3, routed)           0.104    -0.353    u_db/key_level_reg_n_0_[0]
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.045    -0.308 r  u_db/pulse_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    u_db/pulse_out0_out
    SLICE_X55Y17         FDRE                                         r  u_db/pulse_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.829    -0.861    u_db/clk_out1
    SLICE_X55Y17         FDRE                                         r  u_db/pulse_out_reg[0]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.091    -0.517    u_db/pulse_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.563    -0.618    u_db/clk_out1
    SLICE_X55Y12         FDRE                                         r  u_db/sync_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_db/sync_0_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.319    u_db/sync_0[2]
    SLICE_X55Y12         FDRE                                         r  u_db/sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.833    -0.857    u_db/clk_out1
    SLICE_X55Y12         FDRE                                         r  u_db/sync_1_reg[2]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.061    -0.557    u_db/sync_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.562    -0.619    u_db/clk_out1
    SLICE_X51Y15         FDRE                                         r  u_db/sync_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_db/sync_0_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.320    u_db/sync_0[0]
    SLICE_X51Y15         FDRE                                         r  u_db/sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.831    -0.859    u_db/clk_out1
    SLICE_X51Y15         FDRE                                         r  u_db/sync_1_reg[0]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.061    -0.558    u_db/sync_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.590    -0.591    u_db/clk_out1
    SLICE_X63Y16         FDRE                                         r  u_db/key_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_db/key_level_reg[3]/Q
                         net (fo=3, routed)           0.168    -0.282    u_db/p_0_in4_in
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.042    -0.240 r  u_db/pulse_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u_db/p_6_out[3]
    SLICE_X63Y16         FDRE                                         r  u_db/pulse_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.859    -0.831    u_db/clk_out1
    SLICE_X63Y16         FDRE                                         r  u_db/pulse_out_reg[3]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.107    -0.484    u_db/pulse_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.589    -0.592    u_db/clk_out1
    SLICE_X59Y16         FDRE                                         r  u_db/key_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_db/key_level_reg[2]/Q
                         net (fo=3, routed)           0.168    -0.283    u_db/p_0_in1_in
    SLICE_X59Y16         LUT4 (Prop_lut4_I1_O)        0.042    -0.241 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    u_db/p_6_out[2]
    SLICE_X59Y16         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.857    -0.833    u_db/clk_out1
    SLICE_X59Y16         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.107    -0.485    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.585%)  route 0.168ns (47.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_fsm/clk_out1
    SLICE_X59Y17         FDRE                                         r  u_fsm/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_fsm/seconds_reg[2]/Q
                         net (fo=19, routed)          0.168    -0.285    u_fsm/seconds[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  u_fsm/seconds[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u_fsm/p_0_in[4]
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_fsm/clk_out1
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[4]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.092    -0.488    u_fsm/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.735%)  route 0.167ns (47.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_fsm/clk_out1
    SLICE_X59Y17         FDRE                                         r  u_fsm/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_fsm/seconds_reg[2]/Q
                         net (fo=19, routed)          0.167    -0.286    u_fsm/seconds[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.045    -0.241 r  u_fsm/seconds[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    u_fsm/p_0_in[5]
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_fsm/clk_out1
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[5]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.091    -0.489    u_fsm/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.587    -0.594    u_disp/clk_out1
    SLICE_X60Y18         FDRE                                         r  u_disp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  u_disp/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    u_disp/cnt_reg_n_0_[10]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  u_disp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    u_disp/cnt_reg[8]_i_1_n_5
    SLICE_X60Y18         FDRE                                         r  u_disp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.855    -0.835    u_disp/clk_out1
    SLICE_X60Y18         FDRE                                         r  u_disp/cnt_reg[10]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.134    -0.460    u_disp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.589    -0.592    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_disp/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    u_disp/cnt_reg_n_0_[2]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  u_disp/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    u_disp/cnt_reg[0]_i_1_n_5
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.857    -0.833    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[2]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134    -0.458    u_disp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  u_disp/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    u_disp/cnt_reg_n_0_[6]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  u_disp/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    u_disp/cnt_reg[4]_i_1_n_5
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[6]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134    -0.459    u_disp/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y16     u_db/cnt_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y17     u_db/cnt_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y18     u_db/cnt_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y16     u_db/cnt_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y19     u_db/cnt_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y19     u_db/cnt_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y19     u_db/cnt_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y16     u_db/cnt_reg[0][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y16     u_db/cnt_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y18     u_db/cnt_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y16     u_db/cnt_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y16     u_db/cnt_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y18     u_db/cnt_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y18     u_db/cnt_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y16     u_db/cnt_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y17     u_db/cnt_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y17     u_db/cnt_reg[0][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y15     u_db/cnt_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y15     u_db/cnt_reg[1][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       95.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.572ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.964ns (22.449%)  route 3.330ns (77.551%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.626    -0.886    u_db/clk_out1
    SLICE_X65Y19         FDRE                                         r  u_db/cnt_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  u_db/cnt_reg[3][3]/Q
                         net (fo=2, routed)           1.002     0.535    u_db/cnt_reg[3][3]
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.297     0.832 r  u_db/key_level[3]_i_5/O
                         net (fo=1, routed)           0.645     1.477    u_db/key_level[3]_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.601 r  u_db/key_level[3]_i_2/O
                         net (fo=18, routed)          1.683     3.285    u_db/key_level[3]_i_2_n_0
    SLICE_X65Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.409 r  u_db/cnt[3][0]_i_1/O
                         net (fo=1, routed)           0.000     3.409    u_db/cnt[3][0]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.509    98.514    u_db/clk_out1
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][0]/C
                         clock pessimism              0.578    99.091    
                         clock uncertainty           -0.140    98.952    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.029    98.981    u_db/cnt_reg[3][0]
  -------------------------------------------------------------------
                         required time                         98.981    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                 95.572    

Slack (MET) :             95.590ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.992ns (22.951%)  route 3.330ns (77.049%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.626    -0.886    u_db/clk_out1
    SLICE_X65Y19         FDRE                                         r  u_db/cnt_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  u_db/cnt_reg[3][3]/Q
                         net (fo=2, routed)           1.002     0.535    u_db/cnt_reg[3][3]
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.297     0.832 r  u_db/key_level[3]_i_5/O
                         net (fo=1, routed)           0.645     1.477    u_db/key_level[3]_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.601 r  u_db/key_level[3]_i_2/O
                         net (fo=18, routed)          1.683     3.285    u_db/key_level[3]_i_2_n_0
    SLICE_X65Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.437 r  u_db/cnt[3][9]_i_1/O
                         net (fo=1, routed)           0.000     3.437    u_db/cnt[3][9]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.509    98.514    u_db/clk_out1
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][9]/C
                         clock pessimism              0.578    99.091    
                         clock uncertainty           -0.140    98.952    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.075    99.027    u_db/cnt_reg[3][9]
  -------------------------------------------------------------------
                         required time                         99.027    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                 95.590    

Slack (MET) :             95.704ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 2.282ns (54.162%)  route 1.931ns (45.838%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.641 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.641    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.863 r  u_fsm/div_cnt0_carry__4/O[0]
                         net (fo=1, routed)           1.106     2.969    u_fsm/div_cnt0_carry__4_n_7
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.299     3.268 r  u_fsm/div_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.268    u_fsm/div_cnt_0[21]
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.448    98.453    u_fsm/clk_out1
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[21]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.140    98.891    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)        0.081    98.972    u_fsm/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         98.972    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 95.704    

Slack (MET) :             95.762ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 2.398ns (57.375%)  route 1.781ns (42.625%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.641 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.641    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.975 r  u_fsm/div_cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.956     2.931    u_fsm/div_cnt0_carry__4_n_6
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.303     3.234 r  u_fsm/div_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.234    u_fsm/div_cnt_0[22]
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.447    98.452    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[22]/C
                         clock pessimism              0.603    99.054    
                         clock uncertainty           -0.140    98.915    
    SLICE_X54Y13         FDRE (Setup_fdre_C_D)        0.081    98.996    u_fsm/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         98.996    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                 95.762    

Slack (MET) :             95.788ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 2.062ns (49.697%)  route 2.087ns (50.303%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.563    -0.949    u_db/clk_out1
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.478    -0.471 r  u_db/cnt_reg[1][1]/Q
                         net (fo=4, routed)           1.113     0.643    u_db/cnt_reg[1][1]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     1.476 r  u_db/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.476    u_db/_inferred__2/i__carry_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.590 r  u_db/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.590    u_db/_inferred__2/i__carry__0_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.924 r  u_db/_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.974     2.898    u_db/_inferred__2/i__carry__1_n_6
    SLICE_X52Y16         LUT3 (Prop_lut3_I2_O)        0.303     3.201 r  u_db/cnt[1][10]_i_1/O
                         net (fo=1, routed)           0.000     3.201    u_db/cnt[1][10]_i_1_n_0
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.445    98.450    u_db/clk_out1
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][10]/C
                         clock pessimism              0.602    99.051    
                         clock uncertainty           -0.140    98.912    
    SLICE_X52Y16         FDRE (Setup_fdre_C_D)        0.077    98.989    u_db/cnt_reg[1][10]
  -------------------------------------------------------------------
                         required time                         98.989    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 95.788    

Slack (MET) :             95.808ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.940ns (23.773%)  route 3.014ns (76.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.628    -0.884    u_fsm/clk_out1
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_fsm/seconds_reg[4]/Q
                         net (fo=18, routed)          1.163     0.736    u_fsm/seconds[4]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.152     0.888 r  u_fsm/seg_out[7]_i_5/O
                         net (fo=6, routed)           0.871     1.758    u_fsm/seg_out[7]_i_5_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I4_O)        0.332     2.090 r  u_fsm/seg_out[7]_i_1/O
                         net (fo=2, routed)           0.980     3.071    u_disp/D[6]
    SLICE_X64Y19         FDSE                                         r  u_disp/seg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.508    98.513    u_disp/clk_out1
    SLICE_X64Y19         FDSE                                         r  u_disp/seg_out_reg[7]/C
                         clock pessimism              0.564    99.076    
                         clock uncertainty           -0.140    98.937    
    SLICE_X64Y19         FDSE (Setup_fdse_C_D)       -0.058    98.879    u_disp/seg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.879    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                 95.808    

Slack (MET) :             95.813ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 2.176ns (53.021%)  route 1.928ns (46.979%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.563    -0.949    u_db/clk_out1
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.478    -0.471 r  u_db/cnt_reg[1][1]/Q
                         net (fo=4, routed)           1.113     0.643    u_db/cnt_reg[1][1]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     1.476 r  u_db/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.476    u_db/_inferred__2/i__carry_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.590 r  u_db/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.590    u_db/_inferred__2/i__carry__0_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.704 r  u_db/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.704    u_db/_inferred__2/i__carry__1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.038 r  u_db/_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.815     2.852    u_db/_inferred__2/i__carry__2_n_6
    SLICE_X50Y16         LUT3 (Prop_lut3_I2_O)        0.303     3.155 r  u_db/cnt[1][14]_i_1/O
                         net (fo=1, routed)           0.000     3.155    u_db/cnt[1][14]_i_1_n_0
    SLICE_X50Y16         FDRE                                         r  u_db/cnt_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.445    98.450    u_db/clk_out1
    SLICE_X50Y16         FDRE                                         r  u_db/cnt_reg[1][14]/C
                         clock pessimism              0.578    99.027    
                         clock uncertainty           -0.140    98.888    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)        0.081    98.969    u_db/cnt_reg[1][14]
  -------------------------------------------------------------------
                         required time                         98.969    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 95.813    

Slack (MET) :             95.842ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 2.266ns (55.665%)  route 1.805ns (44.335%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.840 r  u_fsm/div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.979     2.819    u_fsm/div_cnt0_carry__3_n_4
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.306     3.125 r  u_fsm/div_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     3.125    u_fsm/div_cnt_0[20]
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.448    98.453    u_fsm/clk_out1
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[20]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.140    98.891    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)        0.077    98.968    u_fsm/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         98.968    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                 95.842    

Slack (MET) :             95.844ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.202ns (29.623%)  route 2.856ns (70.377%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.628    -0.884    u_fsm/clk_out1
    SLICE_X59Y17         FDRE                                         r  u_fsm/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.465 r  u_fsm/seconds_reg[3]/Q
                         net (fo=19, routed)          1.173     0.708    u_fsm/seconds[3]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.327     1.035 r  u_fsm/seg_out[6]_i_3/O
                         net (fo=6, routed)           0.862     1.897    u_fsm/sel0[2]
    SLICE_X62Y17         LUT5 (Prop_lut5_I3_O)        0.332     2.229 r  u_fsm/seg_out[4]_i_2/O
                         net (fo=2, routed)           0.821     3.050    u_fsm/seg_out[4]_i_2_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.174 r  u_fsm/seg_out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.174    u_disp/D[0]
    SLICE_X64Y16         FDSE                                         r  u_disp/seg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.512    98.517    u_disp/clk_out1
    SLICE_X64Y16         FDSE                                         r  u_disp/seg_out_reg[1]/C
                         clock pessimism              0.564    99.080    
                         clock uncertainty           -0.140    98.941    
    SLICE_X64Y16         FDSE (Setup_fdse_C_D)        0.077    99.018    u_disp/seg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         99.018    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 95.844    

Slack (MET) :             95.853ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 2.302ns (56.337%)  route 1.784ns (43.663%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.641 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.641    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.880 r  u_fsm/div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.959     2.839    u_fsm/div_cnt0_carry__4_n_5
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.302     3.141 r  u_fsm/div_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.141    u_fsm/div_cnt_0[23]
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.447    98.452    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[23]/C
                         clock pessimism              0.603    99.054    
                         clock uncertainty           -0.140    98.915    
    SLICE_X54Y13         FDRE (Setup_fdre_C_D)        0.079    98.994    u_fsm/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         98.994    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                 95.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.560    -0.621    u_db/clk_out1
    SLICE_X54Y17         FDRE                                         r  u_db/key_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  u_db/key_level_reg[0]/Q
                         net (fo=3, routed)           0.104    -0.353    u_db/key_level_reg_n_0_[0]
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.045    -0.308 r  u_db/pulse_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    u_db/pulse_out0_out
    SLICE_X55Y17         FDRE                                         r  u_db/pulse_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.829    -0.861    u_db/clk_out1
    SLICE_X55Y17         FDRE                                         r  u_db/pulse_out_reg[0]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.091    -0.517    u_db/pulse_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.563    -0.618    u_db/clk_out1
    SLICE_X55Y12         FDRE                                         r  u_db/sync_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_db/sync_0_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.319    u_db/sync_0[2]
    SLICE_X55Y12         FDRE                                         r  u_db/sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.833    -0.857    u_db/clk_out1
    SLICE_X55Y12         FDRE                                         r  u_db/sync_1_reg[2]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.061    -0.557    u_db/sync_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.562    -0.619    u_db/clk_out1
    SLICE_X51Y15         FDRE                                         r  u_db/sync_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_db/sync_0_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.320    u_db/sync_0[0]
    SLICE_X51Y15         FDRE                                         r  u_db/sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.831    -0.859    u_db/clk_out1
    SLICE_X51Y15         FDRE                                         r  u_db/sync_1_reg[0]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.061    -0.558    u_db/sync_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.590    -0.591    u_db/clk_out1
    SLICE_X63Y16         FDRE                                         r  u_db/key_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_db/key_level_reg[3]/Q
                         net (fo=3, routed)           0.168    -0.282    u_db/p_0_in4_in
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.042    -0.240 r  u_db/pulse_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u_db/p_6_out[3]
    SLICE_X63Y16         FDRE                                         r  u_db/pulse_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.859    -0.831    u_db/clk_out1
    SLICE_X63Y16         FDRE                                         r  u_db/pulse_out_reg[3]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.107    -0.484    u_db/pulse_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.589    -0.592    u_db/clk_out1
    SLICE_X59Y16         FDRE                                         r  u_db/key_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_db/key_level_reg[2]/Q
                         net (fo=3, routed)           0.168    -0.283    u_db/p_0_in1_in
    SLICE_X59Y16         LUT4 (Prop_lut4_I1_O)        0.042    -0.241 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    u_db/p_6_out[2]
    SLICE_X59Y16         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.857    -0.833    u_db/clk_out1
    SLICE_X59Y16         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.107    -0.485    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.585%)  route 0.168ns (47.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_fsm/clk_out1
    SLICE_X59Y17         FDRE                                         r  u_fsm/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_fsm/seconds_reg[2]/Q
                         net (fo=19, routed)          0.168    -0.285    u_fsm/seconds[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  u_fsm/seconds[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u_fsm/p_0_in[4]
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_fsm/clk_out1
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[4]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.092    -0.488    u_fsm/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.735%)  route 0.167ns (47.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_fsm/clk_out1
    SLICE_X59Y17         FDRE                                         r  u_fsm/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_fsm/seconds_reg[2]/Q
                         net (fo=19, routed)          0.167    -0.286    u_fsm/seconds[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.045    -0.241 r  u_fsm/seconds[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    u_fsm/p_0_in[5]
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_fsm/clk_out1
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[5]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.091    -0.489    u_fsm/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.587    -0.594    u_disp/clk_out1
    SLICE_X60Y18         FDRE                                         r  u_disp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  u_disp/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    u_disp/cnt_reg_n_0_[10]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  u_disp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    u_disp/cnt_reg[8]_i_1_n_5
    SLICE_X60Y18         FDRE                                         r  u_disp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.855    -0.835    u_disp/clk_out1
    SLICE_X60Y18         FDRE                                         r  u_disp/cnt_reg[10]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.134    -0.460    u_disp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.589    -0.592    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_disp/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    u_disp/cnt_reg_n_0_[2]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  u_disp/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    u_disp/cnt_reg[0]_i_1_n_5
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.857    -0.833    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[2]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134    -0.458    u_disp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  u_disp/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    u_disp/cnt_reg_n_0_[6]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  u_disp/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    u_disp/cnt_reg[4]_i_1_n_5
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[6]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134    -0.459    u_disp/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y16     u_db/cnt_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y17     u_db/cnt_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y18     u_db/cnt_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y16     u_db/cnt_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y19     u_db/cnt_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y19     u_db/cnt_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y19     u_db/cnt_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y16     u_db/cnt_reg[0][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y16     u_db/cnt_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y18     u_db/cnt_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y16     u_db/cnt_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y16     u_db/cnt_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y18     u_db/cnt_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y18     u_db/cnt_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y16     u_db/cnt_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y17     u_db/cnt_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y17     u_db/cnt_reg[0][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y19     u_db/cnt_reg[0][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y15     u_db/cnt_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y15     u_db/cnt_reg[1][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       95.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.562ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.964ns (22.449%)  route 3.330ns (77.551%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.626    -0.886    u_db/clk_out1
    SLICE_X65Y19         FDRE                                         r  u_db/cnt_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  u_db/cnt_reg[3][3]/Q
                         net (fo=2, routed)           1.002     0.535    u_db/cnt_reg[3][3]
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.297     0.832 r  u_db/key_level[3]_i_5/O
                         net (fo=1, routed)           0.645     1.477    u_db/key_level[3]_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.601 r  u_db/key_level[3]_i_2/O
                         net (fo=18, routed)          1.683     3.285    u_db/key_level[3]_i_2_n_0
    SLICE_X65Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.409 r  u_db/cnt[3][0]_i_1/O
                         net (fo=1, routed)           0.000     3.409    u_db/cnt[3][0]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.509    98.514    u_db/clk_out1
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][0]/C
                         clock pessimism              0.578    99.091    
                         clock uncertainty           -0.149    98.942    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.029    98.971    u_db/cnt_reg[3][0]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                 95.562    

Slack (MET) :             95.580ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.992ns (22.951%)  route 3.330ns (77.049%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.626    -0.886    u_db/clk_out1
    SLICE_X65Y19         FDRE                                         r  u_db/cnt_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  u_db/cnt_reg[3][3]/Q
                         net (fo=2, routed)           1.002     0.535    u_db/cnt_reg[3][3]
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.297     0.832 r  u_db/key_level[3]_i_5/O
                         net (fo=1, routed)           0.645     1.477    u_db/key_level[3]_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.601 r  u_db/key_level[3]_i_2/O
                         net (fo=18, routed)          1.683     3.285    u_db/key_level[3]_i_2_n_0
    SLICE_X65Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.437 r  u_db/cnt[3][9]_i_1/O
                         net (fo=1, routed)           0.000     3.437    u_db/cnt[3][9]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.509    98.514    u_db/clk_out1
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][9]/C
                         clock pessimism              0.578    99.091    
                         clock uncertainty           -0.149    98.942    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.075    99.017    u_db/cnt_reg[3][9]
  -------------------------------------------------------------------
                         required time                         99.017    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                 95.580    

Slack (MET) :             95.694ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 2.282ns (54.162%)  route 1.931ns (45.838%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.641 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.641    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.863 r  u_fsm/div_cnt0_carry__4/O[0]
                         net (fo=1, routed)           1.106     2.969    u_fsm/div_cnt0_carry__4_n_7
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.299     3.268 r  u_fsm/div_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.268    u_fsm/div_cnt_0[21]
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.448    98.453    u_fsm/clk_out1
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[21]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)        0.081    98.962    u_fsm/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 95.694    

Slack (MET) :             95.752ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 2.398ns (57.375%)  route 1.781ns (42.625%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.641 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.641    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.975 r  u_fsm/div_cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.956     2.931    u_fsm/div_cnt0_carry__4_n_6
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.303     3.234 r  u_fsm/div_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.234    u_fsm/div_cnt_0[22]
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.447    98.452    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[22]/C
                         clock pessimism              0.603    99.054    
                         clock uncertainty           -0.149    98.905    
    SLICE_X54Y13         FDRE (Setup_fdre_C_D)        0.081    98.986    u_fsm/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         98.986    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                 95.752    

Slack (MET) :             95.778ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 2.062ns (49.697%)  route 2.087ns (50.303%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.563    -0.949    u_db/clk_out1
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.478    -0.471 r  u_db/cnt_reg[1][1]/Q
                         net (fo=4, routed)           1.113     0.643    u_db/cnt_reg[1][1]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     1.476 r  u_db/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.476    u_db/_inferred__2/i__carry_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.590 r  u_db/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.590    u_db/_inferred__2/i__carry__0_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.924 r  u_db/_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.974     2.898    u_db/_inferred__2/i__carry__1_n_6
    SLICE_X52Y16         LUT3 (Prop_lut3_I2_O)        0.303     3.201 r  u_db/cnt[1][10]_i_1/O
                         net (fo=1, routed)           0.000     3.201    u_db/cnt[1][10]_i_1_n_0
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.445    98.450    u_db/clk_out1
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][10]/C
                         clock pessimism              0.602    99.051    
                         clock uncertainty           -0.149    98.902    
    SLICE_X52Y16         FDRE (Setup_fdre_C_D)        0.077    98.979    u_db/cnt_reg[1][10]
  -------------------------------------------------------------------
                         required time                         98.979    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 95.778    

Slack (MET) :             95.798ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.940ns (23.773%)  route 3.014ns (76.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.628    -0.884    u_fsm/clk_out1
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_fsm/seconds_reg[4]/Q
                         net (fo=18, routed)          1.163     0.736    u_fsm/seconds[4]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.152     0.888 r  u_fsm/seg_out[7]_i_5/O
                         net (fo=6, routed)           0.871     1.758    u_fsm/seg_out[7]_i_5_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I4_O)        0.332     2.090 r  u_fsm/seg_out[7]_i_1/O
                         net (fo=2, routed)           0.980     3.071    u_disp/D[6]
    SLICE_X64Y19         FDSE                                         r  u_disp/seg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.508    98.513    u_disp/clk_out1
    SLICE_X64Y19         FDSE                                         r  u_disp/seg_out_reg[7]/C
                         clock pessimism              0.564    99.076    
                         clock uncertainty           -0.149    98.927    
    SLICE_X64Y19         FDSE (Setup_fdse_C_D)       -0.058    98.869    u_disp/seg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.869    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                 95.798    

Slack (MET) :             95.804ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 2.176ns (53.021%)  route 1.928ns (46.979%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.563    -0.949    u_db/clk_out1
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.478    -0.471 r  u_db/cnt_reg[1][1]/Q
                         net (fo=4, routed)           1.113     0.643    u_db/cnt_reg[1][1]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     1.476 r  u_db/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.476    u_db/_inferred__2/i__carry_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.590 r  u_db/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.590    u_db/_inferred__2/i__carry__0_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.704 r  u_db/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.704    u_db/_inferred__2/i__carry__1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.038 r  u_db/_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.815     2.852    u_db/_inferred__2/i__carry__2_n_6
    SLICE_X50Y16         LUT3 (Prop_lut3_I2_O)        0.303     3.155 r  u_db/cnt[1][14]_i_1/O
                         net (fo=1, routed)           0.000     3.155    u_db/cnt[1][14]_i_1_n_0
    SLICE_X50Y16         FDRE                                         r  u_db/cnt_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.445    98.450    u_db/clk_out1
    SLICE_X50Y16         FDRE                                         r  u_db/cnt_reg[1][14]/C
                         clock pessimism              0.578    99.027    
                         clock uncertainty           -0.149    98.878    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)        0.081    98.959    u_db/cnt_reg[1][14]
  -------------------------------------------------------------------
                         required time                         98.959    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 95.804    

Slack (MET) :             95.833ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 2.266ns (55.665%)  route 1.805ns (44.335%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.840 r  u_fsm/div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.979     2.819    u_fsm/div_cnt0_carry__3_n_4
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.306     3.125 r  u_fsm/div_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     3.125    u_fsm/div_cnt_0[20]
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.448    98.453    u_fsm/clk_out1
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[20]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)        0.077    98.958    u_fsm/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         98.958    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                 95.833    

Slack (MET) :             95.834ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.202ns (29.623%)  route 2.856ns (70.377%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.628    -0.884    u_fsm/clk_out1
    SLICE_X59Y17         FDRE                                         r  u_fsm/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.465 r  u_fsm/seconds_reg[3]/Q
                         net (fo=19, routed)          1.173     0.708    u_fsm/seconds[3]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.327     1.035 r  u_fsm/seg_out[6]_i_3/O
                         net (fo=6, routed)           0.862     1.897    u_fsm/sel0[2]
    SLICE_X62Y17         LUT5 (Prop_lut5_I3_O)        0.332     2.229 r  u_fsm/seg_out[4]_i_2/O
                         net (fo=2, routed)           0.821     3.050    u_fsm/seg_out[4]_i_2_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.174 r  u_fsm/seg_out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.174    u_disp/D[0]
    SLICE_X64Y16         FDSE                                         r  u_disp/seg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.512    98.517    u_disp/clk_out1
    SLICE_X64Y16         FDSE                                         r  u_disp/seg_out_reg[1]/C
                         clock pessimism              0.564    99.080    
                         clock uncertainty           -0.149    98.931    
    SLICE_X64Y16         FDSE (Setup_fdse_C_D)        0.077    99.008    u_disp/seg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         99.008    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 95.834    

Slack (MET) :             95.843ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 2.302ns (56.337%)  route 1.784ns (43.663%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.641 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.641    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.880 r  u_fsm/div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.959     2.839    u_fsm/div_cnt0_carry__4_n_5
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.302     3.141 r  u_fsm/div_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.141    u_fsm/div_cnt_0[23]
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.447    98.452    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[23]/C
                         clock pessimism              0.603    99.054    
                         clock uncertainty           -0.149    98.905    
    SLICE_X54Y13         FDRE (Setup_fdre_C_D)        0.079    98.984    u_fsm/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         98.984    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                 95.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.560    -0.621    u_db/clk_out1
    SLICE_X54Y17         FDRE                                         r  u_db/key_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  u_db/key_level_reg[0]/Q
                         net (fo=3, routed)           0.104    -0.353    u_db/key_level_reg_n_0_[0]
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.045    -0.308 r  u_db/pulse_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    u_db/pulse_out0_out
    SLICE_X55Y17         FDRE                                         r  u_db/pulse_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.829    -0.861    u_db/clk_out1
    SLICE_X55Y17         FDRE                                         r  u_db/pulse_out_reg[0]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.149    -0.459    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.091    -0.368    u_db/pulse_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.563    -0.618    u_db/clk_out1
    SLICE_X55Y12         FDRE                                         r  u_db/sync_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_db/sync_0_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.319    u_db/sync_0[2]
    SLICE_X55Y12         FDRE                                         r  u_db/sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.833    -0.857    u_db/clk_out1
    SLICE_X55Y12         FDRE                                         r  u_db/sync_1_reg[2]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.061    -0.408    u_db/sync_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.562    -0.619    u_db/clk_out1
    SLICE_X51Y15         FDRE                                         r  u_db/sync_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_db/sync_0_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.320    u_db/sync_0[0]
    SLICE_X51Y15         FDRE                                         r  u_db/sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.831    -0.859    u_db/clk_out1
    SLICE_X51Y15         FDRE                                         r  u_db/sync_1_reg[0]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.149    -0.470    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.061    -0.409    u_db/sync_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.590    -0.591    u_db/clk_out1
    SLICE_X63Y16         FDRE                                         r  u_db/key_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_db/key_level_reg[3]/Q
                         net (fo=3, routed)           0.168    -0.282    u_db/p_0_in4_in
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.042    -0.240 r  u_db/pulse_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u_db/p_6_out[3]
    SLICE_X63Y16         FDRE                                         r  u_db/pulse_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.859    -0.831    u_db/clk_out1
    SLICE_X63Y16         FDRE                                         r  u_db/pulse_out_reg[3]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.149    -0.442    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.107    -0.335    u_db/pulse_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.589    -0.592    u_db/clk_out1
    SLICE_X59Y16         FDRE                                         r  u_db/key_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_db/key_level_reg[2]/Q
                         net (fo=3, routed)           0.168    -0.283    u_db/p_0_in1_in
    SLICE_X59Y16         LUT4 (Prop_lut4_I1_O)        0.042    -0.241 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    u_db/p_6_out[2]
    SLICE_X59Y16         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.857    -0.833    u_db/clk_out1
    SLICE_X59Y16         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.149    -0.443    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.107    -0.336    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.585%)  route 0.168ns (47.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_fsm/clk_out1
    SLICE_X59Y17         FDRE                                         r  u_fsm/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_fsm/seconds_reg[2]/Q
                         net (fo=19, routed)          0.168    -0.285    u_fsm/seconds[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  u_fsm/seconds[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u_fsm/p_0_in[4]
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_fsm/clk_out1
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[4]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.092    -0.339    u_fsm/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.735%)  route 0.167ns (47.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_fsm/clk_out1
    SLICE_X59Y17         FDRE                                         r  u_fsm/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_fsm/seconds_reg[2]/Q
                         net (fo=19, routed)          0.167    -0.286    u_fsm/seconds[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.045    -0.241 r  u_fsm/seconds[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    u_fsm/p_0_in[5]
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_fsm/clk_out1
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[5]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.091    -0.340    u_fsm/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.587    -0.594    u_disp/clk_out1
    SLICE_X60Y18         FDRE                                         r  u_disp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  u_disp/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    u_disp/cnt_reg_n_0_[10]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  u_disp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    u_disp/cnt_reg[8]_i_1_n_5
    SLICE_X60Y18         FDRE                                         r  u_disp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.855    -0.835    u_disp/clk_out1
    SLICE_X60Y18         FDRE                                         r  u_disp/cnt_reg[10]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.149    -0.445    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.134    -0.311    u_disp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.589    -0.592    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_disp/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    u_disp/cnt_reg_n_0_[2]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  u_disp/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    u_disp/cnt_reg[0]_i_1_n_5
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.857    -0.833    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[2]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.149    -0.443    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134    -0.309    u_disp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  u_disp/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    u_disp/cnt_reg_n_0_[6]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  u_disp/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    u_disp/cnt_reg[4]_i_1_n_5
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[6]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.149    -0.444    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134    -0.310    u_disp/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       95.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.562ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.964ns (22.449%)  route 3.330ns (77.551%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.626    -0.886    u_db/clk_out1
    SLICE_X65Y19         FDRE                                         r  u_db/cnt_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  u_db/cnt_reg[3][3]/Q
                         net (fo=2, routed)           1.002     0.535    u_db/cnt_reg[3][3]
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.297     0.832 r  u_db/key_level[3]_i_5/O
                         net (fo=1, routed)           0.645     1.477    u_db/key_level[3]_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.601 r  u_db/key_level[3]_i_2/O
                         net (fo=18, routed)          1.683     3.285    u_db/key_level[3]_i_2_n_0
    SLICE_X65Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.409 r  u_db/cnt[3][0]_i_1/O
                         net (fo=1, routed)           0.000     3.409    u_db/cnt[3][0]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.509    98.514    u_db/clk_out1
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][0]/C
                         clock pessimism              0.578    99.091    
                         clock uncertainty           -0.149    98.942    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.029    98.971    u_db/cnt_reg[3][0]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                 95.562    

Slack (MET) :             95.580ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.992ns (22.951%)  route 3.330ns (77.049%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 98.514 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.626    -0.886    u_db/clk_out1
    SLICE_X65Y19         FDRE                                         r  u_db/cnt_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  u_db/cnt_reg[3][3]/Q
                         net (fo=2, routed)           1.002     0.535    u_db/cnt_reg[3][3]
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.297     0.832 r  u_db/key_level[3]_i_5/O
                         net (fo=1, routed)           0.645     1.477    u_db/key_level[3]_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     1.601 r  u_db/key_level[3]_i_2/O
                         net (fo=18, routed)          1.683     3.285    u_db/key_level[3]_i_2_n_0
    SLICE_X65Y18         LUT3 (Prop_lut3_I1_O)        0.152     3.437 r  u_db/cnt[3][9]_i_1/O
                         net (fo=1, routed)           0.000     3.437    u_db/cnt[3][9]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.509    98.514    u_db/clk_out1
    SLICE_X65Y18         FDRE                                         r  u_db/cnt_reg[3][9]/C
                         clock pessimism              0.578    99.091    
                         clock uncertainty           -0.149    98.942    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.075    99.017    u_db/cnt_reg[3][9]
  -------------------------------------------------------------------
                         required time                         99.017    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                 95.580    

Slack (MET) :             95.694ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 2.282ns (54.162%)  route 1.931ns (45.838%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.641 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.641    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.863 r  u_fsm/div_cnt0_carry__4/O[0]
                         net (fo=1, routed)           1.106     2.969    u_fsm/div_cnt0_carry__4_n_7
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.299     3.268 r  u_fsm/div_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.268    u_fsm/div_cnt_0[21]
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.448    98.453    u_fsm/clk_out1
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[21]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)        0.081    98.962    u_fsm/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 95.694    

Slack (MET) :             95.752ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 2.398ns (57.375%)  route 1.781ns (42.625%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.641 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.641    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.975 r  u_fsm/div_cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.956     2.931    u_fsm/div_cnt0_carry__4_n_6
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.303     3.234 r  u_fsm/div_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.234    u_fsm/div_cnt_0[22]
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.447    98.452    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[22]/C
                         clock pessimism              0.603    99.054    
                         clock uncertainty           -0.149    98.905    
    SLICE_X54Y13         FDRE (Setup_fdre_C_D)        0.081    98.986    u_fsm/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         98.986    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                 95.752    

Slack (MET) :             95.778ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 2.062ns (49.697%)  route 2.087ns (50.303%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.563    -0.949    u_db/clk_out1
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.478    -0.471 r  u_db/cnt_reg[1][1]/Q
                         net (fo=4, routed)           1.113     0.643    u_db/cnt_reg[1][1]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     1.476 r  u_db/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.476    u_db/_inferred__2/i__carry_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.590 r  u_db/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.590    u_db/_inferred__2/i__carry__0_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.924 r  u_db/_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.974     2.898    u_db/_inferred__2/i__carry__1_n_6
    SLICE_X52Y16         LUT3 (Prop_lut3_I2_O)        0.303     3.201 r  u_db/cnt[1][10]_i_1/O
                         net (fo=1, routed)           0.000     3.201    u_db/cnt[1][10]_i_1_n_0
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.445    98.450    u_db/clk_out1
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][10]/C
                         clock pessimism              0.602    99.051    
                         clock uncertainty           -0.149    98.902    
    SLICE_X52Y16         FDRE (Setup_fdre_C_D)        0.077    98.979    u_db/cnt_reg[1][10]
  -------------------------------------------------------------------
                         required time                         98.979    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 95.778    

Slack (MET) :             95.798ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.940ns (23.773%)  route 3.014ns (76.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.628    -0.884    u_fsm/clk_out1
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  u_fsm/seconds_reg[4]/Q
                         net (fo=18, routed)          1.163     0.736    u_fsm/seconds[4]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.152     0.888 r  u_fsm/seg_out[7]_i_5/O
                         net (fo=6, routed)           0.871     1.758    u_fsm/seg_out[7]_i_5_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I4_O)        0.332     2.090 r  u_fsm/seg_out[7]_i_1/O
                         net (fo=2, routed)           0.980     3.071    u_disp/D[6]
    SLICE_X64Y19         FDSE                                         r  u_disp/seg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.508    98.513    u_disp/clk_out1
    SLICE_X64Y19         FDSE                                         r  u_disp/seg_out_reg[7]/C
                         clock pessimism              0.564    99.076    
                         clock uncertainty           -0.149    98.927    
    SLICE_X64Y19         FDSE (Setup_fdse_C_D)       -0.058    98.869    u_disp/seg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.869    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                 95.798    

Slack (MET) :             95.804ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 2.176ns (53.021%)  route 1.928ns (46.979%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.563    -0.949    u_db/clk_out1
    SLICE_X52Y16         FDRE                                         r  u_db/cnt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.478    -0.471 r  u_db/cnt_reg[1][1]/Q
                         net (fo=4, routed)           1.113     0.643    u_db/cnt_reg[1][1]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     1.476 r  u_db/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.476    u_db/_inferred__2/i__carry_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.590 r  u_db/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.590    u_db/_inferred__2/i__carry__0_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.704 r  u_db/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.704    u_db/_inferred__2/i__carry__1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.038 r  u_db/_inferred__2/i__carry__2/O[1]
                         net (fo=1, routed)           0.815     2.852    u_db/_inferred__2/i__carry__2_n_6
    SLICE_X50Y16         LUT3 (Prop_lut3_I2_O)        0.303     3.155 r  u_db/cnt[1][14]_i_1/O
                         net (fo=1, routed)           0.000     3.155    u_db/cnt[1][14]_i_1_n_0
    SLICE_X50Y16         FDRE                                         r  u_db/cnt_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.445    98.450    u_db/clk_out1
    SLICE_X50Y16         FDRE                                         r  u_db/cnt_reg[1][14]/C
                         clock pessimism              0.578    99.027    
                         clock uncertainty           -0.149    98.878    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)        0.081    98.959    u_db/cnt_reg[1][14]
  -------------------------------------------------------------------
                         required time                         98.959    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 95.804    

Slack (MET) :             95.833ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 2.266ns (55.665%)  route 1.805ns (44.335%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.840 r  u_fsm/div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.979     2.819    u_fsm/div_cnt0_carry__3_n_4
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.306     3.125 r  u_fsm/div_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     3.125    u_fsm/div_cnt_0[20]
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.448    98.453    u_fsm/clk_out1
    SLICE_X54Y12         FDRE                                         r  u_fsm/div_cnt_reg[20]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)        0.077    98.958    u_fsm/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         98.958    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                 95.833    

Slack (MET) :             95.834ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.202ns (29.623%)  route 2.856ns (70.377%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 98.517 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.628    -0.884    u_fsm/clk_out1
    SLICE_X59Y17         FDRE                                         r  u_fsm/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.465 r  u_fsm/seconds_reg[3]/Q
                         net (fo=19, routed)          1.173     0.708    u_fsm/seconds[3]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.327     1.035 r  u_fsm/seg_out[6]_i_3/O
                         net (fo=6, routed)           0.862     1.897    u_fsm/sel0[2]
    SLICE_X62Y17         LUT5 (Prop_lut5_I3_O)        0.332     2.229 r  u_fsm/seg_out[4]_i_2/O
                         net (fo=2, routed)           0.821     3.050    u_fsm/seg_out[4]_i_2_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.174 r  u_fsm/seg_out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.174    u_disp/D[0]
    SLICE_X64Y16         FDSE                                         r  u_disp/seg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.512    98.517    u_disp/clk_out1
    SLICE_X64Y16         FDSE                                         r  u_disp/seg_out_reg[1]/C
                         clock pessimism              0.564    99.080    
                         clock uncertainty           -0.149    98.931    
    SLICE_X64Y16         FDSE (Setup_fdse_C_D)        0.077    99.008    u_disp/seg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         99.008    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 95.834    

Slack (MET) :             95.843ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 2.302ns (56.337%)  route 1.784ns (43.663%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.566    -0.946    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478    -0.468 r  u_fsm/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     0.358    u_fsm/div_cnt[1]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.185 r  u_fsm/div_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.185    u_fsm/div_cnt0_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.299 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.299    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.413 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.413    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.527 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.527    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.641 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.641    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.880 r  u_fsm/div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.959     2.839    u_fsm/div_cnt0_carry__4_n_5
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.302     3.141 r  u_fsm/div_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.141    u_fsm/div_cnt_0[23]
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.447    98.452    u_fsm/clk_out1
    SLICE_X54Y13         FDRE                                         r  u_fsm/div_cnt_reg[23]/C
                         clock pessimism              0.603    99.054    
                         clock uncertainty           -0.149    98.905    
    SLICE_X54Y13         FDRE (Setup_fdre_C_D)        0.079    98.984    u_fsm/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         98.984    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                 95.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.560    -0.621    u_db/clk_out1
    SLICE_X54Y17         FDRE                                         r  u_db/key_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  u_db/key_level_reg[0]/Q
                         net (fo=3, routed)           0.104    -0.353    u_db/key_level_reg_n_0_[0]
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.045    -0.308 r  u_db/pulse_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    u_db/pulse_out0_out
    SLICE_X55Y17         FDRE                                         r  u_db/pulse_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.829    -0.861    u_db/clk_out1
    SLICE_X55Y17         FDRE                                         r  u_db/pulse_out_reg[0]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.149    -0.459    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.091    -0.368    u_db/pulse_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.563    -0.618    u_db/clk_out1
    SLICE_X55Y12         FDRE                                         r  u_db/sync_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_db/sync_0_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.319    u_db/sync_0[2]
    SLICE_X55Y12         FDRE                                         r  u_db/sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.833    -0.857    u_db/clk_out1
    SLICE_X55Y12         FDRE                                         r  u_db/sync_1_reg[2]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.061    -0.408    u_db/sync_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.562    -0.619    u_db/clk_out1
    SLICE_X51Y15         FDRE                                         r  u_db/sync_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_db/sync_0_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.320    u_db/sync_0[0]
    SLICE_X51Y15         FDRE                                         r  u_db/sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.831    -0.859    u_db/clk_out1
    SLICE_X51Y15         FDRE                                         r  u_db/sync_1_reg[0]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.149    -0.470    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.061    -0.409    u_db/sync_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.590    -0.591    u_db/clk_out1
    SLICE_X63Y16         FDRE                                         r  u_db/key_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_db/key_level_reg[3]/Q
                         net (fo=3, routed)           0.168    -0.282    u_db/p_0_in4_in
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.042    -0.240 r  u_db/pulse_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u_db/p_6_out[3]
    SLICE_X63Y16         FDRE                                         r  u_db/pulse_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.859    -0.831    u_db/clk_out1
    SLICE_X63Y16         FDRE                                         r  u_db/pulse_out_reg[3]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.149    -0.442    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.107    -0.335    u_db/pulse_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.589    -0.592    u_db/clk_out1
    SLICE_X59Y16         FDRE                                         r  u_db/key_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_db/key_level_reg[2]/Q
                         net (fo=3, routed)           0.168    -0.283    u_db/p_0_in1_in
    SLICE_X59Y16         LUT4 (Prop_lut4_I1_O)        0.042    -0.241 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    u_db/p_6_out[2]
    SLICE_X59Y16         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.857    -0.833    u_db/clk_out1
    SLICE_X59Y16         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.149    -0.443    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.107    -0.336    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.585%)  route 0.168ns (47.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_fsm/clk_out1
    SLICE_X59Y17         FDRE                                         r  u_fsm/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_fsm/seconds_reg[2]/Q
                         net (fo=19, routed)          0.168    -0.285    u_fsm/seconds[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  u_fsm/seconds[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u_fsm/p_0_in[4]
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_fsm/clk_out1
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[4]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.092    -0.339    u_fsm/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.735%)  route 0.167ns (47.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_fsm/clk_out1
    SLICE_X59Y17         FDRE                                         r  u_fsm/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_fsm/seconds_reg[2]/Q
                         net (fo=19, routed)          0.167    -0.286    u_fsm/seconds[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.045    -0.241 r  u_fsm/seconds[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    u_fsm/p_0_in[5]
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_fsm/clk_out1
    SLICE_X58Y17         FDRE                                         r  u_fsm/seconds_reg[5]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.091    -0.340    u_fsm/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.587    -0.594    u_disp/clk_out1
    SLICE_X60Y18         FDRE                                         r  u_disp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  u_disp/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    u_disp/cnt_reg_n_0_[10]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  u_disp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    u_disp/cnt_reg[8]_i_1_n_5
    SLICE_X60Y18         FDRE                                         r  u_disp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.855    -0.835    u_disp/clk_out1
    SLICE_X60Y18         FDRE                                         r  u_disp/cnt_reg[10]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.149    -0.445    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.134    -0.311    u_disp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.589    -0.592    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_disp/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    u_disp/cnt_reg_n_0_[2]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  u_disp/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    u_disp/cnt_reg[0]_i_1_n_5
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.857    -0.833    u_disp/clk_out1
    SLICE_X60Y16         FDRE                                         r  u_disp/cnt_reg[2]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.149    -0.443    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.134    -0.309    u_disp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.588    -0.593    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  u_disp/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    u_disp/cnt_reg_n_0_[6]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  u_disp/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    u_disp/cnt_reg[4]_i_1_n_5
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.856    -0.834    u_disp/clk_out1
    SLICE_X60Y17         FDRE                                         r  u_disp/cnt_reg[6]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.149    -0.444    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134    -0.310    u_disp/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.105    





