

================================================================
== Vivado HLS Report for 'karastuba_mul_MUL_st_1'
================================================================
* Date:           Fri Jun  5 20:51:50 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.616 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      988|     1110| 2.964 us | 3.330 us |  988|  1110|   none  |
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_karastuba_mul_templa_1_fu_480  |karastuba_mul_templa_1  |      805|      927| 2.415 us | 2.781 us |  805|  927|   none   |
        |grp_karastuba_mul_templa_5_fu_490  |karastuba_mul_templa_5  |      734|      856| 2.202 us | 2.568 us |  496|  550| dataflow |
        |grp_karastuba_mul_templa_5_fu_502  |karastuba_mul_templa_5  |      734|      856| 2.202 us | 2.568 us |  496|  550| dataflow |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 2  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 3  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 4  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 5  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 6  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 7  |       33|       33|         3|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     234|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |       70|     36|    29128|   30216|    0|
|Memory           |       22|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|     749|    -|
|Register         |        -|      -|      678|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |       92|     36|    29806|   31199|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        2|      4|        2|       5|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |grp_karastuba_mul_templa_1_fu_480  |karastuba_mul_templa_1  |       26|     12|  10094|  10508|    0|
    |grp_karastuba_mul_templa_5_fu_490  |karastuba_mul_templa_5  |       22|     12|   9517|   9854|    0|
    |grp_karastuba_mul_templa_5_fu_502  |karastuba_mul_templa_5  |       22|     12|   9517|   9854|    0|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |Total                              |                        |       70|     36|  29128|  30216|    0|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_z0_digits_data_V_i_U   |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |p_z2_digits_data_V_i_U   |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |p_cross_mul_digits_da_U  |karastuba_mul_ADDrcU  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |lhs0_digits_data_V_U     |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |lhs1_digits_data_V_U     |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |rhs0_digits_data_V_U     |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |rhs1_digits_data_V_U     |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |lhs0_tmp_digits_data_U   |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |lhs1_tmp_digits_data_U   |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |rhs0_tmp_digits_data_U   |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |rhs1_tmp_digits_data_U   |karastuba_mul_MULmb6  |        2|  0|   0|    0|    16|   64|     1|         1024|
    +-------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                      |       22|  0|   0|    0|   224|  704|    11|        14336|
    +-------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |i_11_fu_563_p2                                      |     +    |      0|  0|  15|           5|           1|
    |i_12_fu_592_p2                                      |     +    |      0|  0|  15|           5|           1|
    |i_13_fu_609_p2                                      |     +    |      0|  0|  15|           5|           1|
    |i_14_fu_653_p2                                      |     +    |      0|  0|  15|           6|           1|
    |i_15_fu_673_p2                                      |     +    |      0|  0|  15|           6|           1|
    |i_16_fu_693_p2                                      |     +    |      0|  0|  15|           6|           1|
    |i_fu_546_p2                                         |     +    |      0|  0|  15|           5|           1|
    |icmp_ln262_fu_540_p2                                |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln267_fu_557_p2                                |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln272_fu_586_p2                                |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln277_fu_603_p2                                |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln294_fu_647_p2                                |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln300_fu_667_p2                                |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln306_fu_687_p2                                |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19_on_subcall_done                    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_karastuba_mul_templa_5_fu_490_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_karastuba_mul_templa_5_fu_490_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_karastuba_mul_templa_5_fu_502_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_karastuba_mul_templa_5_fu_502_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln270_fu_569_p2                                 |    xor   |      0|  0|   6|           5|           6|
    |xor_ln280_fu_615_p2                                 |    xor   |      0|  0|   6|           5|           6|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                               |          |      0|  0| 234|         113|          91|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  89|         18|    1|         18|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2          |   9|          2|    1|          2|
    |ap_phi_mux_i1_0_i_phi_fu_416_p4  |   9|          2|    5|         10|
    |ap_phi_mux_i3_0_i_phi_fu_439_p4  |   9|          2|    5|         10|
    |i1_0_i_reg_412                   |   9|          2|    5|         10|
    |i2_0_i_reg_424                   |   9|          2|    5|         10|
    |i3_0_i_reg_435                   |   9|          2|    5|         10|
    |i4_0_i_reg_447                   |   9|          2|    6|         12|
    |i5_0_i_reg_458                   |   9|          2|    6|         12|
    |i6_0_i_reg_469                   |   9|          2|    6|         12|
    |i_0_i_reg_401                    |   9|          2|    5|         10|
    |inter_lhs_digits_dat_address0    |  15|          3|    5|         15|
    |inter_rhs_digits_dat_address0    |  15|          3|    5|         15|
    |lhs0_digits_data_V_address0      |  15|          3|    4|         12|
    |lhs0_digits_data_V_ce0           |  15|          3|    1|          3|
    |lhs0_tmp_digits_data_address0    |  15|          3|    4|         12|
    |lhs0_tmp_digits_data_ce0         |  15|          3|    1|          3|
    |lhs1_digits_data_V_address0      |  15|          3|    4|         12|
    |lhs1_digits_data_V_ce0           |  15|          3|    1|          3|
    |lhs1_tmp_digits_data_address0    |  15|          3|    4|         12|
    |lhs1_tmp_digits_data_ce0         |  15|          3|    1|          3|
    |lhs_digits_data_V_address0       |  15|          3|    5|         15|
    |p_cross_mul_digits_da_address0   |  15|          3|    5|         15|
    |p_cross_mul_digits_da_ce0        |  15|          3|    1|          3|
    |p_cross_mul_digits_da_we0        |   9|          2|    1|          2|
    |p_cross_mul_tmp_bits_fu_126      |   9|          2|   32|         64|
    |p_z0_digits_data_V_i_address0    |  15|          3|    5|         15|
    |p_z0_digits_data_V_i_ce0         |  15|          3|    1|          3|
    |p_z0_digits_data_V_i_we0         |   9|          2|    1|          2|
    |p_z0_tmp_bits_fu_110             |   9|          2|   32|         64|
    |p_z2_digits_data_V_i_address0    |  15|          3|    5|         15|
    |p_z2_digits_data_V_i_ce0         |  15|          3|    1|          3|
    |p_z2_digits_data_V_i_we0         |   9|          2|    1|          2|
    |p_z2_tmp_bits_fu_118             |   9|          2|   32|         64|
    |rhs0_digits_data_V_address0      |  15|          3|    4|         12|
    |rhs0_digits_data_V_ce0           |  15|          3|    1|          3|
    |rhs0_tmp_digits_data_address0    |  15|          3|    4|         12|
    |rhs0_tmp_digits_data_ce0         |  15|          3|    1|          3|
    |rhs1_digits_data_V_address0      |  15|          3|    4|         12|
    |rhs1_digits_data_V_ce0           |  15|          3|    1|          3|
    |rhs1_tmp_digits_data_address0    |  15|          3|    4|         12|
    |rhs1_tmp_digits_data_ce0         |  15|          3|    1|          3|
    |rhs_digits_data_V_address0       |  15|          3|    5|         15|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 749|        156|  241|        576|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |  17|   0|   17|          0|
    |ap_done_reg                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                                 |   1|   0|    1|          0|
    |ap_sync_reg_grp_karastuba_mul_templa_5_fu_490_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_karastuba_mul_templa_5_fu_490_ap_ready  |   1|   0|    1|          0|
    |ap_sync_reg_grp_karastuba_mul_templa_5_fu_502_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_karastuba_mul_templa_5_fu_502_ap_ready  |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_1_fu_480_ap_start_reg          |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_5_fu_490_ap_start_reg          |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_5_fu_502_ap_start_reg          |   1|   0|    1|          0|
    |i1_0_i_reg_412                                          |   5|   0|    5|          0|
    |i1_0_i_reg_412_pp1_iter1_reg                            |   5|   0|    5|          0|
    |i2_0_i_reg_424                                          |   5|   0|    5|          0|
    |i3_0_i_reg_435                                          |   5|   0|    5|          0|
    |i3_0_i_reg_435_pp3_iter1_reg                            |   5|   0|    5|          0|
    |i4_0_i_reg_447                                          |   6|   0|    6|          0|
    |i5_0_i_reg_458                                          |   6|   0|    6|          0|
    |i6_0_i_reg_469                                          |   6|   0|    6|          0|
    |i_0_i_reg_401                                           |   5|   0|    5|          0|
    |i_11_reg_789                                            |   5|   0|    5|          0|
    |i_13_reg_829                                            |   5|   0|    5|          0|
    |icmp_ln262_reg_764                                      |   1|   0|    1|          0|
    |icmp_ln262_reg_764_pp0_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln267_reg_785                                      |   1|   0|    1|          0|
    |icmp_ln267_reg_785_pp1_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln272_reg_804                                      |   1|   0|    1|          0|
    |icmp_ln272_reg_804_pp2_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln277_reg_825                                      |   1|   0|    1|          0|
    |icmp_ln277_reg_825_pp3_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln294_reg_844                                      |   1|   0|    1|          0|
    |icmp_ln294_reg_844_pp4_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln300_reg_873                                      |   1|   0|    1|          0|
    |icmp_ln300_reg_873_pp5_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln306_reg_902                                      |   1|   0|    1|          0|
    |icmp_ln306_reg_902_pp6_iter1_reg                        |   1|   0|    1|          0|
    |p_cross_mul_digits_da_4_reg_921                         |  64|   0|   64|          0|
    |p_cross_mul_tmp_bits_fu_126                             |  32|   0|   32|          0|
    |p_read1_cast_i_reg_754                                  |   2|   0|   32|         30|
    |p_read_cast_i_reg_759                                   |   2|   0|   32|         30|
    |p_z0_digits_data_V_i_1_reg_863                          |  64|   0|   64|          0|
    |p_z0_tmp_bits_fu_110                                    |  32|   0|   32|          0|
    |p_z0_tmp_bits_load_reg_868                              |  32|   0|   32|          0|
    |p_z2_digits_data_V_i_1_reg_892                          |  64|   0|   64|          0|
    |p_z2_tmp_bits_fu_118                                    |  32|   0|   32|          0|
    |p_z2_tmp_bits_load_reg_897                              |  32|   0|   32|          0|
    |reg_514                                                 |  64|   0|   64|          0|
    |reg_523                                                 |  64|   0|   64|          0|
    |zext_ln265_reg_773                                      |   5|   0|   64|         59|
    |zext_ln265_reg_773_pp0_iter1_reg                        |   5|   0|   64|         59|
    |zext_ln270_2_reg_794                                    |   5|   0|   64|         59|
    |zext_ln270_2_reg_794_pp1_iter1_reg                      |   5|   0|   64|         59|
    |zext_ln275_reg_813                                      |   5|   0|   64|         59|
    |zext_ln275_reg_813_pp2_iter1_reg                        |   5|   0|   64|         59|
    |zext_ln280_2_reg_834                                    |   5|   0|   64|         59|
    |zext_ln280_2_reg_834_pp3_iter1_reg                      |   5|   0|   64|         59|
    |zext_ln297_reg_853                                      |   6|   0|   64|         58|
    |zext_ln297_reg_853_pp4_iter1_reg                        |   6|   0|   64|         58|
    |zext_ln303_reg_882                                      |   6|   0|   64|         58|
    |zext_ln303_reg_882_pp5_iter1_reg                        |   6|   0|   64|         58|
    |zext_ln309_reg_911                                      |   6|   0|   64|         58|
    |zext_ln309_reg_911_pp6_iter1_reg                        |   6|   0|   64|         58|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 678|   0| 1558|        880|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_done                        | out |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_return_0                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_return_1                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_return_2                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_return_3                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|ap_return_4                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.1 | return value |
|lhs_tmp_bits_read              |  in |    2|   ap_none  |    lhs_tmp_bits_read   |    scalar    |
|lhs_digits_data_V_address0     | out |    5|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_ce0          | out |    1|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_q0           |  in |   64|  ap_memory |    lhs_digits_data_V   |     array    |
|rhs_tmp_bits_read              |  in |    2|   ap_none  |    rhs_tmp_bits_read   |    scalar    |
|rhs_digits_data_V_address0     | out |    5|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_ce0          | out |    1|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_q0           |  in |   64|  ap_memory |    rhs_digits_data_V   |     array    |
|z0_digits_data_V_address0      | out |    5|  ap_memory |    z0_digits_data_V    |     array    |
|z0_digits_data_V_ce0           | out |    1|  ap_memory |    z0_digits_data_V    |     array    |
|z0_digits_data_V_we0           | out |    1|  ap_memory |    z0_digits_data_V    |     array    |
|z0_digits_data_V_d0            | out |   64|  ap_memory |    z0_digits_data_V    |     array    |
|z2_digits_data_V_address0      | out |    5|  ap_memory |    z2_digits_data_V    |     array    |
|z2_digits_data_V_ce0           | out |    1|  ap_memory |    z2_digits_data_V    |     array    |
|z2_digits_data_V_we0           | out |    1|  ap_memory |    z2_digits_data_V    |     array    |
|z2_digits_data_V_d0            | out |   64|  ap_memory |    z2_digits_data_V    |     array    |
|cross_mul_digits_dat_address0  | out |    5|  ap_memory |  cross_mul_digits_dat  |     array    |
|cross_mul_digits_dat_ce0       | out |    1|  ap_memory |  cross_mul_digits_dat  |     array    |
|cross_mul_digits_dat_we0       | out |    1|  ap_memory |  cross_mul_digits_dat  |     array    |
|cross_mul_digits_dat_d0        | out |   64|  ap_memory |  cross_mul_digits_dat  |     array    |
|inter_lhs_digits_dat_address0  | out |    5|  ap_memory |  inter_lhs_digits_dat  |     array    |
|inter_lhs_digits_dat_ce0       | out |    1|  ap_memory |  inter_lhs_digits_dat  |     array    |
|inter_lhs_digits_dat_we0       | out |    1|  ap_memory |  inter_lhs_digits_dat  |     array    |
|inter_lhs_digits_dat_d0        | out |   64|  ap_memory |  inter_lhs_digits_dat  |     array    |
|inter_rhs_digits_dat_address0  | out |    5|  ap_memory |  inter_rhs_digits_dat  |     array    |
|inter_rhs_digits_dat_ce0       | out |    1|  ap_memory |  inter_rhs_digits_dat  |     array    |
|inter_rhs_digits_dat_we0       | out |    1|  ap_memory |  inter_rhs_digits_dat  |     array    |
|inter_rhs_digits_dat_d0        | out |   64|  ap_memory |  inter_rhs_digits_dat  |     array    |
+-------------------------------+-----+-----+------------+------------------------+--------------+

