library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity my is
  Port (sw      : in  std_logic_vector(2 downto 0);
        led     : out  std_logic_vector(1 downto 0));
 
end my;

architecture Behavioral of my is

begin

--led <= sw;

end Behavioral;
