.TH "RCC_Private_Macros" 3 "Version 1.0.0" "Radar" \" -*- nroff -*-
.ad l
.nh
.SH NAME
RCC_Private_Macros \- RCC_Private_Macros
.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBIS_RCC_OSCILLATORTYPE\fP(__OSCILLATOR__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_HSE\fP(__HSE__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_LSE\fP(__LSE__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_HSI\fP(__HSI__)   (((__HSI__) == \fBRCC_HSI_OFF\fP) || ((__HSI__) == \fBRCC_HSI_ON\fP))"
.br
.ti -1c
.RI "#define \fBIS_RCC_HSI_CALIBRATION_VALUE\fP(__VALUE__)   ((__VALUE__) <= (uint32_t)127U)"
.br
.ti -1c
.RI "#define \fBIS_RCC_HSIDIV\fP(__DIV__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_LSI\fP(__LSI__)   (((__LSI__) == \fBRCC_LSI_OFF\fP) || ((__LSI__) == \fBRCC_LSI_ON\fP))"
.br
.ti -1c
.RI "#define \fBIS_RCC_PLL\fP(__PLL__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_PLLSOURCE\fP(__SOURCE__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_PLLM_VALUE\fP(__VALUE__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_PLLN_VALUE\fP(__VALUE__)   ((8U <= (__VALUE__)) && ((__VALUE__) <= 86U))"
.br
.ti -1c
.RI "#define \fBIS_RCC_PLLP_VALUE\fP(__VALUE__)   ((\fBRCC_PLLP_DIV2\fP <= (__VALUE__)) && ((__VALUE__) <= \fBRCC_PLLP_DIV32\fP))"
.br
.ti -1c
.RI "#define \fBIS_RCC_PLLR_VALUE\fP(__VALUE__)   ((\fBRCC_PLLR_DIV2\fP <= (__VALUE__)) && ((__VALUE__) <= \fBRCC_PLLR_DIV8\fP))"
.br
.ti -1c
.RI "#define \fBIS_RCC_CLOCKTYPE\fP(__CLK__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_SYSCLKSOURCE\fP(__SOURCE__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_HCLK\fP(__HCLK__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_PCLK\fP(__PCLK__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_RTCCLKSOURCE\fP(__SOURCE__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_MCO\fP(__MCOX__)   ((__MCOX__) == \fBRCC_MCO1\fP)"
.br
.ti -1c
.RI "#define \fBIS_RCC_MCO1SOURCE\fP(__SOURCE__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_MCODIV\fP(__DIV__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_LSE_DRIVE\fP(__DRIVE__)"
.br
.in -1c
.SH "Detailed Description"
.PP 

.SH "Macro Definition Documentation"
.PP 
.SS "#define IS_RCC_CLOCKTYPE(__CLK__)"
\fBValue:\fP.PP
.nf
                                      ((((__CLK__)\\
                                      & RCC_CLOCKTYPE_ALL) != 0x00UL) && (((__CLK__) & ~RCC_CLOCKTYPE_ALL) == 0x00UL))
.fi

.SS "#define IS_RCC_HCLK(__HCLK__)"
\fBValue:\fP.PP
.nf
                               (((__HCLK__) == RCC_SYSCLK_DIV1)   || ((__HCLK__) == RCC_SYSCLK_DIV2)   || \\
                               ((__HCLK__) == RCC_SYSCLK_DIV4)   || ((__HCLK__) == RCC_SYSCLK_DIV8)   || \\
                               ((__HCLK__) == RCC_SYSCLK_DIV16)  || ((__HCLK__) == RCC_SYSCLK_DIV64)  || \\
                               ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \\
                               ((__HCLK__) == RCC_SYSCLK_DIV512))
.fi

.SS "#define IS_RCC_HSE(__HSE__)"
\fBValue:\fP.PP
.nf
                              (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \\
                              ((__HSE__) == RCC_HSE_BYPASS))
.fi

.SS "#define IS_RCC_HSI(__HSI__)   (((__HSI__) == \fBRCC_HSI_OFF\fP) || ((__HSI__) == \fBRCC_HSI_ON\fP))"

.SS "#define IS_RCC_HSI_CALIBRATION_VALUE(__VALUE__)   ((__VALUE__) <= (uint32_t)127U)"

.SS "#define IS_RCC_HSIDIV(__DIV__)"
\fBValue:\fP.PP
.nf
                                (((__DIV__) == RCC_HSI_DIV1)  || ((__DIV__) == RCC_HSI_DIV2) || \\
                                ((__DIV__) == RCC_HSI_DIV4)  || ((__DIV__) == RCC_HSI_DIV8) || \\
                                ((__DIV__) == RCC_HSI_DIV16) || ((__DIV__) == RCC_HSI_DIV32)|| \\
                                ((__DIV__) == RCC_HSI_DIV64) || ((__DIV__) == RCC_HSI_DIV128))
.fi

.SS "#define IS_RCC_LSE(__LSE__)"
\fBValue:\fP.PP
.nf
                              (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \\
                              ((__LSE__) == RCC_LSE_BYPASS))
.fi

.SS "#define IS_RCC_LSE_DRIVE(__DRIVE__)"
\fBValue:\fP.PP
.nf
                                     (((__DRIVE__) == RCC_LSEDRIVE_LOW)        || \\
                                     ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMLOW)  || \\
                                     ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMHIGH) || \\
                                     ((__DRIVE__) == RCC_LSEDRIVE_HIGH))
.fi

.SS "#define IS_RCC_LSI(__LSI__)   (((__LSI__) == \fBRCC_LSI_OFF\fP) || ((__LSI__) == \fBRCC_LSI_ON\fP))"

.SS "#define IS_RCC_MCO(__MCOX__)   ((__MCOX__) == \fBRCC_MCO1\fP)"

.SS "#define IS_RCC_MCO1SOURCE(__SOURCE__)"
\fBValue:\fP.PP
.nf
                                       (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || \\
                                       ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || \\
                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || \\
                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || \\
                                       ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || \\
                                       ((__SOURCE__) == RCC_MCO1SOURCE_LSI) || \\
                                       ((__SOURCE__) == RCC_MCO1SOURCE_LSE))
.fi

.SS "#define IS_RCC_MCODIV(__DIV__)"
\fBValue:\fP.PP
.nf
                                (((__DIV__) == RCC_MCODIV_1)  || ((__DIV__) == RCC_MCODIV_2)   || \\
                                ((__DIV__) == RCC_MCODIV_4)  || ((__DIV__) == RCC_MCODIV_8)   || \\
                                ((__DIV__) == RCC_MCODIV_16) || ((__DIV__) == RCC_MCODIV_32)  || \\
                                ((__DIV__) == RCC_MCODIV_64) || ((__DIV__) == RCC_MCODIV_128))
.fi

.SS "#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__)"
\fBValue:\fP.PP
.nf
  (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \\
   (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \\
   (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \\
   (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \\
   (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))
.fi

.SS "#define IS_RCC_PCLK(__PCLK__)"
\fBValue:\fP.PP
.nf
                               (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \\
                               ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \\
                               ((__PCLK__) == RCC_HCLK_DIV16))
.fi

.SS "#define IS_RCC_PLL(__PLL__)"
\fBValue:\fP.PP
.nf
                             (((__PLL__) == RCC_PLL_NONE) ||((__PLL__) == RCC_PLL_OFF) || \\
                             ((__PLL__) == RCC_PLL_ON))
.fi

.SS "#define IS_RCC_PLLM_VALUE(__VALUE__)"
\fBValue:\fP.PP
.nf
                                      (((__VALUE__) == RCC_PLLM_DIV1) || ((__VALUE__) == RCC_PLLM_DIV2) || \\
                                      ((__VALUE__) == RCC_PLLM_DIV3) || ((__VALUE__) == RCC_PLLM_DIV4) || \\
                                      ((__VALUE__) == RCC_PLLM_DIV5) || ((__VALUE__) == RCC_PLLM_DIV6) || \\
                                      ((__VALUE__) == RCC_PLLM_DIV7) || ((__VALUE__) == RCC_PLLM_DIV8))
.fi

.SS "#define IS_RCC_PLLN_VALUE(__VALUE__)   ((8U <= (__VALUE__)) && ((__VALUE__) <= 86U))"

.SS "#define IS_RCC_PLLP_VALUE(__VALUE__)   ((\fBRCC_PLLP_DIV2\fP <= (__VALUE__)) && ((__VALUE__) <= \fBRCC_PLLP_DIV32\fP))"

.SS "#define IS_RCC_PLLR_VALUE(__VALUE__)   ((\fBRCC_PLLR_DIV2\fP <= (__VALUE__)) && ((__VALUE__) <= \fBRCC_PLLR_DIV8\fP))"

.SS "#define IS_RCC_PLLSOURCE(__SOURCE__)"
\fBValue:\fP.PP
.nf
                                      (((__SOURCE__) == RCC_PLLSOURCE_NONE) || \\
                                      ((__SOURCE__) == RCC_PLLSOURCE_HSI)  || \\
                                      ((__SOURCE__) == RCC_PLLSOURCE_HSE))
.fi

.SS "#define IS_RCC_RTCCLKSOURCE(__SOURCE__)"
\fBValue:\fP.PP
.nf
                                         (((__SOURCE__) == RCC_RTCCLKSOURCE_NONE) || \\
                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \\
                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \\
                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV32))
.fi

.SS "#define IS_RCC_SYSCLKSOURCE(__SOURCE__)"
\fBValue:\fP.PP
.nf
                                         (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI)  || \\
                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE)  || \\
                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_LSE)  || \\
                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_LSI)  || \\
                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))
.fi

.SH "Author"
.PP 
Generated automatically by Doxygen for Radar from the source code\&.
