// Seed: 495994946
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd86,
    parameter id_4 = 32'd14
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5
);
  output wire id_5;
  input wire _id_4;
  output wire _id_3;
  output wire id_2;
  input logic [7:0] id_1;
  logic [id_4 : -1  <  id_3] id_6 = id_1[id_4];
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
