Warning (10268): Verilog HDL information at shift_reg.v(7): always construct contains both blocking and non-blocking assignments
