{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687975049702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687975049702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 01:57:29 2023 " "Processing started: Thu Jun 29 01:57:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687975049702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687975049702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Modu -c Digital_Modu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Modu -c Digital_Modu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687975049702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1687975050115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file fm_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 FM_Mod " "Found entity 1: FM_Mod" {  } { { "FM_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/FM_Mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "am_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file am_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 AM_Mod " "Found entity 1: AM_Mod" {  } { { "AM_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/AM_Mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file base_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Base_Gen2 " "Found entity 1: Base_Gen2" {  } { { "Base_Gen2.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/Base_Gen2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ip " "Found entity 1: pll_ip" {  } { { "ipcore/pll_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/pll_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/mul_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/mul_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_ip " "Found entity 1: mul_ip" {  } { { "ipcore/mul_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/mul_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_ip " "Found entity 1: rom_ip" {  } { { "ipcore/rom_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/rom_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_Mod " "Found entity 1: DDS_Mod" {  } { { "DDS_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/DDS_Mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ask_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file ask_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASK_Mod " "Found entity 1: ASK_Mod" {  } { { "ASK_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ASK_Mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file base_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Base_Gen " "Found entity 1: Base_Gen" {  } { { "Base_Gen.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/Base_Gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsk_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file fsk_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSK_Mod " "Found entity 1: FSK_Mod" {  } { { "FSK_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/FSK_Mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpsk_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file bpsk_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPSK_Mod " "Found entity 1: BPSK_Mod" {  } { { "BPSK_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/BPSK_Mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpsk_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file qpsk_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 QPSK_Mod " "Found entity 1: QPSK_Mod" {  } { { "QPSK_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/QPSK_Mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/mul_ip_12_12.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/mul_ip_12_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_ip_12_12 " "Found entity 1: mul_ip_12_12" {  } { { "ipcore/mul_ip_12_12.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/mul_ip_12_12.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/mul_ip_12_64.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/mul_ip_12_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_ip_12_64 " "Found entity 1: mul_ip_12_64" {  } { { "ipcore/mul_ip_12_64.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/mul_ip_12_64.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975050203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975050203 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FM_Mod FM_Mod.v(11) " "Verilog HDL Parameter Declaration warning at FM_Mod.v(11): Parameter Declaration in module \"FM_Mod\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FM_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/FM_Mod.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1687975050204 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FM_Mod FM_Mod.v(13) " "Verilog HDL Parameter Declaration warning at FM_Mod.v(13): Parameter Declaration in module \"FM_Mod\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "FM_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/FM_Mod.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1687975050204 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AM_Mod AM_Mod.v(17) " "Verilog HDL Parameter Declaration warning at AM_Mod.v(17): Parameter Declaration in module \"AM_Mod\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AM_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/AM_Mod.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1687975050204 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AM_Mod AM_Mod.v(18) " "Verilog HDL Parameter Declaration warning at AM_Mod.v(18): Parameter Declaration in module \"AM_Mod\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AM_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/AM_Mod.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1687975050204 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DDS_Mod DDS_Mod.v(8) " "Verilog HDL Parameter Declaration warning at DDS_Mod.v(8): Parameter Declaration in module \"DDS_Mod\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DDS_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/DDS_Mod.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1687975050205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687975052198 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "base_gen2 TOP.v(6) " "Output port \"base_gen2\" at TOP.v(6) has no driver" {  } { { "TOP.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/TOP.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1687975052199 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ip pll_ip:PLL_mod_inst " "Elaborating entity \"pll_ip\" for hierarchy \"pll_ip:PLL_mod_inst\"" {  } { { "TOP.v" "PLL_mod_inst" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/TOP.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_ip:PLL_mod_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_ip:PLL_mod_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll_ip.v" "altpll_component" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/pll_ip.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_ip:PLL_mod_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_ip:PLL_mod_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/pll_ip.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687975052237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_ip:PLL_mod_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_ip:PLL_mod_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 500 " "Parameter \"clk2_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052238 ""}  } { { "ipcore/pll_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/pll_ip.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687975052238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ip_altpll " "Found entity 1: pll_ip_altpll" {  } { { "db/pll_ip_altpll.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/pll_ip_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975052296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975052296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ip_altpll pll_ip:PLL_mod_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated " "Elaborating entity \"pll_ip_altpll\" for hierarchy \"pll_ip:PLL_mod_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_Mod DDS_Mod:DDS_Mod_inst1 " "Elaborating entity \"DDS_Mod\" for hierarchy \"DDS_Mod:DDS_Mod_inst1\"" {  } { { "TOP.v" "DDS_Mod_inst1" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/TOP.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052301 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_I DDS_Mod.v(15) " "Verilog HDL Always Construct warning at DDS_Mod.v(15): inferring latch(es) for variable \"cnt_I\", which holds its previous value in one or more paths through the always construct" {  } { { "DDS_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/DDS_Mod.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687975052302 "|TOP|DDS_Mod:DDS_Mod_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_ip DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst " "Elaborating entity \"rom_ip\" for hierarchy \"DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\"" {  } { { "DDS_Mod.v" "Sin_inst" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/DDS_Mod.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_ip.v" "altsyncram_component" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/rom_ip.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/rom_ip.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/sin_rom.mif " "Parameter \"init_file\" = \"./ipcore/sin_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=sin " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=sin\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052332 ""}  } { { "ipcore/rom_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/rom_ip.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687975052332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_noe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_noe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_noe1 " "Found entity 1: altsyncram_noe1" {  } { { "db/altsyncram_noe1.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/altsyncram_noe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975052385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975052385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_noe1 DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\|altsyncram_noe1:auto_generated " "Elaborating entity \"altsyncram_noe1\" for hierarchy \"DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\|altsyncram_noe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5dg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5dg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5dg2 " "Found entity 1: altsyncram_5dg2" {  } { { "db/altsyncram_5dg2.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/altsyncram_5dg2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975052440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975052440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5dg2 DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\|altsyncram_noe1:auto_generated\|altsyncram_5dg2:altsyncram1 " "Elaborating entity \"altsyncram_5dg2\" for hierarchy \"DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\|altsyncram_noe1:auto_generated\|altsyncram_5dg2:altsyncram1\"" {  } { { "db/altsyncram_noe1.tdf" "altsyncram1" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/altsyncram_noe1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\|altsyncram_noe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\|altsyncram_noe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_noe1.tdf" "mgl_prim2" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/altsyncram_noe1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\|altsyncram_noe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\|altsyncram_noe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_noe1.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/altsyncram_noe1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687975052823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\|altsyncram_noe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\|altsyncram_noe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000 " "Parameter \"CVALUE\" = \"000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1936289280 " "Parameter \"NODE_NAME\" = \"1936289280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 12 " "Parameter \"WIDTH_WORD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052823 ""}  } { { "db/altsyncram_noe1.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/altsyncram_noe1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687975052823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\|altsyncram_noe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"DDS_Mod:DDS_Mod_inst1\|rom_ip:Sin_inst\|altsyncram:altsyncram_component\|altsyncram_noe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "g:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AM_Mod AM_Mod:Am_Mod_inst " "Elaborating entity \"AM_Mod\" for hierarchy \"AM_Mod:Am_Mod_inst\"" {  } { { "TOP.v" "Am_Mod_inst" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/TOP.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052852 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_I AM_Mod.v(23) " "Verilog HDL Always Construct warning at AM_Mod.v(23): inferring latch(es) for variable \"cnt_I\", which holds its previous value in one or more paths through the always construct" {  } { { "AM_Mod.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/AM_Mod.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687975052853 "|TOP|AM_Mod:Am_Mod_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_ip_12_12 AM_Mod:Am_Mod_inst\|mul_ip_12_12:MULT_ScaledAdc_inst " "Elaborating entity \"mul_ip_12_12\" for hierarchy \"AM_Mod:Am_Mod_inst\|mul_ip_12_12:MULT_ScaledAdc_inst\"" {  } { { "AM_Mod.v" "MULT_ScaledAdc_inst" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/AM_Mod.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult AM_Mod:Am_Mod_inst\|mul_ip_12_12:MULT_ScaledAdc_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"AM_Mod:Am_Mod_inst\|mul_ip_12_12:MULT_ScaledAdc_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/mul_ip_12_12.v" "lpm_mult_component" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/mul_ip_12_12.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AM_Mod:Am_Mod_inst\|mul_ip_12_12:MULT_ScaledAdc_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"AM_Mod:Am_Mod_inst\|mul_ip_12_12:MULT_ScaledAdc_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ipcore/mul_ip_12_12.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/mul_ip_12_12.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687975052938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AM_Mod:Am_Mod_inst\|mul_ip_12_12:MULT_ScaledAdc_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"AM_Mod:Am_Mod_inst\|mul_ip_12_12:MULT_ScaledAdc_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052938 ""}  } { { "ipcore/mul_ip_12_12.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/mul_ip_12_12.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687975052938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9dp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9dp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9dp " "Found entity 1: mult_9dp" {  } { { "db/mult_9dp.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/mult_9dp.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975052990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975052990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9dp AM_Mod:Am_Mod_inst\|mul_ip_12_12:MULT_ScaledAdc_inst\|lpm_mult:lpm_mult_component\|mult_9dp:auto_generated " "Elaborating entity \"mult_9dp\" for hierarchy \"AM_Mod:Am_Mod_inst\|mul_ip_12_12:MULT_ScaledAdc_inst\|lpm_mult:lpm_mult_component\|mult_9dp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "g:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687975052991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g124 " "Found entity 1: altsyncram_g124" {  } { { "db/altsyncram_g124.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/altsyncram_g124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975053651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975053651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975053802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975053802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975053873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975053873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975054064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975054064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975054117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975054117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975054286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975054286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975054487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975054487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975054551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975054551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975054728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975054728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687975054783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687975054783 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687975054837 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "base_gen2\[0\] GND " "Pin \"base_gen2\[0\]\" is stuck at GND" {  } { { "TOP.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/TOP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687975056687 "|TOP|base_gen2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "base_gen2\[1\] GND " "Pin \"base_gen2\[1\]\" is stuck at GND" {  } { { "TOP.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/TOP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687975056687 "|TOP|base_gen2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1687975056687 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687975056814 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "g:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "g:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1687975057052 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1687975057053 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "g:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687975057145 "|TOP|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1687975057145 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687975057265 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 97 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1687975058084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687975058123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687975058123 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_ip:PLL_mod_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"pll_ip:PLL_mod_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll_ip_altpll.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/db/pll_ip_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "g:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/ipcore/pll_ip.v" 111 0 0 } } { "TOP.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/DigtalModu/TOP.v" 32 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1687975058223 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1849 " "Implemented 1849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687975058428 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687975058428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1711 " "Implemented 1711 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687975058428 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1687975058428 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1687975058428 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1687975058428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687975058428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687975058467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 29 01:57:38 2023 " "Processing ended: Thu Jun 29 01:57:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687975058467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687975058467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687975058467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687975058467 ""}
