Muxed version that drives the four seven segments displays independently on a RZ-easyFPGA A2.2

The inputs are:

-16 bits vector, that have the four bcd nibbles
-4 bits vector that have the enable state for each display
-The clock signal (50MHz clock) that feeds the counter that is used to select witch is the updated display.
