INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.sim/sim_1/synth/timing/xsim/ahbmaster_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDCP_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module ahbmaster
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.srcs/sim_1/imports/new/ahbmaster_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ahbmaster_tb'
