# ğŸ› ï¸ FPGA Prototyping Internship Projects (Summer 2025)

This repository contains all Verilog HDL projects completed during my **Summer Internship at NSS College of Engineering, Palakkad**, using **Xilinx Vivado** and the **Arty 7 FPGA board**.

## ğŸ“š Assignments Overview

### ğŸ”¹ Assignment 1: Basic Digital Blocks
- Logic Gates
- Adders & Subtractors
- 4:2 Encoders, Priority Encoders
- 2:4 and 4:16 Decoders
- Flip-Flops (SR, D, JK, DLatch)

### ğŸ”¹ Assignment 2: Counters & Timing
- 4-bit Up Counter
- 128-bit Up-Down Counter
- T Flip-Flop based Clock Divider
- Car Parking Logic
- Task & Function usage in Verilog

### ğŸ”¹ Assignment 3: Functional Units
- FIR Filter
- 8-bit FIFO
- 8-bit Matrix Multiplication (Hex â†’ Decimal Output)

### ğŸ”¹ Assignment 4: Advanced Projects
- UART Protocol (8 data bits, 1 start & stop bit)
- Fixed-Point Matrix Multiplication
- Basic Image Filtering on FPGA (3Ã—3 Average/Sobel)

## ğŸ› ï¸ Tools Used
- Verilog HDL
- Xilinx Vivado
- Arty 7 FPGA Board
- ILA & VIO Cores for Debugging
