#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 25 21:53:23 2025
# Process ID: 7992
# Current directory: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20532 C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP4\MLDSA\MLDSA.xpr
# Log file: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/vivado.log
# Journal file: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA\vivado.jou
# Running On: DESKTOP-5RUADSS, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34287 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/MLDSA.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/SignVer_Stage1.wcfg
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/MLDSA_AXI_Top_tb_behav.wcfg
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/SignVer_Stage2.wcfg
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/SignVer_Stage3.wcfg
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/SignVer_Stage4.wcfg
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/SignVer_Stage5.wcfg
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/SignVer_Stage6.wcfg
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/SignVer_Stage7.wcfg
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/SignVer_Stage8.wcfg
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/SignVer_Stage9.wcfg
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/SignVer_Stage10.wcfg
source MLDSA_AXI_Top_tb.tcl
open_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP4/MLDSA/KeyGen_Stage2.wcfg}
current_wave_config {KeyGen_Stage2.wcfg}
add_wave {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/controller_inst/clk}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/controller_inst/resetn}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/controller_inst/ctrl_sign}} 
current_wave_config {KeyGen_Stage2.wcfg}
add_wave {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/Sampler_/mode}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/Sampler_/sampler_in_ready}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/Sampler_/sampler_in}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/Sampler_/sampler_squeeze}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/Sampler_/next_element}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/Sampler_/z0}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/Sampler_/z1}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/Sampler_/addr_z0}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/Sampler_/addr_z1}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/Sampler_/en_z0}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/Sampler_/we_z0}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/Sampler_/en_z1}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/Sampler_/we_z1}} 
current_wave_config {KeyGen_Stage2.wcfg}
add_wave {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0/clka}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0/ena}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0/wea}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0/addra}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0/dina}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0/douta}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0/clkb}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0/enb}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0/web}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0/addrb}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0/dinb}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0/doutb}} 
current_wave_config {KeyGen_Stage2.wcfg}
add_wave {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0_data_a}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0_data_b}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0_addr_a}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0_addr_b}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0_en_a}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0_en_b}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0_we_a}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/DM_/temp_0_we_b}} 
restart
run 100 us
current_wave_config {KeyGen_Stage2.wcfg}
add_wave {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/mode}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/i_valid}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/i_ready}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/NTT_in_u}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/NTT_in_d}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/NTT_out_u}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/NTT_out_d}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/NTT_addr_u}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/NTT_addr_d}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/o_valid}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/o_ready}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/done}} 
restart
run 100 us
current_wave_config {KeyGen_Stage2.wcfg}
add_wave {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/BU_0/o_valid}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/BU_0/out_a}} {{/MLDSA_AXI_Top_tb/DUT/MLDSA_/data_path_inst/NTT_/BU_0/out_b}} 
restart
run 100 us
run 100 us
run 100 us
relaunch_sim
relaunch_sim
run 100 us
run 100 us
relaunch_sim
relaunch_sim
run 100 us
run 100 us
relaunch_sim
relaunch_sim
run 100 us
run 100 us
close_sim
