
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098970                       # Number of seconds simulated
sim_ticks                                 98969767524                       # Number of ticks simulated
final_tick                               627046477026                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174301                       # Simulator instruction rate (inst/s)
host_op_rate                                   219934                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5230931                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902588                       # Number of bytes of host memory used
host_seconds                                 18920.11                       # Real time elapsed on the host
sim_insts                                  3297790648                       # Number of instructions simulated
sim_ops                                    4161180771                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       581376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       869376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       548480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2004608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1380864                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1380864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4542                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6792                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4285                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15661                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10788                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10788                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        18107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5874279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8784258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5541894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                20254751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        18107                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19400                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54320                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13952382                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13952382                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13952382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        18107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5874279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8784258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5541894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               34207133                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               237337573                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21496228                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17425955                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1974164                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8754170                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8140169                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2333160                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93748                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186214030                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119847812                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21496228                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10473329                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26375822                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6018188                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3447098                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11502406                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1972551                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220055473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.668928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.029663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193679651     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1836415      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3334503      1.52%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3087874      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1963072      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615754      0.73%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          923739      0.42%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          957062      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12657403      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220055473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090572                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.504968                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184321283                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5357099                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26314126                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        44704                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4018260                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3733395                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147102934                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4018260                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184793755                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1181970                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3096245                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25857025                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1108217                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146979072                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        178394                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       479845                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208485202                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684645188                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684645188                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36780680                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4108816                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13859660                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183477                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82989                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597412                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146017709                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137936562                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       117090                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21957967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46108526                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220055473                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626826                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299782                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160575165     72.97%     72.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25172401     11.44%     84.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13550267      6.16%     90.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6865901      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8180514      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2646671      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2483441      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       439037      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142076      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220055473                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416179     59.67%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143445     20.57%     80.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137847     19.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115992854     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978363      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12787473      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160965      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137936562                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.581183                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697471                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005056                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    496743157                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168009699                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134958755                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138634033                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269525                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2666239                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92449                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4018260                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         801257                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       113778                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146051526                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13859660                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183477                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1052994                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1100195                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2153189                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135950172                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12336890                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1986389                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19497711                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19194133                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160821                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.572814                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134958797                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134958755                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77874700                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216899453                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.568636                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359036                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22922582                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1999298                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216037213                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.569945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369628                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164183375     76.00%     76.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23870385     11.05%     87.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12380952      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3981594      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5463950      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1835436      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057599      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937688      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2326234      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216037213                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2326234                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           359762894                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296122126                       # The number of ROB writes
system.switch_cpus0.timesIdled                2876287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17282100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.373376                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.373376                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.421341                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.421341                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611469229                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188862153                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135771849                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               237337573                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19583832                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16013454                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1908623                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7976139                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7677486                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2002588                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85507                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    188456688                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             110034175                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19583832                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9680074                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22915967                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5309912                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4059854                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11548478                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1909799                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    218802091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.961821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       195886124     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1098847      0.50%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1673284      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2291280      1.05%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2357454      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1966782      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1110257      0.51%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1646025      0.75%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10772038      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    218802091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082515                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463619                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       186302789                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6231632                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22853643                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44673                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3369345                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3230466                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     134831188                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1312                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3369345                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       186831559                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1256412                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3643686                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22378535                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1322545                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134745087                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1038                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        298306                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       528932                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          872                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    187238995                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    627110916                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    627110916                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161643855                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25595140                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36989                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21209                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3850316                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12803832                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7009553                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123980                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1523848                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         134555612                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36977                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        127533229                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24687                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15455796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36812298                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5417                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    218802091                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582870                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.271906                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    164881892     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21973692     10.04%     85.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11369521      5.20%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8573682      3.92%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6661025      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2674761      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1699303      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       859994      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       108221      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    218802091                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22637      9.91%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         86203     37.73%     47.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119608     52.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    106851973     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1978590      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15780      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11730065      9.20%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6956821      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     127533229                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.537350                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             228448                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001791                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    474121684                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150048708                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125610221                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     127761677                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       295873                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2137124                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          323                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       172539                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           58                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3369345                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         983174                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121062                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    134592589                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61571                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12803832                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7009553                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21197                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          323                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1107702                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1091459                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2199161                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    125790831                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11058942                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1742398                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18014316                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17780013                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6955374                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.530008                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125610426                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125610221                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         72318831                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        193754772                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.529247                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373249                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94666645                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116349090                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18250932                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1939759                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    215432746                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540072                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.390029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    167866488     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23456598     10.89%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8912093      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4296575      1.99%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3561782      1.65%     96.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2123267      0.99%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1806775      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       798876      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2610292      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    215432746                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94666645                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116349090                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17503722                       # Number of memory references committed
system.switch_cpus1.commit.loads             10666708                       # Number of loads committed
system.switch_cpus1.commit.membars              15780                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16686988                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104873072                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2373995                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2610292                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           347422476                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          272569607                       # The number of ROB writes
system.switch_cpus1.timesIdled                2937035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18535482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94666645                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116349090                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94666645                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.507088                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.507088                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.398869                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.398869                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       566905982                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      174295704                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      125457874                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31560                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               237337573                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21238577                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17427350                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1984814                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8990791                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8360964                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2119258                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93448                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    190512648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116514613                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21238577                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10480222                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25122056                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5492667                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5312755                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11519425                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1976034                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    224438116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.636785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.998498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       199316060     88.81%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1870985      0.83%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3390228      1.51%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2003529      0.89%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1642801      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1462022      0.65%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          810613      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2023182      0.90%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11918696      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    224438116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089487                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.490924                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       188945363                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6891991                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25048704                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        61597                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3490450                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3491452                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     142858424                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3490450                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       189224764                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         656463                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5380523                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24814562                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       871345                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     142814402                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95325                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       503138                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    201225579                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    662788456                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    662788456                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    171081804                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        30143764                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34041                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17044                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2518828                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13250600                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7154904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        69620                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1620288                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         141734120                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34042                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135224784                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        63461                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16669470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     34314791                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    224438116                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.602504                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.289477                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    168120682     74.91%     74.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22416124      9.99%     84.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11729942      5.23%     90.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8261446      3.68%     93.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8267091      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2956937      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2255793      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       264177      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165924      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    224438116                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          49634     13.71%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        161489     44.61%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       150895     41.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    114096705     84.38%     84.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1850059      1.37%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16997      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12124270      8.97%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7136753      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135224784                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.569757                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             362018                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002677                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    495313163                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    158437864                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132917402                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     135586802                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       275854                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2133641                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        85358                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3490450                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         459479                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        53745                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    141768162                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        15870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13250600                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7154904                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17044                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1144363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1035165                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2179528                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133682953                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12032021                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1541831                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19168767                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18943583                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7136746                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.563261                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132917457                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132917402                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         77781192                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        211792512                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.560035                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367252                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99472028                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122613626                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19154816                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33996                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2001651                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    220947666                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554944                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.406636                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    170893054     77.35%     77.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24411561     11.05%     88.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9368953      4.24%     92.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4932414      2.23%     94.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4187870      1.90%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1990197      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       936040      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1472404      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2755173      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    220947666                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99472028                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122613626                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18186505                       # Number of memory references committed
system.switch_cpus2.commit.loads             11116959                       # Number of loads committed
system.switch_cpus2.commit.membars              16998                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17789921                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110383918                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2536034                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2755173                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           359960935                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          287027336                       # The number of ROB writes
system.switch_cpus2.timesIdled                2807211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               12899457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99472028                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122613626                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99472028                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.385973                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.385973                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.419116                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.419116                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       601118854                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      185668842                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      132313570                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33996                       # number of misc regfile writes
system.l2.replacements                          15661                       # number of replacements
system.l2.tagsinuse                      32767.986789                       # Cycle average of tags in use
system.l2.total_refs                          1274762                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48429                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.322286                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1363.565445                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.545165                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2256.689465                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.997436                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3354.036263                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.859717                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2106.151961                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7753.182036                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.548839                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          10096.386731                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5796.023732                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.041613                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000413                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.068869                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000397                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.102357                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000453                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.064275                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.236608                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000017                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.308117                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.176881                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        34393                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42888                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28428                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  105709                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            42076                       # number of Writeback hits
system.l2.Writeback_hits::total                 42076                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        34393                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42888                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28428                       # number of demand (read+write) hits
system.l2.demand_hits::total                   105709                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        34393                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42888                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28428                       # number of overall hits
system.l2.overall_hits::total                  105709                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4542                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6789                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4285                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15658                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4542                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6792                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4285                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15661                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4542                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6792                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4285                       # number of overall misses
system.l2.overall_misses::total                 15661                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2084573                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    763680147                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1952975                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1115815770                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2266591                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    719626636                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2605426692                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       457846                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        457846                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2084573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    763680147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1952975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1116273616                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2266591                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    719626636                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2605884538                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2084573                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    763680147                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1952975                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1116273616                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2266591                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    719626636                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2605884538                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38935                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        49677                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        32713                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              121367                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        42076                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             42076                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38935                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        49680                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        32713                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               121370                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38935                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        49680                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        32713                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              121370                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.116656                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.136663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.130988                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.129014                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.116656                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.136715                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.130988                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.129035                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.116656                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.136715                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.130988                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.129035                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148898.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168137.416777                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150228.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164356.425099                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151106.066667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 167940.871879                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166395.880189                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 152615.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 152615.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148898.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168137.416777                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150228.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164351.239105                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151106.066667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 167940.871879                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166393.240406                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148898.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168137.416777                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150228.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164351.239105                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151106.066667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 167940.871879                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166393.240406                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10788                       # number of writebacks
system.l2.writebacks::total                     10788                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4542                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6789                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4285                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15658                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15661                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15661                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1269074                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    499169226                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1195887                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    720167035                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1391970                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    470072393                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1693265585                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       283683                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       283683                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1269074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    499169226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1195887                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    720450718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1391970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    470072393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1693549268                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1269074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    499169226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1195887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    720450718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1391970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    470072393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1693549268                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116656                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.136663                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.130988                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.129014                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.116656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.136715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.130988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.129035                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.116656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.136715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.130988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.129035                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90648.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109900.754293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91991.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106078.514509                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        92798                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109701.842007                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108140.604483                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        94561                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        94561                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90648.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109900.754293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91991.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106073.427267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        92798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109701.842007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108138.003193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90648.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109900.754293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91991.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106073.427267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        92798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109701.842007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108138.003193                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996997                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011510041                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184686.913607                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996997                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11502390                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11502390                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11502390                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11502390                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11502390                       # number of overall hits
system.cpu0.icache.overall_hits::total       11502390                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2623557                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2623557                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2623557                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2623557                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2623557                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2623557                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11502406                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11502406                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11502406                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11502406                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11502406                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11502406                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 163972.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 163972.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 163972.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 163972.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 163972.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 163972.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2200773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2200773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2200773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2200773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2200773                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2200773                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157198.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157198.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157198.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157198.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157198.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157198.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38935                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168085255                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39191                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.873849                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.577045                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.422955                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908504                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091496                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9268023                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9268023                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16326925                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16326925                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16326925                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16326925                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117277                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117277                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117277                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117277                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117277                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117277                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11676966412                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11676966412                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11676966412                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11676966412                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11676966412                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11676966412                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9385300                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9385300                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16444202                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16444202                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16444202                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16444202                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012496                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012496                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007132                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007132                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007132                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007132                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99567.403771                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99567.403771                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99567.403771                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99567.403771                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99567.403771                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99567.403771                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9257                       # number of writebacks
system.cpu0.dcache.writebacks::total             9257                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78342                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78342                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78342                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78342                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78342                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78342                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38935                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38935                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38935                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38935                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3046803372                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3046803372                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3046803372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3046803372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3046803372                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3046803372                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78253.586028                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78253.586028                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 78253.586028                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78253.586028                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 78253.586028                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78253.586028                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997429                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011814796                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2052362.669371                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997429                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11548462                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11548462                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11548462                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11548462                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11548462                       # number of overall hits
system.cpu1.icache.overall_hits::total       11548462                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2454582                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2454582                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2454582                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2454582                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2454582                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2454582                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11548478                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11548478                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11548478                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11548478                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11548478                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11548478                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153411.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153411.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153411.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153411.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153411.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153411.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2061286                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2061286                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2061286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2061286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2061286                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2061286                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158560.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158560.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158560.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158560.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158560.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158560.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49680                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171041285                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49936                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3425.209969                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.264262                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.735738                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911189                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088811                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8118594                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8118594                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6801806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6801806                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16600                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16600                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15780                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15780                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14920400                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14920400                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14920400                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14920400                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140284                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140284                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2690                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2690                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142974                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142974                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142974                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142974                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13660254627                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13660254627                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    382424594                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    382424594                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14042679221                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14042679221                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14042679221                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14042679221                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8258878                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8258878                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6804496                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6804496                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15780                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15780                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15063374                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15063374                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15063374                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15063374                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016986                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016986                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000395                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009491                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009491                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009491                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009491                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97375.713745                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97375.713745                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 142165.276580                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 142165.276580                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98218.411886                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98218.411886                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98218.411886                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98218.411886                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       606676                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        86668                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23218                       # number of writebacks
system.cpu1.dcache.writebacks::total            23218                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        90607                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        90607                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2687                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2687                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        93294                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        93294                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        93294                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        93294                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49677                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49677                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49680                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49680                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3992209109                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3992209109                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       482746                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       482746                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3992691855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3992691855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3992691855                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3992691855                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006015                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006015                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003298                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003298                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003298                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003298                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80363.329287                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80363.329287                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 160915.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 160915.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 80368.193539                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80368.193539                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 80368.193539                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80368.193539                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997596                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1014920322                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2201562.520607                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997596                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024035                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11519409                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11519409                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11519409                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11519409                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11519409                       # number of overall hits
system.cpu2.icache.overall_hits::total       11519409                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2667731                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2667731                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2667731                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2667731                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2667731                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2667731                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11519425                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11519425                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11519425                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11519425                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11519425                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11519425                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 166733.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 166733.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 166733.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 166733.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 166733.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 166733.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2398217                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2398217                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2398217                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2398217                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2398217                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2398217                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159881.133333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159881.133333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159881.133333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159881.133333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159881.133333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159881.133333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 32713                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162801174                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 32969                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4938.007644                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.173623                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.826377                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903022                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096978                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8965783                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8965783                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7035551                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7035551                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17018                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17018                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16998                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16998                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16001334                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16001334                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16001334                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16001334                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        84053                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        84053                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        84053                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         84053                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        84053                       # number of overall misses
system.cpu2.dcache.overall_misses::total        84053                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7541933344                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7541933344                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7541933344                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7541933344                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7541933344                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7541933344                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9049836                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9049836                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7035551                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7035551                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16998                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16998                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16085387                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16085387                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16085387                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16085387                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009288                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009288                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005225                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005225                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005225                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005225                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 89728.306473                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 89728.306473                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 89728.306473                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89728.306473                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 89728.306473                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89728.306473                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9601                       # number of writebacks
system.cpu2.dcache.writebacks::total             9601                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51340                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51340                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51340                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51340                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51340                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51340                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        32713                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        32713                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        32713                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        32713                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        32713                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        32713                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2616306252                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2616306252                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2616306252                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2616306252                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2616306252                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2616306252                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 79977.570140                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 79977.570140                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 79977.570140                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 79977.570140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 79977.570140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 79977.570140                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
