/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 384 272)
	(text "cpu" (rect 5 0 26 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 296 0 312 17)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "k[15..0]" (rect 0 0 46 19)(font "Intel Clear" (font_size 8)))
		(text "k[15..0]" (rect 21 27 67 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "input_port0[31..0]" (rect 0 0 109 19)(font "Intel Clear" (font_size 8)))
		(text "input_port0[31..0]" (rect 21 139 130 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "input_port1[31..0]" (rect 0 0 109 19)(font "Intel Clear" (font_size 8)))
		(text "input_port1[31..0]" (rect 21 155 130 174)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "microinstruction[29..0]" (rect 0 0 133 19)(font "Intel Clear" (font_size 8)))
		(text "microinstruction[29..0]" (rect 21 43 154 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 184)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 179 37 198)(font "Intel Clear" (font_size 8)))
		(line (pt 0 184)(pt 16 184))
	)
	(port
		(pt 320 32)
		(output)
		(text "mem_data_bus[31..0]" (rect 0 0 132 19)(font "Intel Clear" (font_size 8)))
		(text "mem_data_bus[31..0]" (rect 167 27 299 46)(font "Intel Clear" (font_size 8)))
		(line (pt 320 32)(pt 304 32)(line_width 3))
	)
	(port
		(pt 320 48)
		(output)
		(text "mem_addr_bus[31..0]" (rect 0 0 133 19)(font "Intel Clear" (font_size 8)))
		(text "mem_addr_bus[31..0]" (rect 166 43 299 62)(font "Intel Clear" (font_size 8)))
		(line (pt 320 48)(pt 304 48)(line_width 3))
	)
	(port
		(pt 320 64)
		(output)
		(text "mem_read" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "mem_read" (rect 235 59 299 78)(font "Intel Clear" (font_size 8)))
		(line (pt 320 64)(pt 304 64))
	)
	(port
		(pt 320 80)
		(output)
		(text "mem_write" (rect 0 0 67 19)(font "Intel Clear" (font_size 8)))
		(text "mem_write" (rect 232 75 299 94)(font "Intel Clear" (font_size 8)))
		(line (pt 320 80)(pt 304 80))
	)
	(port
		(pt 320 144)
		(output)
		(text "output_port0[31..0]" (rect 0 0 118 19)(font "Intel Clear" (font_size 8)))
		(text "output_port0[31..0]" (rect 181 139 299 158)(font "Intel Clear" (font_size 8)))
		(line (pt 320 144)(pt 304 144)(line_width 3))
	)
	(port
		(pt 320 160)
		(output)
		(text "output_port1[31..0]" (rect 0 0 118 19)(font "Intel Clear" (font_size 8)))
		(text "output_port1[31..0]" (rect 181 155 299 174)(font "Intel Clear" (font_size 8)))
		(line (pt 320 160)(pt 304 160)(line_width 3))
	)
	(drawing
		(text "CPU" (rect 136 88 186 110)(font "Arial" (color 0 0 0)(font_size 14)(bold)))
		(rectangle (rect 16 16 304 200))
	)
)
