#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan  4 11:36:47 2025
# Process ID: 28044
# Current directory: D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2492 D:\ComputerScience\hitcs\hitcs\computer_architecture\labs\lab3\lab3.xpr
# Log file: D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/vivado.log
# Journal file: D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/ComputerScience/hitcs/hitcs/lcd_controller/lcd_controller.srcs/sources_1'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/ComputerScience/hitcs/hitcs/ma_river_core/ma_river_core.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ComputerScience/hitcs/hitcs/lcd_controller/lcd_controller.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ComputerScience/hitcs/hitcs/ma_river_core/ma_river_core.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/StudySoftware/Xilinx_Vivado_2019.2/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ma_river_core_0' is locked:
* IP definition 'ma_river_core (1.0)' for IP 'ma_river_core_0' (customized with software release 2019.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'lcd_controller_0' is locked:
* IP definition 'lcd_controller (1.0)' for IP 'lcd_controller_0' (customized with software release 2019.2) was not found in the IP Catalog.
open_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.375 ; gain = 271.898
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 1608.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2796 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pll/clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2306.473 ; gain = 49.113
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2306.473 ; gain = 49.113
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2306.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 615 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 51 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 427 instances
  RAM64M => RAM64M (RAMD64E(x4)): 120 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 13 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2517.262 ; gain = 1188.973
open_report: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.258 ; gain = 113.270
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: soc_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2792.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_top' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:11]
	Parameter SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mr_bram' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/mr_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mr_bram' (2#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/mr_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lcd_controller_0' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/lcd_controller_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_controller_0' (3#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/lcd_controller_0_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'rid' does not match port width (6) of module 'lcd_controller_0' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:211]
WARNING: [Synth 8-689] width (4) of port connection 'bid' does not match port width (6) of module 'lcd_controller_0' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:234]
WARNING: [Synth 8-7023] instance 'lcd' of module 'lcd_controller_0' has 59 connections declared, but only 50 given [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:180]
INFO: [Synth 8-6157] synthesizing module 'ma_river_core_0' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/ma_river_core_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ma_river_core_0' (4#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/ma_river_core_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mrcore' of module 'ma_river_core_0' has 51 connections declared, but only 39 given [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:283]
INFO: [Synth 8-6157] synthesizing module 'checker_wrapper' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/new/checker_wrapper.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/new/checker_wrapper.v:131]
INFO: [Synth 8-6155] done synthesizing module 'checker_wrapper' (5#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/new/checker_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'axi_bus' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/axi_bus_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus' (6#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/axi_bus_stub.v:6]
WARNING: [Synth 8-7023] instance 'axib' of module 'axi_bus' has 78 connections declared, but only 76 given [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:429]
INFO: [Synth 8-6157] synthesizing module 'cache' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/labs/cache.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/labs/cache.v:136]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (7#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element fetch_flag_reg_reg was removed.  [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/labs/cache.v:97]
WARNING: [Synth 8-6014] Unused sequential element way0_repl_reg_reg was removed.  [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/labs/cache.v:104]
INFO: [Synth 8-6155] done synthesizing module 'cache' (8#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/labs/cache.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/axi_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi' (9#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/axi_stub.v:6]
WARNING: [Synth 8-7023] instance 'u_axi' of module 'axi' has 33 connections declared, but only 31 given [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:554]
INFO: [Synth 8-6157] synthesizing module 'cache_checker' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/cache_checker.v:30]
	Parameter SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cache_trace' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/cache_trace_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cache_trace' (10#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/.Xil/Vivado-28044-TianChang/realtime/cache_trace_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (17) of module 'cache_trace' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/cache_checker.v:118]
WARNING: [Synth 8-689] width (20) of port connection 'addrb' does not match port width (17) of module 'cache_trace' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/cache_checker.v:119]
INFO: [Synth 8-6155] done synthesizing module 'cache_checker' (11#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/cache_checker.v:30]
WARNING: [Synth 8-6014] Unused sequential element sel_reg was removed.  [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:58]
INFO: [Synth 8-6155] done synthesizing module 'soc_top' (12#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:11]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[31]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[30]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[29]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[28]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[27]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[26]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[25]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[24]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[23]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[22]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[21]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[20]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[19]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[18]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[17]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[16]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[31]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[30]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[29]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[28]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[27]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[26]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[25]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[24]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[23]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[22]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[21]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[20]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[19]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[18]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[17]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[16]
WARNING: [Synth 8-3331] design cache has unconnected port rid[3]
WARNING: [Synth 8-3331] design cache has unconnected port rid[2]
WARNING: [Synth 8-3331] design cache has unconnected port rid[1]
WARNING: [Synth 8-3331] design cache has unconnected port rid[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlen[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlen[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlen[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlen[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arsize[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arsize[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arsize[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arburst[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arburst[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlock[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlock[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arcache[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arcache[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arcache[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arcache[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arprot[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arprot[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arprot[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlen[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlen[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlen[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlen[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awsize[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awsize[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awsize[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awburst[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awburst[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlock[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlock[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awcache[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awcache[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awcache[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awcache[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awprot[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awprot[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awprot[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wid[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wid[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wid[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wid[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wstrb[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wstrb[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wstrb[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wstrb[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wlast
WARNING: [Synth 8-3331] design soc_top has unconnected port switch[1]
WARNING: [Synth 8-3331] design soc_top has unconnected port switch[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.320 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2792.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/mr_bram/mr_bram.dcp' for cell 'ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/lcd_controller_0/lcd_controller_0.dcp' for cell 'lcd'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/ma_river_core_0.dcp' for cell 'mrcore'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/axi_bus/axi_bus.dcp' for cell 'axib'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/axi/axi.dcp' for cell 'u_axi'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'your_cache/ram0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/cache_trace/cache_trace.dcp' for cell 'checker/ct'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 2792.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2717 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 22 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll.xdc] for cell 'pll/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/constrs_1/imports/new/cons.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/constrs_1/imports/new/cons.xdc:3]
Finished Parsing XDC File [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/constrs_1/imports/new/cons.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2792.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 571 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 428 instances
  RAM64M => RAM64M (RAMD64E(x4)): 120 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 13 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2801.246 ; gain = 8.926
43 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2801.246 ; gain = 8.926
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/axi_bus/axi_bus.dcp' for cell 'axib'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/lcd_controller_0/lcd_controller_0.dcp' for cell 'lcd'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/ma_river_core_0.dcp' for cell 'mrcore'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/mr_bram/mr_bram.dcp' for cell 'ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/axi/axi.dcp' for cell 'u_axi'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/cache_trace/cache_trace.dcp' for cell 'checker/ct'
INFO: [Project 1-454] Reading design checkpoint 'd:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'your_cache/ram0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.405 . Memory (MB): peak = 3111.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2808 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, pll/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pll/clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll.xdc:57]
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll.xdc] for cell 'pll/inst'
Parsing XDC File [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/constrs_1/imports/new/cons.xdc]
Finished Parsing XDC File [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/constrs_1/imports/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3257.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 614 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 51 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 428 instances
  RAM64M => RAM64M (RAMD64E(x4)): 120 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 13 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3257.402 ; gain = 165.027
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/StudySoftware/Xilinx_Vivado_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim/axi.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim/cache_trace.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim/cache_trace.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim/font_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim/font_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim/rst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim/rst_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim/mr_bram.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim/cache_checker.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3257.402 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim'
"xelab -wto 9be7ad88ad224a16ba95fc7511ab4ddc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/StudySoftware/Xilinx_Vivado_2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9be7ad88ad224a16ba95fc7511ab4ddc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:195]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:197]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:211]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:234]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:460]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_awvalid' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:562]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 's_axi_wlast' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:567]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_wvalid' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:568]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_bready' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:574]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'addra' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/cache_checker.v:118]
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 17 for port 'addrb' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/cache_checker.v:119]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sim_1/imports/lab4/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb.soc.lcd.inst.textram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[0].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[1].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[2].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat0.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.Fetch_module.genblk1[3].icdat1.bs.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[0].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[1].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.mrcore.inst.FU_MU_module.genblk1[2].dcache_data.bt.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.your_cache.ram0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.your_cache.ram1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.u_axi.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.soc.checker.ct.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3257.402 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 3257.402 ; gain = 0.000
run 10 ms
-------------------
   HIT COA Lab3    
Instruction Cache
-------------------
Your cache is correct! In total 100011 requests:
Total 439 misses (miss rate: 0.43%)
Total 104833 cycles (1.04 cycles per request)

PASS! You have done well!
-------------------
$finish called at time : 1150535 ns : File "D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/cache_checker.v" Line 79
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:58 . Memory (MB): peak = 3257.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 11:45:16 2025...
