export CARAVEL_ROOT=/home/kherman/caravel_user_project/caravel && cd openlane && make user_proj_example
make[1]: Entering directory '/home/kherman/caravel_user_project/openlane'
###############################################
[36m[INFO]: 
	 ___   ____   ___  ____   _       ____  ____     ___
	/   \ |    \ /  _]|    \ | |     /    ||    \   /  _]
	|   | |  o  )  [_ |  _  || |    |  o  ||  _  | /  [_
	| O | |   _/    _]|  |  || |___ |     ||  |  ||    _]
	|   | |  | |   [_ |  |  ||     ||  _  ||  |  ||   [_
	\___/ |__| |_____||__|__||_____||__|__||__|__||_____|

[39m
[36m[INFO]: Version: N/A[39m
[36m[INFO]: Running non-interactively[39m
[36m[INFO]: Using design configuration at /project/openlane/user_proj_example/config.tcl[39m
[36m[INFO]: Sourcing Configurations from /project/openlane/user_proj_example/config.tcl[39m
[36m[INFO]: PDKs root directory: /home/kherman/OpenLane/pdks[39m
[36m[INFO]: PDK: sky130A[39m
[36m[INFO]: Setting PDKPATH to /home/kherman/OpenLane/pdks/sky130A[39m
[36m[INFO]: Standard Cell Library: sky130_fd_sc_hd[39m
[36m[INFO]: Optimization Standard Cell Library is set to: sky130_fd_sc_hd[39m
[36m[INFO]: Sourcing Configurations from /project/openlane/user_proj_example/config.tcl[39m
[33m[WARNING]: Removing exisiting run /project/openlane/user_proj_example/runs/user_proj_example[39m
[36m[INFO]: Current run directory is /project/openlane/user_proj_example/runs/user_proj_example[39m
[36m[INFO]: Preparing LEF Files[39m
[36m[INFO]: Extracting the number of available metal layers from /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef[39m
[36m[INFO]: The number of available metal layers is 6[39m
[36m[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5[39m
[36m[INFO]: Merging LEF Files...[39m
mergeLef.py : Merging LEFs
sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: MACROs matched found: 437
sky130_ef_sc_hd__fakediode_2.lef: SITEs matched found: 0
sky130_ef_sc_hd__fakediode_2.lef: MACROs matched found: 1
sky130_ef_sc_hd__decap_12.lef: SITEs matched found: 0
sky130_ef_sc_hd__decap_12.lef: MACROs matched found: 1
sky130_ef_sc_hd__fill_12.lef: SITEs matched found: 0
sky130_ef_sc_hd__fill_12.lef: MACROs matched found: 1
sky130_ef_sc_hd__fill_8.lef: SITEs matched found: 0
sky130_ef_sc_hd__fill_8.lef: MACROs matched found: 1
mergeLef.py : Merging LEFs complete
[36m[INFO]: Trimming Liberty...[39m
[36m[INFO]: Generating Exclude List...[39m
[36m[INFO]: Generating Exclude List...[39m
[36m[INFO]: Creating ::env(DONT_USE_CELLS)...[39m
[36m[INFO]: Storing configs into config.tcl ...[39m
[36m[INFO]: Preparation complete[39m
[36m[INFO]: Running Synthesis...[39m
[36m[INFO]: current step index: 1[39m

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/abs.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/abs.v' to AST representation.
Generating RTLIL representation for module `\Abs'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/kherman/caravel_user_project/caravel/verilog/rtl/defines.v
Parsing SystemVerilog input from `/home/kherman/caravel_user_project/caravel/verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/cic.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/cic.v' to AST representation.
Generating RTLIL representation for module `\cic'.
Warning: Replacing memory \ff2 with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/cic.v:54
Warning: Replacing memory \ff1 with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/cic.v:53
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/comparator.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/comparator.v' to AST representation.
Generating RTLIL representation for module `\comparator'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/clk_div.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v' to AST representation.
Generating RTLIL representation for module `\micclk'.
Generating RTLIL representation for module `\pcm_clk'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/multiplier.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/multiplier.v' to AST representation.
Generating RTLIL representation for module `\multiplier'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v' to AST representation.
Generating RTLIL representation for module `\Filters'.
Note: Assuming pure combinatorial block at /project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:151.1-260.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v' to AST representation.
Generating RTLIL representation for module `\SonarOnChip'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/SR_latch.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/SR_latch.v' to AST representation.
Generating RTLIL representation for module `\SR_latch'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v' to AST representation.
Generating RTLIL representation for module `\user_proj_example'.
Note: Assuming pure combinatorial block at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:128.3-138.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142.3-153.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

11. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/hierarchy.dot'.
Dumping module user_proj_example to page 1.

12. Executing HIERARCHY pass (managing design hierarchy).

12.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \SonarOnChip
Used module:         \Filters
Used module:         \SR_latch
Used module:         \comparator
Used module:         \Abs
Used module:         \multiplier
Used module:         \cic
Used module:     \pcm_clk
Used module:     \micclk

12.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \SonarOnChip
Used module:         \Filters
Used module:         \SR_latch
Used module:         \comparator
Used module:         \Abs
Used module:         \multiplier
Used module:         \cic
Used module:     \pcm_clk
Used module:     \micclk
Removed 0 unused modules.
Mapping positional arguments of cell SonarOnChip.sr (SR_latch).
Mapping positional arguments of cell SonarOnChip.comp (comparator).
Mapping positional arguments of cell SonarOnChip.abs (Abs).
Mapping positional arguments of cell SonarOnChip.mul (multiplier).
Mapping positional arguments of cell SonarOnChip.cicmodule (cic).

13. Executing TRIBUF pass.

14. Executing SYNTH pass.

14.1. Executing HIERARCHY pass (managing design hierarchy).

14.1.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \SonarOnChip
Used module:         \Filters
Used module:         \SR_latch
Used module:         \comparator
Used module:         \Abs
Used module:         \multiplier
Used module:         \cic
Used module:     \pcm_clk
Used module:     \micclk

14.1.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \SonarOnChip
Used module:         \Filters
Used module:         \SR_latch
Used module:         \comparator
Used module:         \Abs
Used module:         \multiplier
Used module:         \cic
Used module:     \pcm_clk
Used module:     \micclk
Removed 0 unused modules.

14.2. Executing PROC pass (convert processes to netlists).

14.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

14.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:193$79 in module user_proj_example.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:161$77 in module user_proj_example.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142$72 in module user_proj_example.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:128$70 in module user_proj_example.
Marked 3 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/SR_latch.v:10$57 in module SR_latch.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$55 in module SonarOnChip.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$51 in module SonarOnChip.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50 in module SonarOnChip.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:276$44 in module Filters.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:151$39 in module Filters.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:141$37 in module Filters.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32 in module Filters.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:67$27 in module pcm_clk.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:41$23 in module micclk.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:25$19 in module micclk.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10 in module cic.
Removed a total of 0 dead cases.

14.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 12 redundant assignments.
Promoted 5 assignments to connections.

14.2.4. Executing PROC_INIT pass (extract init attributes).

14.2.5. Executing PROC_ARST pass (detect async resets in processes).

14.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:193$79'.
     1/1: $1\status[31:0]
Creating decoders for process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:161$77'.
     1/5: $0\prescaler[31:0] [31:10]
     2/5: $0\prescaler[31:0] [9:0]
     3/5: $0\status[31:0]
     4/5: $0\rdata[31:0]
     5/5: $0\wbs_done[0:0]
Creating decoders for process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142$72'.
     1/2: $0\wbs_ack[0:0]
     2/2: $0\wbs_dat[15:0]
Creating decoders for process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:128$70'.
     1/1: $0\valid_i[0:0]
Creating decoders for process `\SR_latch.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SR_latch.v:10$57'.
     1/2: $0\qbar[0:0]
     2/2: $0\q[0:0]
Creating decoders for process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$55'.
     1/1: $0\pcm[15:0]
Creating decoders for process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$51'.
     1/1: $0\timer[15:0]
Creating decoders for process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
     1/13: $0\wbs_done[0:0]
     2/13: $0\rdata[15:0]
     3/13: $0\fb1[15:0]
     4/13: $0\fb0[15:0]
     5/13: $0\b2[15:0]
     6/13: $0\b1[15:0]
     7/13: $0\a2[15:0]
     8/13: $0\a1[15:0]
     9/13: $0\a0[15:0]
    10/13: $0\pcm_load[15:0]
    11/13: $0\amp[7:0]
    12/13: $0\control[7:0]
    13/13: $0\threshold[15:0]
Creating decoders for process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:276$44'.
     1/1: $0\result[15:0]
Creating decoders for process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:151$39'.
     1/4: $1\next_phase[4:0]
     2/4: $1\add1[15:0]
     3/4: $1\mux_xy[15:0]
     4/4: $1\mux_coeff[15:0]
Creating decoders for process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:141$37'.
     1/1: $0\phase[4:0]
Creating decoders for process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
     1/13: $0\Yt_maf[15:0]
     2/13: $0\X3_maf[15:0]
     3/13: $0\X2_maf[15:0]
     4/13: $0\X1_maf[15:0]
     5/13: $0\Y2_iir[15:0]
     6/13: $0\Y1_iir[15:0]
     7/13: $0\Yt_iir[15:0]
     8/13: $0\X2_iir[15:0]
     9/13: $0\X1_iir[15:0]
    10/13: $0\Yt_fir[15:0]
    11/13: $0\X3_fir[15:0]
    12/13: $0\X2_fir[15:0]
    13/13: $0\X1_fir[15:0]
Creating decoders for process `\pcm_clk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:67$27'.
     1/2: $0\count[9:0]
     2/2: $0\ce_pcm[0:0]
Creating decoders for process `\micclk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:41$23'.
     1/2: $0\cnt2[3:0]
     2/2: $0\tmp2[0:0]
Creating decoders for process `\micclk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:25$19'.
     1/2: $0\cnt1[3:0]
     2/2: $0\tmp1[0:0]
Creating decoders for process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
     1/68: $2\i[31:0]
     2/68: $1\i[31:0]
     3/68: $0\ff2[31][6:0]
     4/68: $0\ff2[30][6:0]
     5/68: $0\ff2[29][6:0]
     6/68: $0\ff2[28][6:0]
     7/68: $0\ff2[27][6:0]
     8/68: $0\ff2[26][6:0]
     9/68: $0\ff2[25][6:0]
    10/68: $0\ff2[24][6:0]
    11/68: $0\ff2[23][6:0]
    12/68: $0\ff2[22][6:0]
    13/68: $0\ff2[21][6:0]
    14/68: $0\ff2[20][6:0]
    15/68: $0\ff2[19][6:0]
    16/68: $0\ff2[18][6:0]
    17/68: $0\ff2[17][6:0]
    18/68: $0\ff2[16][6:0]
    19/68: $0\ff2[15][6:0]
    20/68: $0\ff2[14][6:0]
    21/68: $0\ff2[13][6:0]
    22/68: $0\ff2[12][6:0]
    23/68: $0\ff2[11][6:0]
    24/68: $0\ff2[10][6:0]
    25/68: $0\ff2[9][6:0]
    26/68: $0\ff2[8][6:0]
    27/68: $0\ff2[7][6:0]
    28/68: $0\ff2[6][6:0]
    29/68: $0\ff2[5][6:0]
    30/68: $0\ff2[4][6:0]
    31/68: $0\ff2[3][6:0]
    32/68: $0\ff2[2][6:0]
    33/68: $0\ff2[1][6:0]
    34/68: $0\ff2[0][6:0]
    35/68: $0\ff1[31][1:0]
    36/68: $0\ff1[30][1:0]
    37/68: $0\ff1[29][1:0]
    38/68: $0\ff1[28][1:0]
    39/68: $0\ff1[27][1:0]
    40/68: $0\ff1[26][1:0]
    41/68: $0\ff1[25][1:0]
    42/68: $0\ff1[24][1:0]
    43/68: $0\ff1[23][1:0]
    44/68: $0\ff1[22][1:0]
    45/68: $0\ff1[21][1:0]
    46/68: $0\ff1[20][1:0]
    47/68: $0\ff1[19][1:0]
    48/68: $0\ff1[18][1:0]
    49/68: $0\ff1[17][1:0]
    50/68: $0\ff1[16][1:0]
    51/68: $0\ff1[15][1:0]
    52/68: $0\ff1[14][1:0]
    53/68: $0\ff1[13][1:0]
    54/68: $0\ff1[12][1:0]
    55/68: $0\ff1[11][1:0]
    56/68: $0\ff1[10][1:0]
    57/68: $0\ff1[9][1:0]
    58/68: $0\ff1[8][1:0]
    59/68: $0\ff1[7][1:0]
    60/68: $0\ff1[6][1:0]
    61/68: $0\ff1[5][1:0]
    62/68: $0\ff1[4][1:0]
    63/68: $0\ff1[3][1:0]
    64/68: $0\ff1[2][1:0]
    65/68: $0\ff1[1][1:0]
    66/68: $0\ff1[0][1:0]
    67/68: $0\ff2out[11:0]
    68/68: $0\ff1out[6:0]

14.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\user_proj_example.\wbs_dat' from process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142$72'.
No latch inferred for signal `\user_proj_example.\wbs_ack' from process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142$72'.
No latch inferred for signal `\user_proj_example.\valid_i' from process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:128$70'.
Latch inferred for signal `\Filters.\mux_coeff' from process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:151$39': $auto$proc_dlatch.cc:427:proc_dlatch$1035
Latch inferred for signal `\Filters.\mux_xy' from process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:151$39': $auto$proc_dlatch.cc:427:proc_dlatch$1094
Latch inferred for signal `\Filters.\add1' from process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:151$39': $auto$proc_dlatch.cc:427:proc_dlatch$1111
Latch inferred for signal `\Filters.\next_phase' from process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:151$39': $auto$proc_dlatch.cc:427:proc_dlatch$1212

14.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\user_proj_example.\status' using process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:193$79'.
  created $dff cell `$procdff$1213' with positive edge clock.
Creating register for signal `\user_proj_example.\prescaler' using process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:161$77'.
  created $dff cell `$procdff$1214' with positive edge clock.
Creating register for signal `\user_proj_example.\wbs_done' using process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:161$77'.
  created $dff cell `$procdff$1215' with positive edge clock.
Creating register for signal `\user_proj_example.\rdata' using process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:161$77'.
  created $dff cell `$procdff$1216' with positive edge clock.
Creating register for signal `\user_proj_example.\status' using process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:161$77'.
  created $dff cell `$procdff$1217' with positive edge clock.
Creating register for signal `\SR_latch.\q' using process `\SR_latch.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SR_latch.v:10$57'.
  created $dff cell `$procdff$1218' with positive edge clock.
Creating register for signal `\SR_latch.\qbar' using process `\SR_latch.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SR_latch.v:10$57'.
  created $dff cell `$procdff$1219' with positive edge clock.
Creating register for signal `\SonarOnChip.\pcm' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$55'.
  created $dff cell `$procdff$1220' with positive edge clock.
Creating register for signal `\SonarOnChip.\timer' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$51'.
  created $dff cell `$procdff$1221' with positive edge clock.
Creating register for signal `\SonarOnChip.\threshold' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
  created $dff cell `$procdff$1222' with positive edge clock.
Creating register for signal `\SonarOnChip.\wbs_done' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
  created $dff cell `$procdff$1223' with positive edge clock.
Creating register for signal `\SonarOnChip.\control' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
  created $dff cell `$procdff$1224' with positive edge clock.
Creating register for signal `\SonarOnChip.\amp' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
  created $dff cell `$procdff$1225' with positive edge clock.
Creating register for signal `\SonarOnChip.\pcm_load' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
  created $dff cell `$procdff$1226' with positive edge clock.
Creating register for signal `\SonarOnChip.\a0' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
  created $dff cell `$procdff$1227' with positive edge clock.
Creating register for signal `\SonarOnChip.\a1' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
  created $dff cell `$procdff$1228' with positive edge clock.
Creating register for signal `\SonarOnChip.\a2' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
  created $dff cell `$procdff$1229' with positive edge clock.
Creating register for signal `\SonarOnChip.\b1' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
  created $dff cell `$procdff$1230' with positive edge clock.
Creating register for signal `\SonarOnChip.\b2' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
  created $dff cell `$procdff$1231' with positive edge clock.
Creating register for signal `\SonarOnChip.\fb0' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
  created $dff cell `$procdff$1232' with positive edge clock.
Creating register for signal `\SonarOnChip.\fb1' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
  created $dff cell `$procdff$1233' with positive edge clock.
Creating register for signal `\SonarOnChip.\rdata' using process `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
  created $dff cell `$procdff$1234' with positive edge clock.
Creating register for signal `\Filters.\result' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:276$44'.
  created $dff cell `$procdff$1235' with positive edge clock.
Creating register for signal `\Filters.\phase' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:141$37'.
  created $dff cell `$procdff$1236' with positive edge clock.
Creating register for signal `\Filters.\X1_fir' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
  created $dff cell `$procdff$1237' with positive edge clock.
Creating register for signal `\Filters.\X2_fir' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
  created $dff cell `$procdff$1238' with positive edge clock.
Creating register for signal `\Filters.\X3_fir' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
  created $dff cell `$procdff$1239' with positive edge clock.
Creating register for signal `\Filters.\Yt_fir' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
  created $dff cell `$procdff$1240' with positive edge clock.
Creating register for signal `\Filters.\X1_iir' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
  created $dff cell `$procdff$1241' with positive edge clock.
Creating register for signal `\Filters.\X2_iir' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
  created $dff cell `$procdff$1242' with positive edge clock.
Creating register for signal `\Filters.\Yt_iir' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
  created $dff cell `$procdff$1243' with positive edge clock.
Creating register for signal `\Filters.\Y1_iir' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
  created $dff cell `$procdff$1244' with positive edge clock.
Creating register for signal `\Filters.\Y2_iir' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
  created $dff cell `$procdff$1245' with positive edge clock.
Creating register for signal `\Filters.\X1_maf' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
  created $dff cell `$procdff$1246' with positive edge clock.
Creating register for signal `\Filters.\X2_maf' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
  created $dff cell `$procdff$1247' with positive edge clock.
Creating register for signal `\Filters.\X3_maf' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
  created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\Filters.\Yt_maf' using process `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
  created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\pcm_clk.\ce_pcm' using process `\pcm_clk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:67$27'.
  created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\pcm_clk.\count' using process `\pcm_clk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:67$27'.
  created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\micclk.\tmp2' using process `\micclk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:41$23'.
  created $dff cell `$procdff$1252' with negative edge clock.
Creating register for signal `\micclk.\cnt2' using process `\micclk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:41$23'.
  created $dff cell `$procdff$1253' with negative edge clock.
Creating register for signal `\micclk.\tmp1' using process `\micclk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:25$19'.
  created $dff cell `$procdff$1254' with positive edge clock.
Creating register for signal `\micclk.\cnt1' using process `\micclk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:25$19'.
  created $dff cell `$procdff$1255' with positive edge clock.
Creating register for signal `\cic.\i' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1256' with positive edge clock.
Creating register for signal `\cic.\ff1out' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `\cic.\ff2out' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1258' with positive edge clock.
Creating register for signal `\cic.\ff1[0]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1259' with positive edge clock.
Creating register for signal `\cic.\ff1[1]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1260' with positive edge clock.
Creating register for signal `\cic.\ff1[2]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1261' with positive edge clock.
Creating register for signal `\cic.\ff1[3]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1262' with positive edge clock.
Creating register for signal `\cic.\ff1[4]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1263' with positive edge clock.
Creating register for signal `\cic.\ff1[5]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `\cic.\ff1[6]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1265' with positive edge clock.
Creating register for signal `\cic.\ff1[7]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1266' with positive edge clock.
Creating register for signal `\cic.\ff1[8]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1267' with positive edge clock.
Creating register for signal `\cic.\ff1[9]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1268' with positive edge clock.
Creating register for signal `\cic.\ff1[10]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1269' with positive edge clock.
Creating register for signal `\cic.\ff1[11]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1270' with positive edge clock.
Creating register for signal `\cic.\ff1[12]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1271' with positive edge clock.
Creating register for signal `\cic.\ff1[13]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1272' with positive edge clock.
Creating register for signal `\cic.\ff1[14]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1273' with positive edge clock.
Creating register for signal `\cic.\ff1[15]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1274' with positive edge clock.
Creating register for signal `\cic.\ff1[16]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1275' with positive edge clock.
Creating register for signal `\cic.\ff1[17]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1276' with positive edge clock.
Creating register for signal `\cic.\ff1[18]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1277' with positive edge clock.
Creating register for signal `\cic.\ff1[19]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1278' with positive edge clock.
Creating register for signal `\cic.\ff1[20]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1279' with positive edge clock.
Creating register for signal `\cic.\ff1[21]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1280' with positive edge clock.
Creating register for signal `\cic.\ff1[22]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1281' with positive edge clock.
Creating register for signal `\cic.\ff1[23]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1282' with positive edge clock.
Creating register for signal `\cic.\ff1[24]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1283' with positive edge clock.
Creating register for signal `\cic.\ff1[25]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1284' with positive edge clock.
Creating register for signal `\cic.\ff1[26]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1285' with positive edge clock.
Creating register for signal `\cic.\ff1[27]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1286' with positive edge clock.
Creating register for signal `\cic.\ff1[28]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1287' with positive edge clock.
Creating register for signal `\cic.\ff1[29]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1288' with positive edge clock.
Creating register for signal `\cic.\ff1[30]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1289' with positive edge clock.
Creating register for signal `\cic.\ff1[31]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1290' with positive edge clock.
Creating register for signal `\cic.\ff2[0]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1291' with positive edge clock.
Creating register for signal `\cic.\ff2[1]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1292' with positive edge clock.
Creating register for signal `\cic.\ff2[2]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1293' with positive edge clock.
Creating register for signal `\cic.\ff2[3]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1294' with positive edge clock.
Creating register for signal `\cic.\ff2[4]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1295' with positive edge clock.
Creating register for signal `\cic.\ff2[5]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1296' with positive edge clock.
Creating register for signal `\cic.\ff2[6]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1297' with positive edge clock.
Creating register for signal `\cic.\ff2[7]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1298' with positive edge clock.
Creating register for signal `\cic.\ff2[8]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1299' with positive edge clock.
Creating register for signal `\cic.\ff2[9]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1300' with positive edge clock.
Creating register for signal `\cic.\ff2[10]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1301' with positive edge clock.
Creating register for signal `\cic.\ff2[11]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1302' with positive edge clock.
Creating register for signal `\cic.\ff2[12]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1303' with positive edge clock.
Creating register for signal `\cic.\ff2[13]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1304' with positive edge clock.
Creating register for signal `\cic.\ff2[14]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1305' with positive edge clock.
Creating register for signal `\cic.\ff2[15]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1306' with positive edge clock.
Creating register for signal `\cic.\ff2[16]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1307' with positive edge clock.
Creating register for signal `\cic.\ff2[17]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1308' with positive edge clock.
Creating register for signal `\cic.\ff2[18]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1309' with positive edge clock.
Creating register for signal `\cic.\ff2[19]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1310' with positive edge clock.
Creating register for signal `\cic.\ff2[20]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1311' with positive edge clock.
Creating register for signal `\cic.\ff2[21]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1312' with positive edge clock.
Creating register for signal `\cic.\ff2[22]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1313' with positive edge clock.
Creating register for signal `\cic.\ff2[23]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1314' with positive edge clock.
Creating register for signal `\cic.\ff2[24]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1315' with positive edge clock.
Creating register for signal `\cic.\ff2[25]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1316' with positive edge clock.
Creating register for signal `\cic.\ff2[26]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1317' with positive edge clock.
Creating register for signal `\cic.\ff2[27]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1318' with positive edge clock.
Creating register for signal `\cic.\ff2[28]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1319' with positive edge clock.
Creating register for signal `\cic.\ff2[29]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1320' with positive edge clock.
Creating register for signal `\cic.\ff2[30]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1321' with positive edge clock.
Creating register for signal `\cic.\ff2[31]' using process `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
  created $dff cell `$procdff$1322' with positive edge clock.

14.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

14.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:193$79'.
Removing empty process `user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:193$79'.
Found and cleaned up 4 empty switches in `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:161$77'.
Removing empty process `user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:161$77'.
Found and cleaned up 1 empty switch in `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142$72'.
Removing empty process `user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:142$72'.
Found and cleaned up 2 empty switches in `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:128$70'.
Removing empty process `user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:128$70'.
Found and cleaned up 4 empty switches in `\SR_latch.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SR_latch.v:10$57'.
Removing empty process `SR_latch.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SR_latch.v:10$57'.
Found and cleaned up 2 empty switches in `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$55'.
Removing empty process `SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$55'.
Found and cleaned up 3 empty switches in `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$51'.
Removing empty process `SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$51'.
Found and cleaned up 14 empty switches in `\SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
Removing empty process `SonarOnChip.$proc$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$50'.
Found and cleaned up 4 empty switches in `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:276$44'.
Removing empty process `Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:276$44'.
Found and cleaned up 1 empty switch in `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:151$39'.
Removing empty process `Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:151$39'.
Found and cleaned up 2 empty switches in `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:141$37'.
Removing empty process `Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:141$37'.
Found and cleaned up 5 empty switches in `\Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
Removing empty process `Filters.$proc$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:64$32'.
Found and cleaned up 2 empty switches in `\pcm_clk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:67$27'.
Removing empty process `pcm_clk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:67$27'.
Found and cleaned up 3 empty switches in `\micclk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:41$23'.
Removing empty process `micclk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:41$23'.
Found and cleaned up 3 empty switches in `\micclk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:25$19'.
Removing empty process `micclk.$proc$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:25$19'.
Found and cleaned up 2 empty switches in `\cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
Removing empty process `cic.$proc$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:48$10'.
Cleaned up 53 empty switches.

14.3. Executing FLATTEN pass (flatten design).
Deleting now unused module SR_latch.
Deleting now unused module SonarOnChip.
Deleting now unused module Filters.
Deleting now unused module multiplier.
Deleting now unused module pcm_clk.
Deleting now unused module micclk.
Deleting now unused module comparator.
Deleting now unused module cic.
Deleting now unused module Abs.
<suppressed ~9 debug messages>

14.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~71 debug messages>

14.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 13 unused cells and 469 unused wires.
<suppressed ~25 debug messages>

14.6. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Warning: multiple conflicting drivers for user_proj_example.\status [31]:
    port Q[31] of cell $procdff$1213 ($dff)
    port Q[31] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [30]:
    port Q[30] of cell $procdff$1213 ($dff)
    port Q[30] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [29]:
    port Q[29] of cell $procdff$1213 ($dff)
    port Q[29] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [28]:
    port Q[28] of cell $procdff$1213 ($dff)
    port Q[28] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [27]:
    port Q[27] of cell $procdff$1213 ($dff)
    port Q[27] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [26]:
    port Q[26] of cell $procdff$1213 ($dff)
    port Q[26] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [25]:
    port Q[25] of cell $procdff$1213 ($dff)
    port Q[25] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [24]:
    port Q[24] of cell $procdff$1213 ($dff)
    port Q[24] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [23]:
    port Q[23] of cell $procdff$1213 ($dff)
    port Q[23] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [22]:
    port Q[22] of cell $procdff$1213 ($dff)
    port Q[22] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [21]:
    port Q[21] of cell $procdff$1213 ($dff)
    port Q[21] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [20]:
    port Q[20] of cell $procdff$1213 ($dff)
    port Q[20] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [19]:
    port Q[19] of cell $procdff$1213 ($dff)
    port Q[19] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [18]:
    port Q[18] of cell $procdff$1213 ($dff)
    port Q[18] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [17]:
    port Q[17] of cell $procdff$1213 ($dff)
    port Q[17] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [16]:
    port Q[16] of cell $procdff$1213 ($dff)
    port Q[16] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [15]:
    port Q[15] of cell $procdff$1213 ($dff)
    port Q[15] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [14]:
    port Q[14] of cell $procdff$1213 ($dff)
    port Q[14] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [13]:
    port Q[13] of cell $procdff$1213 ($dff)
    port Q[13] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [12]:
    port Q[12] of cell $procdff$1213 ($dff)
    port Q[12] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [11]:
    port Q[11] of cell $procdff$1213 ($dff)
    port Q[11] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [10]:
    port Q[10] of cell $procdff$1213 ($dff)
    port Q[10] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [9]:
    port Q[9] of cell $procdff$1213 ($dff)
    port Q[9] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [8]:
    port Q[8] of cell $procdff$1213 ($dff)
    port Q[8] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [7]:
    port Q[7] of cell $procdff$1213 ($dff)
    port Q[7] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [6]:
    port Q[6] of cell $procdff$1213 ($dff)
    port Q[6] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [5]:
    port Q[5] of cell $procdff$1213 ($dff)
    port Q[5] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [4]:
    port Q[4] of cell $procdff$1213 ($dff)
    port Q[4] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [3]:
    port Q[3] of cell $procdff$1213 ($dff)
    port Q[3] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [2]:
    port Q[2] of cell $procdff$1213 ($dff)
    port Q[2] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [1]:
    port Q[1] of cell $procdff$1213 ($dff)
    port Q[1] of cell $procdff$1217 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [0]:
    port Q[0] of cell $procdff$1213 ($dff)
    port Q[0] of cell $procdff$1217 ($dff)
Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [115] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [114] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [113] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [112] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [97] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [95] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [94] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [93] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [92] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [91] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [90] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [89] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [88] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [87] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [86] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [85] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [84] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [83] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [82] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [81] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [80] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [79] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [78] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [77] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [76] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [75] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [74] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [73] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [72] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [71] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [70] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [69] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [68] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [67] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [66] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [65] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [54] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [53] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [52] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [51] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [50] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [49] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [48] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [47] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [46] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [45] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [44] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [43] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [42] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [41] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [40] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [39] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [38] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [37] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [36] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [35] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [34] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [33] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [32] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [31] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [30] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [29] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [28] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [27] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [26] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [25] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [24] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [23] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [22] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [21] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [20] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [19] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [18] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [17] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [16] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [15] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [14] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [13] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [12] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [11] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [10] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [9] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [8] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [7] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [6] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [5] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [4] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [3] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [2] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [1] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [0] is used but has no driver.
Warning: Wire user_proj_example.\irq [2] is used but has no driver.
Warning: Wire user_proj_example.\irq [1] is used but has no driver.
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [36] is used but has no driver.
Warning: Wire user_proj_example.\io_out [35] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [33] is used but has no driver.
Warning: Wire user_proj_example.\io_out [32] is used but has no driver.
Warning: Wire user_proj_example.\io_out [31] is used but has no driver.
Warning: Wire user_proj_example.\io_out [30] is used but has no driver.
Warning: Wire user_proj_example.\io_out [29] is used but has no driver.
Warning: Wire user_proj_example.\io_out [28] is used but has no driver.
Warning: Wire user_proj_example.\io_out [27] is used but has no driver.
Warning: Wire user_proj_example.\io_out [26] is used but has no driver.
Warning: Wire user_proj_example.\io_out [25] is used but has no driver.
Warning: Wire user_proj_example.\io_out [24] is used but has no driver.
Warning: Wire user_proj_example.\io_out [23] is used but has no driver.
Warning: Wire user_proj_example.\io_out [22] is used but has no driver.
Warning: Wire user_proj_example.\io_out [21] is used but has no driver.
Warning: Wire user_proj_example.\io_out [20] is used but has no driver.
Warning: Wire user_proj_example.\io_out [19] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [17] is used but has no driver.
Warning: Wire user_proj_example.\io_out [16] is used but has no driver.
Warning: Wire user_proj_example.\io_out [15] is used but has no driver.
Warning: Wire user_proj_example.\io_out [14] is used but has no driver.
Warning: Wire user_proj_example.\io_out [13] is used but has no driver.
Warning: Wire user_proj_example.\io_out [12] is used but has no driver.
Warning: Wire user_proj_example.\io_out [11] is used but has no driver.
Warning: Wire user_proj_example.\io_out [10] is used but has no driver.
Warning: Wire user_proj_example.\io_out [9] is used but has no driver.
Warning: Wire user_proj_example.\io_out [8] is used but has no driver.
Warning: Wire user_proj_example.\io_out [7] is used but has no driver.
Warning: Wire user_proj_example.\io_out [6] is used but has no driver.
Warning: Wire user_proj_example.\io_out [5] is used but has no driver.
Warning: Wire user_proj_example.\io_out [4] is used but has no driver.
Warning: Wire user_proj_example.\io_out [3] is used but has no driver.
Warning: Wire user_proj_example.\io_out [2] is used but has no driver.
Warning: Wire user_proj_example.\io_out [1] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [37] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [36] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [35] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [34] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [33] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [32] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [31] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [30] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [29] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [28] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [27] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [26] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [25] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [24] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [23] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [22] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [21] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [20] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [19] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [18] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [17] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [16] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [15] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [14] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [13] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [12] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [11] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [10] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [9] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [8] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [7] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [6] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [5] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [4] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [3] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [2] is used but has no driver.
Found and reported 235 problems.

14.7. Executing OPT pass (performing simple optimizations).

14.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

14.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~207 debug messages>
Removed a total of 69 cells.

14.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\soc1.\abs.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/abs.v:9$3: \soc1.abs.data_in -> { 1'0 \soc1.abs.data_in [14:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$112.
    dead port 2/2 on $mux $procmux$115.
Removed 2 multiplexer ports.
<suppressed ~123 debug messages>

14.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    New ctrl vector for $pmux cell $flatten\soc1.\filt.$procmux$375: { $flatten\soc1.\filt.$procmux$390_CMP $flatten\soc1.\filt.$procmux$389_CMP $flatten\soc1.\filt.$procmux$388_CMP $flatten\soc1.\filt.$eq$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:110$34_Y $flatten\soc1.\filt.$procmux$386_CMP $flatten\soc1.\filt.$procmux$385_CMP $flatten\soc1.\filt.$procmux$384_CMP $flatten\soc1.\filt.$procmux$383_CMP $flatten\soc1.\filt.$procmux$382_CMP $flatten\soc1.\filt.$eq$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:112$35_Y $flatten\soc1.\filt.$procmux$380_CMP $flatten\soc1.\filt.$procmux$379_CMP $flatten\soc1.\filt.$procmux$378_CMP $flatten\soc1.\filt.$procmux$377_CMP $flatten\soc1.\filt.$eq$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:114$36_Y }
    New ctrl vector for $pmux cell $flatten\soc1.\filt.$procmux$408: { $flatten\soc1.\filt.$procmux$390_CMP $flatten\soc1.\filt.$procmux$389_CMP $flatten\soc1.\filt.$procmux$388_CMP $flatten\soc1.\filt.$procmux$386_CMP $flatten\soc1.\filt.$procmux$385_CMP $flatten\soc1.\filt.$procmux$384_CMP $flatten\soc1.\filt.$procmux$383_CMP $flatten\soc1.\filt.$procmux$382_CMP }
    New ctrl vector for $pmux cell $flatten\soc1.\filt.$procmux$425: { $auto$opt_reduce.cc:134:opt_mux$1324 $flatten\soc1.\filt.$procmux$386_CMP $flatten\soc1.\filt.$procmux$385_CMP $flatten\soc1.\filt.$procmux$384_CMP $flatten\soc1.\filt.$procmux$383_CMP $flatten\soc1.\filt.$procmux$382_CMP }
  Optimizing cells in module \user_proj_example.
Performed a total of 3 changes.

14.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

14.7.6. Executing OPT_DFF pass (perform DFF optimizations).

14.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 69 unused wires.
<suppressed ~1 debug messages>

14.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

14.7.9. Rerunning OPT passes. (Maybe there is more to do..)

14.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

14.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

14.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

14.7.13. Executing OPT_DFF pass (perform DFF optimizations).

14.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

14.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

14.7.16. Finished OPT passes. (There is nothing left to do.)

14.8. Executing FSM pass (extract and optimize FSM).

14.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking user_proj_example.soc1.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.

14.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

14.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

14.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

14.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

14.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

14.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

14.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

14.9. Executing OPT pass (performing simple optimizations).

14.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

14.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

14.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

14.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

14.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

14.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1217 ($dff) from module user_proj_example (D = 0, Q = \status).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$1325 ($dffe) from module user_proj_example.
Adding SRST signal on $procdff$1216 ($dff) from module user_proj_example (D = $procmux$101_Y, Q = \rdata, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$1326 ($sdff) from module user_proj_example (D = $procmux$98_Y, Q = \rdata).
Adding SRST signal on $procdff$1215 ($dff) from module user_proj_example (D = $procmux$106_Y, Q = \wbs_done, rval = 1'0).
Adding SRST signal on $procdff$1214 ($dff) from module user_proj_example (D = $procmux$90_Y, Q = \prescaler [9:0], rval = 10'0000110001).
Adding EN signal on $procdff$1214 ($dff) from module user_proj_example (D = 22'0000000000000000000000, Q = \prescaler [31:10]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$1334 ($dffe) from module user_proj_example.
Adding EN signal on $auto$opt_dff.cc:702:run$1333 ($sdff) from module user_proj_example (D = \wbs_dat_i [9:0], Q = \prescaler [9:0]).
Adding SRST signal on $procdff$1213 ($dff) from module user_proj_example (D = \soc1.sr.q, Q = \status [0], rval = 1'0).
Adding SRST signal on $flatten\soc1.\sr.$procdff$1219 ($dff) from module user_proj_example (D = $flatten\soc1.\sr.$procmux$128_Y, Q = \soc1.sr.qbar, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$1339 ($sdff) from module user_proj_example (D = $flatten\soc1.\sr.$procmux$128_Y, Q = \soc1.sr.qbar).
Adding SRST signal on $flatten\soc1.\sr.$procdff$1218 ($dff) from module user_proj_example (D = $flatten\soc1.\sr.$procmux$138_Y, Q = \soc1.sr.q, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$1343 ($sdff) from module user_proj_example (D = $flatten\soc1.\sr.$procmux$138_Y, Q = \soc1.sr.q).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1249 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$450_Y, Q = \soc1.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1347 ($sdff) from module user_proj_example (D = \soc1.filt.result, Q = \soc1.filt.Yt_maf).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1248 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$456_Y, Q = \soc1.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1357 ($sdff) from module user_proj_example (D = \soc1.filt.X2_maf, Q = \soc1.filt.X3_maf).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1247 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$462_Y, Q = \soc1.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1359 ($sdff) from module user_proj_example (D = \soc1.filt.X1_maf, Q = \soc1.filt.X2_maf).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1246 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$468_Y, Q = \soc1.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1361 ($sdff) from module user_proj_example (D = \soc1.filt.X_maf, Q = \soc1.filt.X1_maf).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1245 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$474_Y, Q = \soc1.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1363 ($sdff) from module user_proj_example (D = \soc1.filt.Y1_iir, Q = \soc1.filt.Y2_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1244 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$480_Y, Q = \soc1.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1365 ($sdff) from module user_proj_example (D = \soc1.filt.Yt_iir, Q = \soc1.filt.Y1_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1243 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$492_Y, Q = \soc1.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1367 ($sdff) from module user_proj_example (D = \soc1.filt.result, Q = \soc1.filt.Yt_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1242 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$498_Y, Q = \soc1.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1375 ($sdff) from module user_proj_example (D = \soc1.filt.X1_iir, Q = \soc1.filt.X2_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1241 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$504_Y, Q = \soc1.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1377 ($sdff) from module user_proj_example (D = \soc1.pcm, Q = \soc1.filt.X1_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1240 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$513_Y, Q = \soc1.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1379 ($sdff) from module user_proj_example (D = \soc1.filt.result, Q = \soc1.filt.Yt_fir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1239 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$519_Y, Q = \soc1.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1385 ($sdff) from module user_proj_example (D = \soc1.filt.X2_fir, Q = \soc1.filt.X3_fir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1238 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$525_Y, Q = \soc1.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1387 ($sdff) from module user_proj_example (D = \soc1.filt.X1_fir, Q = \soc1.filt.X2_fir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1237 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$531_Y, Q = \soc1.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1389 ($sdff) from module user_proj_example (D = { \soc1.cicmodule.ff2out [11] \soc1.cicmodule.ff2out [11] \soc1.cicmodule.ff2out [11] \soc1.cicmodule.ff2out [11] \soc1.cicmodule.ff2out }, Q = \soc1.filt.X1_fir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1236 ($dff) from module user_proj_example (D = \soc1.filt.next_phase, Q = \soc1.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1235 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$add$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:289$49_Y, Q = \soc1.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1322 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$582_Y, Q = \soc1.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1397 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[30], Q = \soc1.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1321 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$588_Y, Q = \soc1.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1399 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[29], Q = \soc1.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1320 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$594_Y, Q = \soc1.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1401 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[28], Q = \soc1.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1319 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$600_Y, Q = \soc1.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1403 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[27], Q = \soc1.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1318 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$606_Y, Q = \soc1.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1405 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[26], Q = \soc1.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1317 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$612_Y, Q = \soc1.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1407 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[25], Q = \soc1.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1316 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$618_Y, Q = \soc1.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1409 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[24], Q = \soc1.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1315 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$624_Y, Q = \soc1.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1411 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[23], Q = \soc1.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1314 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$630_Y, Q = \soc1.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1413 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[22], Q = \soc1.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1313 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$636_Y, Q = \soc1.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1415 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[21], Q = \soc1.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1312 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$642_Y, Q = \soc1.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1417 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[20], Q = \soc1.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1311 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$648_Y, Q = \soc1.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1419 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[19], Q = \soc1.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1310 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$654_Y, Q = \soc1.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1421 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[18], Q = \soc1.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1309 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$660_Y, Q = \soc1.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1423 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[17], Q = \soc1.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1308 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$666_Y, Q = \soc1.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1425 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[16], Q = \soc1.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1307 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$672_Y, Q = \soc1.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1427 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[15], Q = \soc1.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1306 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$678_Y, Q = \soc1.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1429 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[14], Q = \soc1.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1305 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$684_Y, Q = \soc1.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1431 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[13], Q = \soc1.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1304 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$690_Y, Q = \soc1.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1433 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[12], Q = \soc1.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1303 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$696_Y, Q = \soc1.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1435 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[11], Q = \soc1.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1302 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$702_Y, Q = \soc1.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1437 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[10], Q = \soc1.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1301 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$708_Y, Q = \soc1.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1439 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[9], Q = \soc1.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1300 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$714_Y, Q = \soc1.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1441 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[8], Q = \soc1.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1299 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$720_Y, Q = \soc1.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1443 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[7], Q = \soc1.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1298 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$726_Y, Q = \soc1.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1445 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[6], Q = \soc1.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1297 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$732_Y, Q = \soc1.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1447 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[5], Q = \soc1.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1296 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$738_Y, Q = \soc1.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1449 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[4], Q = \soc1.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1295 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$744_Y, Q = \soc1.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1451 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[3], Q = \soc1.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1294 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$750_Y, Q = \soc1.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1453 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[2], Q = \soc1.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1293 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$756_Y, Q = \soc1.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1455 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[1], Q = \soc1.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1292 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$762_Y, Q = \soc1.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1457 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[0], Q = \soc1.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1291 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$768_Y, Q = \soc1.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1459 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1out, Q = \soc1.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1290 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$774_Y, Q = \soc1.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1461 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[30], Q = \soc1.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1289 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$780_Y, Q = \soc1.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1463 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[29], Q = \soc1.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1288 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$786_Y, Q = \soc1.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1465 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[28], Q = \soc1.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1287 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$792_Y, Q = \soc1.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1467 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[27], Q = \soc1.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1286 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$798_Y, Q = \soc1.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1469 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[26], Q = \soc1.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1285 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$804_Y, Q = \soc1.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1471 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[25], Q = \soc1.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1284 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$810_Y, Q = \soc1.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1473 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[24], Q = \soc1.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1283 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$816_Y, Q = \soc1.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1475 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[23], Q = \soc1.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1282 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$822_Y, Q = \soc1.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1477 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[22], Q = \soc1.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1281 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$828_Y, Q = \soc1.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1479 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[21], Q = \soc1.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1280 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$834_Y, Q = \soc1.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1481 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[20], Q = \soc1.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1279 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$840_Y, Q = \soc1.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1483 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[19], Q = \soc1.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1278 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$846_Y, Q = \soc1.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1485 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[18], Q = \soc1.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1277 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$852_Y, Q = \soc1.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1487 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[17], Q = \soc1.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1276 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$858_Y, Q = \soc1.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1489 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[16], Q = \soc1.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1275 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$864_Y, Q = \soc1.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1491 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[15], Q = \soc1.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1274 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$870_Y, Q = \soc1.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1493 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[14], Q = \soc1.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1273 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$876_Y, Q = \soc1.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1495 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[13], Q = \soc1.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1272 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$882_Y, Q = \soc1.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1497 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[12], Q = \soc1.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1271 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$888_Y, Q = \soc1.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1499 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[11], Q = \soc1.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1270 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$894_Y, Q = \soc1.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1501 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[10], Q = \soc1.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1269 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$900_Y, Q = \soc1.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1503 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[9], Q = \soc1.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1268 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$906_Y, Q = \soc1.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1505 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[8], Q = \soc1.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1267 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$912_Y, Q = \soc1.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1507 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[7], Q = \soc1.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1266 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$918_Y, Q = \soc1.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1509 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[6], Q = \soc1.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1265 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$924_Y, Q = \soc1.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1511 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[5], Q = \soc1.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1264 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$930_Y, Q = \soc1.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1513 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[4], Q = \soc1.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1263 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$936_Y, Q = \soc1.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1515 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[3], Q = \soc1.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1262 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$942_Y, Q = \soc1.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1517 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[2], Q = \soc1.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1261 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$948_Y, Q = \soc1.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1519 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[1], Q = \soc1.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1260 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$954_Y, Q = \soc1.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1521 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[0], Q = \soc1.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1259 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$960_Y, Q = \soc1.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1523 ($sdff) from module user_proj_example (D = \soc1.cicmodule.data_1_in, Q = \soc1.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1258 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$966_Y, Q = \soc1.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1525 ($sdff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$add$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:66$12_Y, Q = \soc1.cicmodule.ff2out).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1257 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$972_Y, Q = \soc1.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1527 ($sdff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$add$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:65$11_Y, Q = \soc1.cicmodule.ff1out).
Adding SRST signal on $flatten\soc1.$procdff$1234 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$176_Y, Q = \soc1.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1529 ($sdff) from module user_proj_example (D = $flatten\soc1.$procmux$162_Y, Q = \soc1.rdata).
Adding SRST signal on $flatten\soc1.$procdff$1233 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$191_Y, Q = \soc1.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$1531 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.fb1).
Adding SRST signal on $flatten\soc1.$procdff$1232 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$207_Y, Q = \soc1.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$1535 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.fb0).
Adding SRST signal on $flatten\soc1.$procdff$1231 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$224_Y, Q = \soc1.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1539 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.b2).
Adding SRST signal on $flatten\soc1.$procdff$1230 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$242_Y, Q = \soc1.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1543 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.b1).
Adding SRST signal on $flatten\soc1.$procdff$1229 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$261_Y, Q = \soc1.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1547 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.a2).
Adding SRST signal on $flatten\soc1.$procdff$1228 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$281_Y, Q = \soc1.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1551 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.a1).
Adding SRST signal on $flatten\soc1.$procdff$1227 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$302_Y, Q = \soc1.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1555 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.a0).
Adding SRST signal on $flatten\soc1.$procdff$1226 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$314_Y, Q = \soc1.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1559 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.pcm_load).
Adding SRST signal on $flatten\soc1.$procdff$1225 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$325_Y, Q = \soc1.amp, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1563 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc1.amp).
Adding SRST signal on $flatten\soc1.$procdff$1224 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$347_Y, Q = \soc1.control, rval = 8'00000100).
Adding EN signal on $auto$opt_dff.cc:702:run$1567 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc1.control).
Adding SRST signal on $flatten\soc1.$procdff$1223 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$156_Y, Q = \soc1.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc1.$procdff$1222 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$357_Y, Q = \soc1.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1572 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.threshold).
Adding SRST signal on $flatten\soc1.$procdff$1221 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$148_Y, Q = \soc1.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1578 ($sdff) from module user_proj_example (D = $flatten\soc1.$add$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$52_Y, Q = \soc1.timer).
Adding SRST signal on $flatten\soc1.$procdff$1220 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$143_Y, Q = \soc1.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1580 ($sdff) from module user_proj_example (D = \soc1.pcm_reg_i, Q = \soc1.pcm).
Adding SRST signal on $flatten\pcmclk.$procdff$1251 ($dff) from module user_proj_example (D = $flatten\pcmclk.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:77$29_Y [9:0], Q = \pcmclk.count, rval = 10'0000000000).
Adding SRST signal on $flatten\pcmclk.$procdff$1250 ($dff) from module user_proj_example (D = $flatten\pcmclk.$procmux$543_Y, Q = \pcmclk.ce_pcm, rval = 1'0).
Adding SRST signal on $flatten\mic.$procdff$1255 ($dff) from module user_proj_example (D = $flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:32$20_Y [3:0], Q = \mic.cnt1, rval = 4'0000).
Adding SRST signal on $flatten\mic.$procdff$1254 ($dff) from module user_proj_example (D = $flatten\mic.$procmux$568_Y, Q = \mic.tmp1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$1589 ($sdff) from module user_proj_example (D = $flatten\mic.$procmux$568_Y, Q = \mic.tmp1).
Adding SRST signal on $flatten\mic.$procdff$1253 ($dff) from module user_proj_example (D = $flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:48$24_Y [3:0], Q = \mic.cnt2, rval = 4'0000).
Adding SRST signal on $flatten\mic.$procdff$1252 ($dff) from module user_proj_example (D = $flatten\mic.$procmux$556_Y, Q = \mic.tmp2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$1596 ($sdff) from module user_proj_example (D = $flatten\mic.$procmux$556_Y, Q = \mic.tmp2).

14.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Warning: Driver-driver conflict for \status [0] between cell $auto$opt_dff.cc:702:run$1338.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [31] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [30] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [29] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [28] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [27] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [26] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [25] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [24] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [23] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [22] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [21] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [20] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [19] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [18] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [17] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [16] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [15] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [14] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [13] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [12] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [11] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [10] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [9] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [8] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [7] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [6] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [5] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [4] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [3] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [2] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [1] between cell $procdff$1213.Q and constant 1'0 in user_proj_example: Resolved using constant.
Removed 249 unused cells and 245 unused wires.
<suppressed ~250 debug messages>

14.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~7 debug messages>

14.9.9. Rerunning OPT passes. (Maybe there is more to do..)

14.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

14.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

14.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

14.9.13. Executing OPT_DFF pass (perform DFF optimizations).

14.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

14.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

14.9.16. Rerunning OPT passes. (Maybe there is more to do..)

14.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

14.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

14.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

14.9.20. Executing OPT_DFF pass (perform DFF optimizations).

14.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

14.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

14.9.23. Finished OPT passes. (There is nothing left to do.)

14.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 12) from port A of cell user_proj_example.$sub$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$62 ($sub).
Removed top 9 bits (of 11) from port B of cell user_proj_example.$sub$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$62 ($sub).
Removed top 1 bits (of 12) from port Y of cell user_proj_example.$sub$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$62 ($sub).
Removed top 3 bits (of 4) from port Y of cell user_proj_example.$and$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:114$64 ($and).
Removed top 3 bits (of 4) from port A of cell user_proj_example.$and$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:114$64 ($and).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$and$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:114$64 ($and).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$eq$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:115$65 ($eq).
Removed top 31 bits (of 32) from mux cell user_proj_example.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:115$66 ($mux).
Removed top 5 bits (of 6) from port B of cell user_proj_example.$procmux$89_CMP0 ($eq).
Removed top 22 bits (of 32) from mux cell user_proj_example.$procmux$98 ($pmux).
Removed cell user_proj_example.$flatten\mic.$procmux$554 ($mux).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\mic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:51$26 ($eq).
Removed top 30 bits (of 32) from port B of cell user_proj_example.$flatten\mic.$ge$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:49$25 ($ge).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:48$24 ($add).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:48$24 ($add).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\mic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:35$22 ($eq).
Removed top 30 bits (of 32) from port B of cell user_proj_example.$flatten\mic.$ge$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:33$21 ($ge).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:32$20 ($add).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:32$20 ($add).
Removed top 31 bits (of 32) from mux cell user_proj_example.$flatten\mic.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:23$18 ($mux).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$flatten\mic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:23$17 ($eq).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\pcmclk.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:77$29 ($add).
Removed top 22 bits (of 32) from port Y of cell user_proj_example.$flatten\pcmclk.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:77$29 ($add).
Removed top 22 bits (of 32) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$1331 ($sdffe).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$eq$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:110$34 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$eq$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:112$35 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$eq$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:114$36 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc1.\filt.$mul$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:269$42 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$377_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$378_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$379_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$380_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$382_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$383_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$384_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$385_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$386_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$388_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$389_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$390_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$1390 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$1388 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$1386 ($sdffe).
Removed cell user_proj_example.$flatten\soc1.\sr.$procmux$125 ($mux).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$174_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$173_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$172_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$171_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$170_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$164_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$163_CMP0 ($eq).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc1.\comp.$gt$/project/openlane/user_proj_example/../../verilog/rtl/comparator.v:9$13 ($gt).
Removed top 28 bits (of 32) from wire user_proj_example.$flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:32$20_Y.
Removed top 28 bits (of 32) from wire user_proj_example.$flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:48$24_Y.
Removed top 22 bits (of 32) from wire user_proj_example.$flatten\pcmclk.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:77$29_Y.
Removed top 22 bits (of 32) from wire user_proj_example.$procmux$98_Y.
Removed top 22 bits (of 32) from wire user_proj_example.rdata.

14.11. Executing PEEPOPT pass (run peephole optimizers).

14.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

14.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_proj_example:
  creating $macc model for $flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:32$20 ($add).
  creating $macc model for $flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:48$24 ($add).
  creating $macc model for $flatten\pcmclk.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:77$29 ($add).
  creating $macc model for $flatten\soc1.$add$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$52 ($add).
  creating $macc model for $flatten\soc1.\cicmodule.$add$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:65$11 ($add).
  creating $macc model for $flatten\soc1.\cicmodule.$add$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:66$12 ($add).
  creating $macc model for $flatten\soc1.\cicmodule.$sub$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:39$8 ($sub).
  creating $macc model for $flatten\soc1.\cicmodule.$sub$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:45$9 ($sub).
  creating $macc model for $flatten\soc1.\filt.$add$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:289$49 ($add).
  creating $macc model for $flatten\soc1.\filt.$mul$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:269$42 ($mul).
  creating $macc model for $flatten\soc1.\filt.$neg$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:215$40 ($neg).
  creating $macc model for $flatten\soc1.\filt.$neg$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:222$41 ($neg).
  creating $macc model for $sub$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$62 ($sub).
  merging $macc model for $flatten\soc1.\cicmodule.$sub$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:45$9 into $flatten\soc1.\cicmodule.$add$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:66$12.
  merging $macc model for $flatten\soc1.\cicmodule.$sub$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:39$8 into $flatten\soc1.\cicmodule.$add$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:65$11.
  creating $alu model for $macc $flatten\soc1.\filt.$neg$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:215$40.
  creating $alu model for $macc $flatten\soc1.\filt.$add$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:289$49.
  creating $alu model for $macc $flatten\soc1.\filt.$neg$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:222$41.
  creating $alu model for $macc $sub$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$62.
  creating $alu model for $macc $flatten\soc1.$add$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$52.
  creating $alu model for $macc $flatten\pcmclk.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:77$29.
  creating $alu model for $macc $flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:48$24.
  creating $alu model for $macc $flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:32$20.
  creating $macc cell for $flatten\soc1.\cicmodule.$add$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:65$11: $auto$alumacc.cc:365:replace_macc$1605
  creating $macc cell for $flatten\soc1.\filt.$mul$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:269$42: $auto$alumacc.cc:365:replace_macc$1606
  creating $macc cell for $flatten\soc1.\cicmodule.$add$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:66$12: $auto$alumacc.cc:365:replace_macc$1607
  creating $alu model for $flatten\mic.$ge$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:33$21 ($ge): new $alu
  creating $alu model for $flatten\mic.$ge$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:49$25 ($ge): new $alu
  creating $alu model for $flatten\soc1.\comp.$gt$/project/openlane/user_proj_example/../../verilog/rtl/comparator.v:9$13 ($gt): new $alu
  creating $alu cell for $flatten\soc1.\comp.$gt$/project/openlane/user_proj_example/../../verilog/rtl/comparator.v:9$13: $auto$alumacc.cc:485:replace_alu$1611
  creating $alu cell for $flatten\mic.$ge$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:49$25: $auto$alumacc.cc:485:replace_alu$1622
  creating $alu cell for $flatten\mic.$ge$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:33$21: $auto$alumacc.cc:485:replace_alu$1631
  creating $alu cell for $flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:32$20: $auto$alumacc.cc:485:replace_alu$1640
  creating $alu cell for $flatten\mic.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:48$24: $auto$alumacc.cc:485:replace_alu$1643
  creating $alu cell for $flatten\pcmclk.$add$/project/openlane/user_proj_example/../../verilog/rtl/clk_div.v:77$29: $auto$alumacc.cc:485:replace_alu$1646
  creating $alu cell for $flatten\soc1.$add$/project/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$52: $auto$alumacc.cc:485:replace_alu$1649
  creating $alu cell for $sub$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$62: $auto$alumacc.cc:485:replace_alu$1652
  creating $alu cell for $flatten\soc1.\filt.$neg$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:222$41: $auto$alumacc.cc:485:replace_alu$1655
  creating $alu cell for $flatten\soc1.\filt.$add$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:289$49: $auto$alumacc.cc:485:replace_alu$1658
  creating $alu cell for $flatten\soc1.\filt.$neg$/project/openlane/user_proj_example/../../verilog/rtl/FILTERS.v:215$40: $auto$alumacc.cc:485:replace_alu$1661
  created 11 $alu and 3 $macc cells.

14.14. Executing SHARE pass (SAT-based resource sharing).

14.15. Executing OPT pass (performing simple optimizations).

14.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~2 debug messages>

14.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

14.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

14.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

14.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

14.15.6. Executing OPT_DFF pass (perform DFF optimizations).

14.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 3 unused cells and 6 unused wires.
<suppressed ~6 debug messages>

14.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

14.15.9. Rerunning OPT passes. (Maybe there is more to do..)

14.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

14.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

14.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

14.15.13. Executing OPT_DFF pass (perform DFF optimizations).

14.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

14.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

14.15.16. Finished OPT passes. (There is nothing left to do.)

14.16. Executing MEMORY pass.

14.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

14.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

14.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

14.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

14.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

14.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

14.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

14.18. Executing OPT pass (performing simple optimizations).

14.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~119 debug messages>

14.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

14.18.3. Executing OPT_DFF pass (perform DFF optimizations).

14.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 1 unused cells and 10 unused wires.
<suppressed ~2 debug messages>

14.18.5. Finished fast OPT passes.

14.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

14.20. Executing OPT pass (performing simple optimizations).

14.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

14.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

14.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

14.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    Consolidated identical input bits for $mux cell $flatten\soc1.\cicmodule.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/cic.v:35$7:
      Old ports: A=2'11, B=2'01, Y=\soc1.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc1.cicmodule.data_1_in [1]
      New connections: \soc1.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:155$74:
      Old ports: A={ 22'0000000000000000000000 \rdata }, B={ \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata [15] \soc1.rdata }, Y=\wbs_dat_o
      New ports: A={ 6'000000 \rdata }, B=\soc1.rdata, Y=\wbs_dat_o [15:0]
      New connections: \wbs_dat_o [31:16] = { \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] }
  Optimizing cells in module \user_proj_example.
Performed a total of 2 changes.

14.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

14.20.6. Executing OPT_SHARE pass.

14.20.7. Executing OPT_DFF pass (perform DFF optimizations).

14.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

14.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~1 debug messages>

14.20.10. Rerunning OPT passes. (Maybe there is more to do..)

14.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

14.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

14.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

14.20.14. Executing OPT_SHARE pass.

14.20.15. Executing OPT_DFF pass (perform DFF optimizations).

14.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

14.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

14.20.18. Finished OPT passes. (There is nothing left to do.)

14.21. Executing TECHMAP pass (map to technology primitives).

14.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

14.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$02488ff6fa51b28bbfa470bdd9b0e548b3357746\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using template $paramod$2ed8280b262e219c036a1de1b95189a8901efa7b\_90_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper maccmap for cells of type $macc.
  add \soc1.cicmodule.ff1out (7 bits, unsigned)
  add { \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$d4c0c20b0ee59f495e14575c4397dc0a6dd9e8e6\_90_alu for cells of type $alu.
  add \soc1.cicmodule.ff2out (12 bits, unsigned)
  add { \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$82ac157a7de5db3ecfecd2a01ea425d7a39bb05e\_90_pmux for cells of type $pmux.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$0b42e0ef0120c44ea9490666611378bfd171ba8c\_90_pmux for cells of type $pmux.
Using template $paramod$fb2ccc7567b9f572f99303d62bd705e69acf8cd5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dlatch.
  add \soc1.filt.mux_coeff * \soc1.filt.mux_xy (16x16 bits, signed)
Using template $paramod$d6bda349df5337d6c5b209ac911db21df19d73bb\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:0091cad03fa4f6b64ad167264575241f014dbcbf$paramod$a1651e8edb51785f330d5d35f632c7f41af93c38\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$8d7f98f10ed0231647041eea72c2a8a293a33560\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011111 for cells of type $fa.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001100 for cells of type $fa.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
No more expansions possible.
<suppressed ~2474 debug messages>

14.22. Executing OPT pass (performing simple optimizations).

14.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~2030 debug messages>

14.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~1557 debug messages>
Removed a total of 519 cells.

14.22.3. Executing OPT_DFF pass (perform DFF optimizations).

14.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 236 unused cells and 1291 unused wires.
<suppressed ~237 debug messages>

14.22.5. Finished fast OPT passes.

14.23. Executing ABC pass (technology mapping using ABC).

14.23.1. Extracting gate netlist of module `\user_proj_example' to `<abc-temp-dir>/input.blif'..
Extracted 3872 gates and 4438 wires to a netlist network with 564 inputs and 237 outputs.

14.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      299
ABC RESULTS:            ANDNOT cells:     1238
ABC RESULTS:               MUX cells:      141
ABC RESULTS:              NAND cells:      148
ABC RESULTS:               NOR cells:      135
ABC RESULTS:               NOT cells:       41
ABC RESULTS:                OR cells:      738
ABC RESULTS:             ORNOT cells:      173
ABC RESULTS:              XNOR cells:      176
ABC RESULTS:               XOR cells:      645
ABC RESULTS:              ZERO cells:        1
ABC RESULTS:        internal signals:     3637
ABC RESULTS:           input signals:      564
ABC RESULTS:          output signals:      237
Removing temp directory.

14.24. Executing OPT pass (performing simple optimizations).

14.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~26 debug messages>

14.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

14.24.3. Executing OPT_DFF pass (perform DFF optimizations).

14.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 5 unused cells and 1482 unused wires.
<suppressed ~19 debug messages>

14.24.5. Finished fast OPT passes.

14.25. Executing HIERARCHY pass (managing design hierarchy).

14.25.1. Analyzing design hierarchy..
Top module:  \user_proj_example

14.25.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

14.26. Printing statistics.

=== user_proj_example ===

   Number of wires:               3769
   Number of wire bits:           5860
   Number of public wires:         213
   Number of public wire bits:    2122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4555
     $_ANDNOT_                    1238
     $_AND_                        299
     $_DLATCH_N_                    53
     $_MUX_                        141
     $_NAND_                       148
     $_NOR_                        135
     $_NOT_                         36
     $_ORNOT_                      173
     $_OR_                         737
     $_SDFFE_NP0P_                   1
     $_SDFFE_PP0N_                 307
     $_SDFFE_PP0P_                 391
     $_SDFFE_PP1P_                  33
     $_SDFF_NP0_                     4
     $_SDFF_PP0_                    38
     $_XNOR_                       176
     $_XOR_                        645

14.27. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Found and reported 0 problems.

15. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/post_techmap.dot'.
Dumping module user_proj_example to page 1.

16. Executing SHARE pass (SAT-based resource sharing).

17. Executing OPT pass (performing simple optimizations).

17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

17.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$2931 ($_SDFFE_PP0P_) from module user_proj_example.

17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

17.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

17.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$2947 ($_SDFFE_PP0P_) from module user_proj_example.

17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

17.16. Rerunning OPT passes. (Maybe there is more to do..)

17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

17.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$2963 ($_SDFFE_PP0P_) from module user_proj_example.

17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

17.23. Rerunning OPT passes. (Maybe there is more to do..)

17.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

17.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

17.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

17.27. Executing OPT_DFF pass (perform DFF optimizations).

17.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

17.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

17.30. Finished OPT passes. (There is nothing left to do.)

18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 78 unused wires.
<suppressed ~78 debug messages>

19. Printing statistics.

=== user_proj_example ===

   Number of wires:               3691
   Number of wire bits:           5230
   Number of public wires:         135
   Number of public wire bits:    1492
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4552
     $_ANDNOT_                    1238
     $_AND_                        299
     $_DLATCH_N_                    53
     $_MUX_                        141
     $_NAND_                       148
     $_NOR_                        135
     $_NOT_                         36
     $_ORNOT_                      173
     $_OR_                         737
     $_SDFFE_NP0P_                   1
     $_SDFFE_PP0N_                 307
     $_SDFFE_PP0P_                 388
     $_SDFFE_PP1P_                  33
     $_SDFF_NP0_                     4
     $_SDFF_PP0_                    38
     $_XNOR_                       176
     $_XOR_                        645

mapping tbuf

20. Executing TECHMAP pass (map to technology primitives).

20.1. Executing Verilog-2005 frontend: /home/kherman/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/kherman/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

20.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

21. Executing SIMPLEMAP pass (map simple cells to gate primitives).

22. Executing MUXCOVER pass (mapping to wider MUXes).
Covering MUX trees in module user_proj_example..
  Treeifying 141 MUXes:
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [0].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [1].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [2].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [3].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [4].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [5].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [6].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [7].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [8].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [9].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [10].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [11].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [12].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [13].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [14].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$408.Y [15].
    Found tree with 1 MUXes at root \wbs_ack_o.
    Found tree with 1 MUXes at root \wbs_dat_o [0].
    Found tree with 1 MUXes at root \wbs_dat_o [1].
    Found tree with 1 MUXes at root \wbs_dat_o [2].
    Found tree with 1 MUXes at root \wbs_dat_o [3].
    Found tree with 1 MUXes at root \wbs_dat_o [4].
    Found tree with 1 MUXes at root \wbs_dat_o [5].
    Found tree with 1 MUXes at root \wbs_dat_o [6].
    Found tree with 1 MUXes at root \wbs_dat_o [7].
    Found tree with 1 MUXes at root \wbs_dat_o [8].
    Found tree with 1 MUXes at root \wbs_dat_o [9].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [0].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [1].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [2].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [3].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [4].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [5].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [6].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [7].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [8].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [9].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [10].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [11].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [12].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [13].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [14].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$393.Y [15].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [0].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [1].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [2].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [3].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [4].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [5].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [6].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [7].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [8].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [9].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [10].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [11].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [12].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [13].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [14].
    Found tree with 1 MUXes at root $flatten\soc1.\filt.$procmux$425.Y [15].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [0].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [1].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [2].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [3].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [4].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [5].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [6].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [7].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [8].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [9].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [10].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [11].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [12].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [13].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [14].
    Found tree with 1 MUXes at root \soc1.pcm_reg_i [15].
    Found tree with 1 MUXes at root $abc$10326$new_n3482_.
    Found tree with 4 MUXes at root $abc$10326$new_n1198_.
    Found tree with 3 MUXes at root $abc$10326$new_n1192_.
    Found tree with 3 MUXes at root $abc$10326$new_n1187_.
    Found tree with 1 MUXes at root $abc$10326$new_n1184_.
    Found tree with 2 MUXes at root $abc$10326$new_n1181_.
    Found tree with 2 MUXes at root $abc$10326$new_n1177_.
    Found tree with 1 MUXes at root $abc$10326$new_n1175_.
    Found tree with 1 MUXes at root $abc$10326$new_n1174_.
    Found tree with 2 MUXes at root $abc$10326$new_n1171_.
    Found tree with 1 MUXes at root $abc$10326$new_n1169_.
    Found tree with 2 MUXes at root $abc$10326$new_n1166_.
    Found tree with 1 MUXes at root $abc$10326$new_n1164_.
    Found tree with 1 MUXes at root $abc$10326$new_n1163_.
    Found tree with 1 MUXes at root $abc$10326$new_n1156_.
    Found tree with 1 MUXes at root $abc$10326$new_n1155_.
    Found tree with 1 MUXes at root $abc$10326$new_n1154_.
    Found tree with 1 MUXes at root $abc$10326$new_n1150_.
    Found tree with 1 MUXes at root $abc$10326$new_n1149_.
    Found tree with 1 MUXes at root $abc$10326$new_n1145_.
    Found tree with 1 MUXes at root $abc$10326$new_n1144_.
    Found tree with 1 MUXes at root $abc$10326$new_n1143_.
    Found tree with 1 MUXes at root $abc$10326$new_n1134_.
    Found tree with 1 MUXes at root $abc$10326$new_n1133_.
    Found tree with 4 MUXes at root $abc$10326$new_n1125_.
    Found tree with 1 MUXes at root $abc$10326$new_n1124_.
    Found tree with 1 MUXes at root $abc$10326$new_n1123_.
    Found tree with 1 MUXes at root $abc$10326$new_n1122_.
    Found tree with 1 MUXes at root $abc$10326$new_n1120_.
    Found tree with 1 MUXes at root $abc$10326$new_n1119_.
    Found tree with 1 MUXes at root $abc$10326$new_n1117_.
    Found tree with 1 MUXes at root $abc$10326$new_n1115_.
    Found tree with 1 MUXes at root $abc$10326$new_n1114_.
    Found tree with 1 MUXes at root $abc$10326$new_n1113_.
    Found tree with 1 MUXes at root $abc$10326$new_n1111_.
    Found tree with 1 MUXes at root $abc$10326$new_n1109_.
    Found tree with 1 MUXes at root $abc$10326$new_n1108_.
    Found tree with 1 MUXes at root $abc$10326$new_n1106_.
    Found tree with 1 MUXes at root $abc$10326$new_n1104_.
    Found tree with 1 MUXes at root $abc$10326$new_n1102_.
    Found tree with 1 MUXes at root $abc$10326$new_n1101_.
    Found tree with 1 MUXes at root $abc$10326$new_n1099_.
    Found tree with 1 MUXes at root $abc$10326$new_n1097_.
    Found tree with 1 MUXes at root $abc$10326$new_n1096_.
    Found tree with 1 MUXes at root $abc$10326$new_n1094_.
    Found tree with 1 MUXes at root $abc$10326$new_n1092_.
    Found tree with 1 MUXes at root $abc$10326$new_n1090_.
    Found tree with 1 MUXes at root $abc$10326$new_n1088_.
    Found tree with 1 MUXes at root $abc$10326$new_n1086_.
    Found tree with 1 MUXes at root $abc$10326$new_n1083_.
    Found tree with 1 MUXes at root $abc$10326$new_n1081_.
    Found tree with 1 MUXes at root $abc$10326$new_n1069_.
    Finished treeification: Found 127 trees.
  Covering trees:
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$408.Y [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \wbs_ack_o: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \wbs_dat_o [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \wbs_dat_o [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \wbs_dat_o [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \wbs_dat_o [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \wbs_dat_o [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \wbs_dat_o [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \wbs_dat_o [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \wbs_dat_o [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \wbs_dat_o [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \wbs_dat_o [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$393.Y [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\soc1.\filt.$procmux$425.Y [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \soc1.pcm_reg_i [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n3482_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1198_: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1192_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1187_: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1184_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1181_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1177_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1175_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1174_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1171_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1169_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1166_: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1164_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1163_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1156_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1155_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1154_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1150_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1149_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1145_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1144_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1143_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1134_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1133_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1125_: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1124_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1123_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1122_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1120_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1119_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1117_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1115_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1114_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1113_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1111_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1109_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1108_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1106_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1104_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1102_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1101_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1099_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1097_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1096_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1094_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1092_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1090_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1088_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1086_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1083_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1081_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $abc$10326$new_n1069_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
  Added a total of 0 decoder MUXes.
<suppressed ~2412 debug messages>

23. Executing TECHMAP pass (map to technology primitives).

23.1. Executing Verilog-2005 frontend: /home/kherman/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v
Parsing Verilog input from `/home/kherman/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX4_'.
Successfully finished Verilog frontend.

23.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

24. Executing SIMPLEMAP pass (map simple cells to gate primitives).

25. Executing TECHMAP pass (map to technology primitives).

25.1. Executing Verilog-2005 frontend: /home/kherman/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v
Parsing Verilog input from `/home/kherman/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX_'.
Successfully finished Verilog frontend.

25.2. Continuing TECHMAP pass.
Using template \$_MUX_ for cells of type $_MUX_.
No more expansions possible.
<suppressed ~144 debug messages>

26. Executing SIMPLEMAP pass (map simple cells to gate primitives).

27. Executing TECHMAP pass (map to technology primitives).

27.1. Executing Verilog-2005 frontend: /home/kherman/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/kherman/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

27.2. Continuing TECHMAP pass.
Using template \$_DLATCH_N_ for cells of type $_DLATCH_N_.
No more expansions possible.
<suppressed ~57 debug messages>

28. Executing SIMPLEMAP pass (map simple cells to gate primitives).

29. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

29.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_proj_example':
  mapped 771 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

30. Printing statistics.

=== user_proj_example ===

   Number of wires:               5922
   Number of wire bits:           7461
   Number of public wires:         135
   Number of public wire bits:    1492
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6057
     $_ANDNOT_                    1238
     $_AND_                        299
     $_MUX_                       1500
     $_NAND_                       148
     $_NOR_                        135
     $_NOT_                         41
     $_ORNOT_                      173
     $_OR_                         737
     $_XNOR_                       176
     $_XOR_                        645
     sky130_fd_sc_hd__dfxtp_2      771
     sky130_fd_sc_hd__dlxtn_1       53
     sky130_fd_sc_hd__mux2_1       141

[INFO]: ABC: WireLoad : S_4

31. Executing ABC pass (technology mapping using ABC).

31.1. Extracting gate netlist of module `\user_proj_example' to `/tmp/yosys-abc-uPEim7/input.blif'..
Extracted 5092 gates and 6002 wires to a netlist network with 908 inputs and 882 outputs.

31.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-uPEim7/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-uPEim7/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-uPEim7/input.blif 
ABC: + read_lib -w /project/openlane/user_proj_example/runs/user_proj_example/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/project/openlane/user_proj_example/runs/user_proj_example/tmp/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.10 sec
ABC: Memory =    7.77 MB. Time =     0.10 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_1".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 40000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 40000 
ABC: + buffer -N 5 -S 750.0 
ABC: Node 2202 has dup fanin 801.
ABC: Node 2202 has dup fanin 2201.
ABC: Node 2202 has dup fanin 801.
ABC: Node 2202 has dup fanin 2201.
ABC: Node 2664 has dup fanin 2662.
ABC: Node 2664 has dup fanin 2663.
ABC: Node 2664 has dup fanin 2662.
ABC: Node 2664 has dup fanin 2663.
ABC: Node 2667 has dup fanin 2665.
ABC: Node 2667 has dup fanin 2666.
ABC: Node 2667 has dup fanin 2665.
ABC: Node 2667 has dup fanin 2666.
ABC: Node 2670 has dup fanin 2668.
ABC: Node 2670 has dup fanin 2669.
ABC: Node 2670 has dup fanin 2668.
ABC: Node 2670 has dup fanin 2669.
ABC: Node 2673 has dup fanin 2671.
ABC: Node 2673 has dup fanin 2672.
ABC: Node 2673 has dup fanin 2671.
ABC: Node 2673 has dup fanin 2672.
ABC: Node 2675 has dup fanin 70.
ABC: Node 2675 has dup fanin 1827.
ABC: Node 2675 has dup fanin 70.
ABC: Node 2675 has dup fanin 1827.
ABC: Node 2677 has dup fanin 2674.
ABC: Node 2677 has dup fanin 2676.
ABC: Node 2677 has dup fanin 2674.
ABC: Node 2677 has dup fanin 2676.
ABC: Node 2678 has dup fanin 1839.
ABC: Node 2678 has dup fanin 2675.
ABC: Node 2678 has dup fanin 1839.
ABC: Node 2678 has dup fanin 2675.
ABC: Node 2679 has dup fanin 72.
ABC: Node 2679 has dup fanin 1828.
ABC: Node 2679 has dup fanin 72.
ABC: Node 2679 has dup fanin 1828.
ABC: Node 2681 has dup fanin 2678.
ABC: Node 2681 has dup fanin 2680.
ABC: Node 2681 has dup fanin 2678.
ABC: Node 2681 has dup fanin 2680.
ABC: Node 2682 has dup fanin 1840.
ABC: Node 2682 has dup fanin 2679.
ABC: Node 2682 has dup fanin 1840.
ABC: Node 2682 has dup fanin 2679.
ABC: Node 2683 has dup fanin 74.
ABC: Node 2683 has dup fanin 1829.
ABC: Node 2683 has dup fanin 74.
ABC: Node 2683 has dup fanin 1829.
ABC: Node 2685 has dup fanin 2682.
ABC: Node 2685 has dup fanin 2684.
ABC: Node 2685 has dup fanin 2682.
ABC: Node 2685 has dup fanin 2684.
ABC: Node 2686 has dup fanin 1841.
ABC: Node 2686 has dup fanin 2683.
ABC: Node 2686 has dup fanin 1841.
ABC: Node 2686 has dup fanin 2683.
ABC: Node 2687 has dup fanin 76.
ABC: Node 2687 has dup fanin 1830.
ABC: Node 2687 has dup fanin 76.
ABC: Node 2687 has dup fanin 1830.
ABC: Node 2689 has dup fanin 2686.
ABC: Node 2689 has dup fanin 2688.
ABC: Node 2689 has dup fanin 2686.
ABC: Node 2689 has dup fanin 2688.
ABC: Node 2690 has dup fanin 1842.
ABC: Node 2690 has dup fanin 2687.
ABC: Node 2690 has dup fanin 1842.
ABC: Node 2690 has dup fanin 2687.
ABC: Node 2691 has dup fanin 78.
ABC: Node 2691 has dup fanin 1831.
ABC: Node 2691 has dup fanin 78.
ABC: Node 2691 has dup fanin 1831.
ABC: Node 2693 has dup fanin 1843.
ABC: Node 2693 has dup fanin 2691.
ABC: Node 2693 has dup fanin 1843.
ABC: Node 2693 has dup fanin 2691.
ABC: Node 2699 has dup fanin 2690.
ABC: Node 2699 has dup fanin 2692.
ABC: Node 2699 has dup fanin 2690.
ABC: Node 2699 has dup fanin 2692.
ABC: Node 2739 has dup fanin 2673.
ABC: Node 2739 has dup fanin 2714.
ABC: Node 2739 has dup fanin 2673.
ABC: Node 2739 has dup fanin 2714.
ABC: Node 2764 has dup fanin 1833.
ABC: Node 2764 has dup fanin 2763.
ABC: Node 2764 has dup fanin 1833.
ABC: Node 2764 has dup fanin 2763.
ABC: Node 2768 has dup fanin 2764.
ABC: Node 2768 has dup fanin 2767.
ABC: Node 2768 has dup fanin 2764.
ABC: Node 2768 has dup fanin 2767.
ABC: Node 2773 has dup fanin 2769.
ABC: Node 2773 has dup fanin 2772.
ABC: Node 2773 has dup fanin 2769.
ABC: Node 2773 has dup fanin 2772.
ABC: Node 2778 has dup fanin 2774.
ABC: Node 2778 has dup fanin 2777.
ABC: Node 2778 has dup fanin 2774.
ABC: Node 2778 has dup fanin 2777.
ABC: Node 3370 has dup fanin 567.
ABC: Node 3370 has dup fanin 3369.
ABC: Node 3370 has dup fanin 567.
ABC: Node 3370 has dup fanin 3369.
ABC: Node 3640 has dup fanin 3636.
ABC: Node 3640 has dup fanin 3639.
ABC: Node 3640 has dup fanin 3636.
ABC: Node 3640 has dup fanin 3639.
ABC: Node 3650 has dup fanin 3646.
ABC: Node 3650 has dup fanin 3649.
ABC: Node 3650 has dup fanin 3646.
ABC: Node 3650 has dup fanin 3649.
ABC: Node 3652 has dup fanin 3650.
ABC: Node 3652 has dup fanin 3651.
ABC: Node 3652 has dup fanin 3650.
ABC: Node 3652 has dup fanin 3651.
ABC: Node 3653 has dup fanin 3645.
ABC: Node 3653 has dup fanin 3652.
ABC: Node 3653 has dup fanin 3645.
ABC: Node 3653 has dup fanin 3652.
ABC: Node 3659 has dup fanin 3642.
ABC: Node 3659 has dup fanin 3644.
ABC: Node 3659 has dup fanin 3642.
ABC: Node 3659 has dup fanin 3644.
ABC: Node 3668 has dup fanin 3656.
ABC: Node 3668 has dup fanin 3667.
ABC: Node 3668 has dup fanin 3656.
ABC: Node 3668 has dup fanin 3667.
ABC: Node 3678 has dup fanin 3674.
ABC: Node 3678 has dup fanin 3677.
ABC: Node 3678 has dup fanin 3674.
ABC: Node 3678 has dup fanin 3677.
ABC: Node 3679 has dup fanin 3673.
ABC: Node 3679 has dup fanin 3678.
ABC: Node 3679 has dup fanin 3673.
ABC: Node 3679 has dup fanin 3678.
ABC: Node 3684 has dup fanin 3680.
ABC: Node 3684 has dup fanin 3683.
ABC: Node 3684 has dup fanin 3680.
ABC: Node 3684 has dup fanin 3683.
ABC: Node 3691 has dup fanin 3687.
ABC: Node 3691 has dup fanin 3690.
ABC: Node 3691 has dup fanin 3687.
ABC: Node 3691 has dup fanin 3690.
ABC: Node 3692 has dup fanin 3686.
ABC: Node 3692 has dup fanin 3691.
ABC: Node 3692 has dup fanin 3686.
ABC: Node 3692 has dup fanin 3691.
ABC: Node 3697 has dup fanin 3693.
ABC: Node 3697 has dup fanin 3696.
ABC: Node 3697 has dup fanin 3693.
ABC: Node 3697 has dup fanin 3696.
ABC: Node 3698 has dup fanin 3692.
ABC: Node 3698 has dup fanin 3697.
ABC: Node 3698 has dup fanin 3692.
ABC: Node 3698 has dup fanin 3697.
ABC: Node 3699 has dup fanin 3665.
ABC: Node 3699 has dup fanin 3698.
ABC: Node 3699 has dup fanin 3665.
ABC: Node 3699 has dup fanin 3698.
ABC: Node 3700 has dup fanin 3685.
ABC: Node 3700 has dup fanin 3699.
ABC: Node 3700 has dup fanin 3685.
ABC: Node 3700 has dup fanin 3699.
ABC: Node 3706 has dup fanin 3702.
ABC: Node 3706 has dup fanin 3705.
ABC: Node 3706 has dup fanin 3702.
ABC: Node 3706 has dup fanin 3705.
ABC: Node 3716 has dup fanin 3712.
ABC: Node 3716 has dup fanin 3715.
ABC: Node 3716 has dup fanin 3712.
ABC: Node 3716 has dup fanin 3715.
ABC: Node 3717 has dup fanin 3711.
ABC: Node 3717 has dup fanin 3716.
ABC: Node 3717 has dup fanin 3711.
ABC: Node 3717 has dup fanin 3716.
ABC: Node 3718 has dup fanin 3710.
ABC: Node 3718 has dup fanin 3717.
ABC: Node 3718 has dup fanin 3710.
ABC: Node 3718 has dup fanin 3717.
ABC: Node 3731 has dup fanin 3727.
ABC: Node 3731 has dup fanin 3730.
ABC: Node 3731 has dup fanin 3727.
ABC: Node 3731 has dup fanin 3730.
ABC: Node 3732 has dup fanin 3726.
ABC: Node 3732 has dup fanin 3731.
ABC: Node 3732 has dup fanin 3726.
ABC: Node 3732 has dup fanin 3731.
ABC: Node 3737 has dup fanin 3733.
ABC: Node 3737 has dup fanin 3736.
ABC: Node 3737 has dup fanin 3733.
ABC: Node 3737 has dup fanin 3736.
ABC: Node 3738 has dup fanin 3732.
ABC: Node 3738 has dup fanin 3737.
ABC: Node 3738 has dup fanin 3732.
ABC: Node 3738 has dup fanin 3737.
ABC: Node 3739 has dup fanin 3725.
ABC: Node 3739 has dup fanin 3738.
ABC: Node 3739 has dup fanin 3725.
ABC: Node 3739 has dup fanin 3738.
ABC: Node 3740 has dup fanin 3724.
ABC: Node 3740 has dup fanin 3739.
ABC: Node 3740 has dup fanin 3724.
ABC: Node 3740 has dup fanin 3739.
ABC: Node 3741 has dup fanin 3723.
ABC: Node 3741 has dup fanin 3740.
ABC: Node 3741 has dup fanin 3723.
ABC: Node 3741 has dup fanin 3740.
ABC: Node 3742 has dup fanin 3701.
ABC: Node 3742 has dup fanin 3741.
ABC: Node 3742 has dup fanin 3701.
ABC: Node 3742 has dup fanin 3741.
ABC: Node 3751 has dup fanin 3746.
ABC: Node 3751 has dup fanin 3750.
ABC: Node 3751 has dup fanin 3746.
ABC: Node 3751 has dup fanin 3750.
ABC: Node 3752 has dup fanin 3745.
ABC: Node 3752 has dup fanin 3751.
ABC: Node 3752 has dup fanin 3745.
ABC: Node 3752 has dup fanin 3751.
ABC: Node 3762 has dup fanin 3758.
ABC: Node 3762 has dup fanin 3761.
ABC: Node 3762 has dup fanin 3758.
ABC: Node 3762 has dup fanin 3761.
ABC: Node 3765 has dup fanin 3708.
ABC: Node 3765 has dup fanin 3764.
ABC: Node 3765 has dup fanin 3708.
ABC: Node 3765 has dup fanin 3764.
ABC: Node 3772 has dup fanin 3768.
ABC: Node 3772 has dup fanin 3771.
ABC: Node 3772 has dup fanin 3768.
ABC: Node 3772 has dup fanin 3771.
ABC: Node 3773 has dup fanin 3767.
ABC: Node 3773 has dup fanin 3772.
ABC: Node 3773 has dup fanin 3767.
ABC: Node 3773 has dup fanin 3772.
ABC: Node 3774 has dup fanin 3766.
ABC: Node 3774 has dup fanin 3773.
ABC: Node 3774 has dup fanin 3766.
ABC: Node 3774 has dup fanin 3773.
ABC: Node 3775 has dup fanin 3765.
ABC: Node 3775 has dup fanin 3774.
ABC: Node 3775 has dup fanin 3765.
ABC: Node 3775 has dup fanin 3774.
ABC: Node 3785 has dup fanin 3781.
ABC: Node 3785 has dup fanin 3784.
ABC: Node 3785 has dup fanin 3781.
ABC: Node 3785 has dup fanin 3784.
ABC: Node 3786 has dup fanin 3780.
ABC: Node 3786 has dup fanin 3785.
ABC: Node 3786 has dup fanin 3780.
ABC: Node 3786 has dup fanin 3785.
ABC: Node 3793 has dup fanin 3786.
ABC: Node 3793 has dup fanin 3792.
ABC: Node 3793 has dup fanin 3786.
ABC: Node 3793 has dup fanin 3792.
ABC: Node 3794 has dup fanin 3779.
ABC: Node 3794 has dup fanin 3793.
ABC: Node 3794 has dup fanin 3779.
ABC: Node 3794 has dup fanin 3793.
ABC: Node 3795 has dup fanin 3778.
ABC: Node 3795 has dup fanin 3794.
ABC: Node 3795 has dup fanin 3778.
ABC: Node 3795 has dup fanin 3794.
ABC: Node 3796 has dup fanin 3777.
ABC: Node 3796 has dup fanin 3795.
ABC: Node 3796 has dup fanin 3777.
ABC: Node 3796 has dup fanin 3795.
ABC: Node 3797 has dup fanin 3754.
ABC: Node 3797 has dup fanin 3796.
ABC: Node 3797 has dup fanin 3754.
ABC: Node 3797 has dup fanin 3796.
ABC: Node 3803 has dup fanin 3798.
ABC: Node 3803 has dup fanin 3802.
ABC: Node 3803 has dup fanin 3798.
ABC: Node 3803 has dup fanin 3802.
ABC: Node 3804 has dup fanin 3749.
ABC: Node 3804 has dup fanin 3803.
ABC: Node 3804 has dup fanin 3749.
ABC: Node 3804 has dup fanin 3803.
ABC: Node 3805 has dup fanin 3797.
ABC: Node 3805 has dup fanin 3804.
ABC: Node 3805 has dup fanin 3797.
ABC: Node 3805 has dup fanin 3804.
ABC: Node 3807 has dup fanin 3753.
ABC: Node 3807 has dup fanin 3805.
ABC: Node 3807 has dup fanin 3753.
ABC: Node 3807 has dup fanin 3805.
ABC: Node 3816 has dup fanin 2105.
ABC: Node 3816 has dup fanin 3815.
ABC: Node 3816 has dup fanin 2105.
ABC: Node 3816 has dup fanin 3815.
ABC: Node 3817 has dup fanin 3810.
ABC: Node 3817 has dup fanin 3816.
ABC: Node 3817 has dup fanin 3810.
ABC: Node 3817 has dup fanin 3816.
ABC: Node 3818 has dup fanin 3801.
ABC: Node 3818 has dup fanin 3817.
ABC: Node 3818 has dup fanin 3801.
ABC: Node 3818 has dup fanin 3817.
ABC: Node 3825 has dup fanin 3823.
ABC: Node 3825 has dup fanin 3824.
ABC: Node 3825 has dup fanin 3823.
ABC: Node 3825 has dup fanin 3824.
ABC: Node 3830 has dup fanin 3826.
ABC: Node 3830 has dup fanin 3829.
ABC: Node 3830 has dup fanin 3826.
ABC: Node 3830 has dup fanin 3829.
ABC: Node 3832 has dup fanin 3830.
ABC: Node 3832 has dup fanin 3831.
ABC: Node 3832 has dup fanin 3830.
ABC: Node 3832 has dup fanin 3831.
ABC: Node 3833 has dup fanin 3825.
ABC: Node 3833 has dup fanin 3832.
ABC: Node 3833 has dup fanin 3825.
ABC: Node 3833 has dup fanin 3832.
ABC: Node 3834 has dup fanin 3820.
ABC: Node 3834 has dup fanin 3833.
ABC: Node 3834 has dup fanin 3820.
ABC: Node 3834 has dup fanin 3833.
ABC: Node 3835 has dup fanin 3819.
ABC: Node 3835 has dup fanin 3834.
ABC: Node 3835 has dup fanin 3819.
ABC: Node 3835 has dup fanin 3834.
ABC: Node 3842 has dup fanin 3838.
ABC: Node 3842 has dup fanin 3841.
ABC: Node 3842 has dup fanin 3838.
ABC: Node 3842 has dup fanin 3841.
ABC: Node 3843 has dup fanin 3837.
ABC: Node 3843 has dup fanin 3842.
ABC: Node 3843 has dup fanin 3837.
ABC: Node 3843 has dup fanin 3842.
ABC: Node 3844 has dup fanin 3836.
ABC: Node 3844 has dup fanin 3843.
ABC: Node 3844 has dup fanin 3836.
ABC: Node 3844 has dup fanin 3843.
ABC: Node 3849 has dup fanin 3845.
ABC: Node 3849 has dup fanin 3848.
ABC: Node 3849 has dup fanin 3845.
ABC: Node 3849 has dup fanin 3848.
ABC: Node 3854 has dup fanin 3850.
ABC: Node 3854 has dup fanin 3853.
ABC: Node 3854 has dup fanin 3850.
ABC: Node 3854 has dup fanin 3853.
ABC: Node 3855 has dup fanin 3756.
ABC: Node 3855 has dup fanin 3854.
ABC: Node 3855 has dup fanin 3756.
ABC: Node 3855 has dup fanin 3854.
ABC: Node 3856 has dup fanin 3849.
ABC: Node 3856 has dup fanin 3855.
ABC: Node 3856 has dup fanin 3849.
ABC: Node 3856 has dup fanin 3855.
ABC: Node 3857 has dup fanin 3763.
ABC: Node 3857 has dup fanin 3856.
ABC: Node 3857 has dup fanin 3763.
ABC: Node 3857 has dup fanin 3856.
ABC: Node 3858 has dup fanin 3844.
ABC: Node 3858 has dup fanin 3857.
ABC: Node 3858 has dup fanin 3844.
ABC: Node 3858 has dup fanin 3857.
ABC: Node 3860 has dup fanin 3858.
ABC: Node 3860 has dup fanin 3859.
ABC: Node 3860 has dup fanin 3858.
ABC: Node 3860 has dup fanin 3859.
ABC: Node 3861 has dup fanin 3835.
ABC: Node 3861 has dup fanin 3860.
ABC: Node 3861 has dup fanin 3835.
ABC: Node 3861 has dup fanin 3860.
ABC: Node 3863 has dup fanin 3861.
ABC: Node 3863 has dup fanin 3862.
ABC: Node 3863 has dup fanin 3861.
ABC: Node 3863 has dup fanin 3862.
ABC: Node 3864 has dup fanin 3818.
ABC: Node 3864 has dup fanin 3863.
ABC: Node 3864 has dup fanin 3818.
ABC: Node 3864 has dup fanin 3863.
ABC: Node 3866 has dup fanin 3864.
ABC: Node 3866 has dup fanin 3865.
ABC: Node 3866 has dup fanin 3864.
ABC: Node 3866 has dup fanin 3865.
ABC: Node 3867 has dup fanin 3809.
ABC: Node 3867 has dup fanin 3866.
ABC: Node 3867 has dup fanin 3809.
ABC: Node 3867 has dup fanin 3866.
ABC: Node 3871 has dup fanin 3806.
ABC: Node 3871 has dup fanin 3807.
ABC: Node 3871 has dup fanin 3806.
ABC: Node 3871 has dup fanin 3807.
ABC: Node 3878 has dup fanin 3661.
ABC: Node 3878 has dup fanin 3663.
ABC: Node 3878 has dup fanin 3661.
ABC: Node 3878 has dup fanin 3663.
ABC: Node 3883 has dup fanin 3881.
ABC: Node 3883 has dup fanin 3882.
ABC: Node 3883 has dup fanin 3881.
ABC: Node 3883 has dup fanin 3882.
ABC: Node 3889 has dup fanin 3670.
ABC: Node 3889 has dup fanin 3672.
ABC: Node 3889 has dup fanin 3670.
ABC: Node 3889 has dup fanin 3672.
ABC: Node 3890 has dup fanin 3888.
ABC: Node 3890 has dup fanin 3889.
ABC: Node 3890 has dup fanin 3888.
ABC: Node 3890 has dup fanin 3889.
ABC: Node 3895 has dup fanin 3891.
ABC: Node 3895 has dup fanin 3894.
ABC: Node 3895 has dup fanin 3891.
ABC: Node 3895 has dup fanin 3894.
ABC: Node 3897 has dup fanin 3679.
ABC: Node 3897 has dup fanin 3684.
ABC: Node 3897 has dup fanin 3679.
ABC: Node 3897 has dup fanin 3684.
ABC: Node 3898 has dup fanin 3879.
ABC: Node 3898 has dup fanin 3897.
ABC: Node 3898 has dup fanin 3879.
ABC: Node 3898 has dup fanin 3897.
ABC: Node 3899 has dup fanin 3896.
ABC: Node 3899 has dup fanin 3898.
ABC: Node 3899 has dup fanin 3896.
ABC: Node 3899 has dup fanin 3898.
ABC: Node 3901 has dup fanin 3668.
ABC: Node 3901 has dup fanin 3700.
ABC: Node 3901 has dup fanin 3668.
ABC: Node 3901 has dup fanin 3700.
ABC: Node 3902 has dup fanin 3900.
ABC: Node 3902 has dup fanin 3901.
ABC: Node 3902 has dup fanin 3900.
ABC: Node 3902 has dup fanin 3901.
ABC: Node 3908 has dup fanin 3906.
ABC: Node 3908 has dup fanin 3907.
ABC: Node 3908 has dup fanin 3906.
ABC: Node 3908 has dup fanin 3907.
ABC: Node 3909 has dup fanin 3905.
ABC: Node 3909 has dup fanin 3908.
ABC: Node 3909 has dup fanin 3905.
ABC: Node 3909 has dup fanin 3908.
ABC: Node 3911 has dup fanin 3742.
ABC: Node 3911 has dup fanin 3752.
ABC: Node 3911 has dup fanin 3742.
ABC: Node 3911 has dup fanin 3752.
ABC: Node 3913 has dup fanin 3910.
ABC: Node 3913 has dup fanin 3911.
ABC: Node 3913 has dup fanin 3910.
ABC: Node 3913 has dup fanin 3911.
ABC: Node 3915 has dup fanin 3912.
ABC: Node 3915 has dup fanin 3913.
ABC: Node 3915 has dup fanin 3912.
ABC: Node 3915 has dup fanin 3913.
ABC: Node 3922 has dup fanin 3885.
ABC: Node 3922 has dup fanin 3887.
ABC: Node 3922 has dup fanin 3885.
ABC: Node 3922 has dup fanin 3887.
ABC: Node 3923 has dup fanin 3921.
ABC: Node 3923 has dup fanin 3922.
ABC: Node 3923 has dup fanin 3921.
ABC: Node 3923 has dup fanin 3922.
ABC: Node 3928 has dup fanin 3924.
ABC: Node 3928 has dup fanin 3927.
ABC: Node 3928 has dup fanin 3924.
ABC: Node 3928 has dup fanin 3927.
ABC: Node 3930 has dup fanin 3874.
ABC: Node 3930 has dup fanin 3876.
ABC: Node 3930 has dup fanin 3874.
ABC: Node 3930 has dup fanin 3876.
ABC: Node 3933 has dup fanin 3890.
ABC: Node 3933 has dup fanin 3895.
ABC: Node 3933 has dup fanin 3890.
ABC: Node 3933 has dup fanin 3895.
ABC: Node 3934 has dup fanin 3932.
ABC: Node 3934 has dup fanin 3933.
ABC: Node 3934 has dup fanin 3932.
ABC: Node 3934 has dup fanin 3933.
ABC: Node 3935 has dup fanin 3929.
ABC: Node 3935 has dup fanin 3934.
ABC: Node 3935 has dup fanin 3929.
ABC: Node 3935 has dup fanin 3934.
ABC: Node 3937 has dup fanin 3883.
ABC: Node 3937 has dup fanin 3899.
ABC: Node 3937 has dup fanin 3883.
ABC: Node 3937 has dup fanin 3899.
ABC: Node 3938 has dup fanin 3936.
ABC: Node 3938 has dup fanin 3937.
ABC: Node 3938 has dup fanin 3936.
ABC: Node 3938 has dup fanin 3937.
ABC: Node 3944 has dup fanin 3942.
ABC: Node 3944 has dup fanin 3943.
ABC: Node 3944 has dup fanin 3942.
ABC: Node 3944 has dup fanin 3943.
ABC: Node 3945 has dup fanin 3941.
ABC: Node 3945 has dup fanin 3944.
ABC: Node 3945 has dup fanin 3941.
ABC: Node 3945 has dup fanin 3944.
ABC: Node 3947 has dup fanin 3902.
ABC: Node 3947 has dup fanin 3909.
ABC: Node 3947 has dup fanin 3902.
ABC: Node 3947 has dup fanin 3909.
ABC: Node 3949 has dup fanin 3946.
ABC: Node 3949 has dup fanin 3947.
ABC: Node 3949 has dup fanin 3946.
ABC: Node 3949 has dup fanin 3947.
ABC: Node 3952 has dup fanin 3923.
ABC: Node 3952 has dup fanin 3928.
ABC: Node 3952 has dup fanin 3923.
ABC: Node 3952 has dup fanin 3928.
ABC: Node 3958 has dup fanin 3918.
ABC: Node 3958 has dup fanin 3920.
ABC: Node 3958 has dup fanin 3918.
ABC: Node 3958 has dup fanin 3920.
ABC: Node 3959 has dup fanin 3957.
ABC: Node 3959 has dup fanin 3958.
ABC: Node 3959 has dup fanin 3957.
ABC: Node 3959 has dup fanin 3958.
ABC: Node 3964 has dup fanin 3960.
ABC: Node 3964 has dup fanin 3963.
ABC: Node 3964 has dup fanin 3960.
ABC: Node 3964 has dup fanin 3963.
ABC: Node 3970 has dup fanin 3968.
ABC: Node 3970 has dup fanin 3969.
ABC: Node 3970 has dup fanin 3968.
ABC: Node 3970 has dup fanin 3969.
ABC: Node 3975 has dup fanin 3966.
ABC: Node 3975 has dup fanin 3974.
ABC: Node 3975 has dup fanin 3966.
ABC: Node 3975 has dup fanin 3974.
ABC: Node 3976 has dup fanin 3973.
ABC: Node 3976 has dup fanin 3975.
ABC: Node 3976 has dup fanin 3973.
ABC: Node 3976 has dup fanin 3975.
ABC: Node 3978 has dup fanin 3938.
ABC: Node 3978 has dup fanin 3945.
ABC: Node 3978 has dup fanin 3938.
ABC: Node 3978 has dup fanin 3945.
ABC: Node 3980 has dup fanin 3977.
ABC: Node 3980 has dup fanin 3978.
ABC: Node 3980 has dup fanin 3977.
ABC: Node 3980 has dup fanin 3978.
ABC: Node 3982 has dup fanin 3948.
ABC: Node 3982 has dup fanin 3949.
ABC: Node 3982 has dup fanin 3948.
ABC: Node 3982 has dup fanin 3949.
ABC: Node 3988 has dup fanin 3984.
ABC: Node 3988 has dup fanin 3987.
ABC: Node 3988 has dup fanin 3984.
ABC: Node 3988 has dup fanin 3987.
ABC: Node 3990 has dup fanin 3988.
ABC: Node 3990 has dup fanin 3989.
ABC: Node 3990 has dup fanin 3988.
ABC: Node 3990 has dup fanin 3989.
ABC: Node 3995 has dup fanin 3991.
ABC: Node 3995 has dup fanin 3994.
ABC: Node 3995 has dup fanin 3991.
ABC: Node 3995 has dup fanin 3994.
ABC: Node 3998 has dup fanin 3954.
ABC: Node 3998 has dup fanin 3956.
ABC: Node 3998 has dup fanin 3954.
ABC: Node 3998 has dup fanin 3956.
ABC: Node 3999 has dup fanin 3997.
ABC: Node 3999 has dup fanin 3998.
ABC: Node 3999 has dup fanin 3997.
ABC: Node 3999 has dup fanin 3998.
ABC: Node 4004 has dup fanin 4000.
ABC: Node 4004 has dup fanin 4003.
ABC: Node 4004 has dup fanin 4000.
ABC: Node 4004 has dup fanin 4003.
ABC: Node 4005 has dup fanin 3999.
ABC: Node 4005 has dup fanin 4004.
ABC: Node 4005 has dup fanin 3999.
ABC: Node 4005 has dup fanin 4004.
ABC: Node 4014 has dup fanin 4006.
ABC: Node 4014 has dup fanin 4010.
ABC: Node 4014 has dup fanin 4006.
ABC: Node 4014 has dup fanin 4010.
ABC: Node 4021 has dup fanin 3959.
ABC: Node 4021 has dup fanin 3964.
ABC: Node 4021 has dup fanin 3959.
ABC: Node 4021 has dup fanin 3964.
ABC: Node 4027 has dup fanin 4018.
ABC: Node 4027 has dup fanin 4026.
ABC: Node 4027 has dup fanin 4018.
ABC: Node 4027 has dup fanin 4026.
ABC: Node 4028 has dup fanin 4013.
ABC: Node 4028 has dup fanin 4014.
ABC: Node 4028 has dup fanin 4013.
ABC: Node 4028 has dup fanin 4014.
ABC: Node 4031 has dup fanin 4025.
ABC: Node 4031 has dup fanin 4030.
ABC: Node 4031 has dup fanin 4025.
ABC: Node 4031 has dup fanin 4030.
ABC: Node 4033 has dup fanin 4023.
ABC: Node 4033 has dup fanin 4032.
ABC: Node 4033 has dup fanin 4023.
ABC: Node 4033 has dup fanin 4032.
ABC: Node 4034 has dup fanin 4009.
ABC: Node 4034 has dup fanin 4033.
ABC: Node 4034 has dup fanin 4009.
ABC: Node 4034 has dup fanin 4033.
ABC: Node 4035 has dup fanin 4031.
ABC: Node 4035 has dup fanin 4034.
ABC: Node 4035 has dup fanin 4031.
ABC: Node 4035 has dup fanin 4034.
ABC: Node 4036 has dup fanin 4029.
ABC: Node 4036 has dup fanin 4035.
ABC: Node 4036 has dup fanin 4029.
ABC: Node 4036 has dup fanin 4035.
ABC: Node 4037 has dup fanin 4015.
ABC: Node 4037 has dup fanin 4036.
ABC: Node 4037 has dup fanin 4015.
ABC: Node 4037 has dup fanin 4036.
ABC: Node 4046 has dup fanin 4041.
ABC: Node 4046 has dup fanin 4042.
ABC: Node 4046 has dup fanin 4041.
ABC: Node 4046 has dup fanin 4042.
ABC: Node 4050 has dup fanin 3990.
ABC: Node 4050 has dup fanin 3995.
ABC: Node 4050 has dup fanin 3990.
ABC: Node 4050 has dup fanin 3995.
ABC: Node 4053 has dup fanin 4051.
ABC: Node 4053 has dup fanin 4052.
ABC: Node 4053 has dup fanin 4051.
ABC: Node 4053 has dup fanin 4052.
ABC: Node 4054 has dup fanin 4045.
ABC: Node 4054 has dup fanin 4053.
ABC: Node 4054 has dup fanin 4045.
ABC: Node 4054 has dup fanin 4053.
ABC: Node 4056 has dup fanin 4027.
ABC: Node 4056 has dup fanin 4028.
ABC: Node 4056 has dup fanin 4027.
ABC: Node 4056 has dup fanin 4028.
ABC: Node 4058 has dup fanin 4055.
ABC: Node 4058 has dup fanin 4056.
ABC: Node 4058 has dup fanin 4055.
ABC: Node 4058 has dup fanin 4056.
ABC: Node 4061 has dup fanin 4057.
ABC: Node 4061 has dup fanin 4058.
ABC: Node 4061 has dup fanin 4057.
ABC: Node 4061 has dup fanin 4058.
ABC: Node 4068 has dup fanin 4066.
ABC: Node 4068 has dup fanin 4067.
ABC: Node 4068 has dup fanin 4066.
ABC: Node 4068 has dup fanin 4067.
ABC: Node 4074 has dup fanin 4072.
ABC: Node 4074 has dup fanin 4073.
ABC: Node 4074 has dup fanin 4072.
ABC: Node 4074 has dup fanin 4073.
ABC: Node 4078 has dup fanin 4074.
ABC: Node 4078 has dup fanin 4077.
ABC: Node 4078 has dup fanin 4074.
ABC: Node 4078 has dup fanin 4077.
ABC: Node 4087 has dup fanin 3979.
ABC: Node 4087 has dup fanin 3980.
ABC: Node 4087 has dup fanin 3979.
ABC: Node 4087 has dup fanin 3980.
ABC: Node 4089 has dup fanin 3970.
ABC: Node 4089 has dup fanin 3976.
ABC: Node 4089 has dup fanin 3970.
ABC: Node 4089 has dup fanin 3976.
ABC: Node 4091 has dup fanin 4088.
ABC: Node 4091 has dup fanin 4089.
ABC: Node 4091 has dup fanin 4088.
ABC: Node 4091 has dup fanin 4089.
ABC: Node 4095 has dup fanin 4090.
ABC: Node 4095 has dup fanin 4091.
ABC: Node 4095 has dup fanin 4090.
ABC: Node 4095 has dup fanin 4091.
ABC: Node 4118 has dup fanin 4115.
ABC: Node 4118 has dup fanin 4117.
ABC: Node 4118 has dup fanin 4115.
ABC: Node 4118 has dup fanin 4117.
ABC: Node 4121 has dup fanin 4118.
ABC: Node 4121 has dup fanin 4119.
ABC: Node 4121 has dup fanin 4118.
ABC: Node 4121 has dup fanin 4119.
ABC: Node 4125 has dup fanin 4104.
ABC: Node 4125 has dup fanin 4106.
ABC: Node 4125 has dup fanin 4104.
ABC: Node 4125 has dup fanin 4106.
ABC: Node 4132 has dup fanin 4112.
ABC: Node 4132 has dup fanin 4113.
ABC: Node 4132 has dup fanin 4112.
ABC: Node 4132 has dup fanin 4113.
ABC: Node 4148 has dup fanin 3870.
ABC: Node 4148 has dup fanin 4147.
ABC: Node 4148 has dup fanin 3870.
ABC: Node 4148 has dup fanin 4147.
ABC: Node 4166 has dup fanin 4162.
ABC: Node 4166 has dup fanin 4165.
ABC: Node 4166 has dup fanin 4162.
ABC: Node 4166 has dup fanin 4165.
ABC: Node 4167 has dup fanin 4161.
ABC: Node 4167 has dup fanin 4166.
ABC: Node 4167 has dup fanin 4161.
ABC: Node 4167 has dup fanin 4166.
ABC: Node 4180 has dup fanin 4176.
ABC: Node 4180 has dup fanin 4179.
ABC: Node 4180 has dup fanin 4176.
ABC: Node 4180 has dup fanin 4179.
ABC: Node 4182 has dup fanin 4180.
ABC: Node 4182 has dup fanin 4181.
ABC: Node 4182 has dup fanin 4180.
ABC: Node 4182 has dup fanin 4181.
ABC: Node 4183 has dup fanin 4175.
ABC: Node 4183 has dup fanin 4182.
ABC: Node 4183 has dup fanin 4175.
ABC: Node 4183 has dup fanin 4182.
ABC: Node 4184 has dup fanin 4169.
ABC: Node 4184 has dup fanin 4183.
ABC: Node 4184 has dup fanin 4169.
ABC: Node 4184 has dup fanin 4183.
ABC: Node 4185 has dup fanin 4168.
ABC: Node 4185 has dup fanin 4184.
ABC: Node 4185 has dup fanin 4168.
ABC: Node 4185 has dup fanin 4184.
ABC: Node 4192 has dup fanin 4188.
ABC: Node 4192 has dup fanin 4191.
ABC: Node 4192 has dup fanin 4188.
ABC: Node 4192 has dup fanin 4191.
ABC: Node 4193 has dup fanin 4187.
ABC: Node 4193 has dup fanin 4192.
ABC: Node 4193 has dup fanin 4187.
ABC: Node 4193 has dup fanin 4192.
ABC: Node 4194 has dup fanin 4186.
ABC: Node 4194 has dup fanin 4193.
ABC: Node 4194 has dup fanin 4186.
ABC: Node 4194 has dup fanin 4193.
ABC: Node 4199 has dup fanin 4195.
ABC: Node 4199 has dup fanin 4198.
ABC: Node 4199 has dup fanin 4195.
ABC: Node 4199 has dup fanin 4198.
ABC: Node 4204 has dup fanin 4200.
ABC: Node 4204 has dup fanin 4203.
ABC: Node 4204 has dup fanin 4200.
ABC: Node 4204 has dup fanin 4203.
ABC: Node 4206 has dup fanin 4204.
ABC: Node 4206 has dup fanin 4205.
ABC: Node 4206 has dup fanin 4204.
ABC: Node 4206 has dup fanin 4205.
ABC: Node 4207 has dup fanin 4199.
ABC: Node 4207 has dup fanin 4206.
ABC: Node 4207 has dup fanin 4199.
ABC: Node 4207 has dup fanin 4206.
ABC: Node 4209 has dup fanin 4207.
ABC: Node 4209 has dup fanin 4208.
ABC: Node 4209 has dup fanin 4207.
ABC: Node 4209 has dup fanin 4208.
ABC: Node 4210 has dup fanin 4194.
ABC: Node 4210 has dup fanin 4209.
ABC: Node 4210 has dup fanin 4194.
ABC: Node 4210 has dup fanin 4209.
ABC: Node 4212 has dup fanin 4210.
ABC: Node 4212 has dup fanin 4211.
ABC: Node 4212 has dup fanin 4210.
ABC: Node 4212 has dup fanin 4211.
ABC: Node 4213 has dup fanin 4185.
ABC: Node 4213 has dup fanin 4212.
ABC: Node 4213 has dup fanin 4185.
ABC: Node 4213 has dup fanin 4212.
ABC: Node 4215 has dup fanin 4213.
ABC: Node 4215 has dup fanin 4214.
ABC: Node 4215 has dup fanin 4213.
ABC: Node 4215 has dup fanin 4214.
ABC: Node 4216 has dup fanin 4167.
ABC: Node 4216 has dup fanin 4215.
ABC: Node 4216 has dup fanin 4167.
ABC: Node 4216 has dup fanin 4215.
ABC: Node 4218 has dup fanin 4216.
ABC: Node 4218 has dup fanin 4217.
ABC: Node 4218 has dup fanin 4216.
ABC: Node 4218 has dup fanin 4217.
ABC: Node 4219 has dup fanin 4160.
ABC: Node 4219 has dup fanin 4218.
ABC: Node 4219 has dup fanin 4160.
ABC: Node 4219 has dup fanin 4218.
ABC: Node 4223 has dup fanin 4159.
ABC: Node 4223 has dup fanin 4222.
ABC: Node 4223 has dup fanin 4159.
ABC: Node 4223 has dup fanin 4222.
ABC: Node 4232 has dup fanin 4228.
ABC: Node 4232 has dup fanin 4231.
ABC: Node 4232 has dup fanin 4228.
ABC: Node 4232 has dup fanin 4231.
ABC: Node 4233 has dup fanin 4164.
ABC: Node 4233 has dup fanin 4232.
ABC: Node 4233 has dup fanin 4164.
ABC: Node 4233 has dup fanin 4232.
ABC: Node 4239 has dup fanin 4236.
ABC: Node 4239 has dup fanin 4238.
ABC: Node 4239 has dup fanin 4236.
ABC: Node 4239 has dup fanin 4238.
ABC: Node 4240 has dup fanin 4174.
ABC: Node 4240 has dup fanin 4239.
ABC: Node 4240 has dup fanin 4174.
ABC: Node 4240 has dup fanin 4239.
ABC: Node 4245 has dup fanin 4241.
ABC: Node 4245 has dup fanin 4244.
ABC: Node 4245 has dup fanin 4241.
ABC: Node 4245 has dup fanin 4244.
ABC: Node 4247 has dup fanin 4245.
ABC: Node 4247 has dup fanin 4246.
ABC: Node 4247 has dup fanin 4245.
ABC: Node 4247 has dup fanin 4246.
ABC: Node 4248 has dup fanin 4240.
ABC: Node 4248 has dup fanin 4247.
ABC: Node 4248 has dup fanin 4240.
ABC: Node 4248 has dup fanin 4247.
ABC: Node 4249 has dup fanin 4235.
ABC: Node 4249 has dup fanin 4248.
ABC: Node 4249 has dup fanin 4235.
ABC: Node 4249 has dup fanin 4248.
ABC: Node 4250 has dup fanin 4234.
ABC: Node 4250 has dup fanin 4249.
ABC: Node 4250 has dup fanin 4234.
ABC: Node 4250 has dup fanin 4249.
ABC: Node 4257 has dup fanin 4253.
ABC: Node 4257 has dup fanin 4256.
ABC: Node 4257 has dup fanin 4253.
ABC: Node 4257 has dup fanin 4256.
ABC: Node 4258 has dup fanin 4252.
ABC: Node 4258 has dup fanin 4257.
ABC: Node 4258 has dup fanin 4252.
ABC: Node 4258 has dup fanin 4257.
ABC: Node 4259 has dup fanin 4251.
ABC: Node 4259 has dup fanin 4258.
ABC: Node 4259 has dup fanin 4251.
ABC: Node 4259 has dup fanin 4258.
ABC: Node 4264 has dup fanin 4260.
ABC: Node 4264 has dup fanin 4263.
ABC: Node 4264 has dup fanin 4260.
ABC: Node 4264 has dup fanin 4263.
ABC: Node 4269 has dup fanin 4265.
ABC: Node 4269 has dup fanin 4268.
ABC: Node 4269 has dup fanin 4265.
ABC: Node 4269 has dup fanin 4268.
ABC: Node 4271 has dup fanin 4269.
ABC: Node 4271 has dup fanin 4270.
ABC: Node 4271 has dup fanin 4269.
ABC: Node 4271 has dup fanin 4270.
ABC: Node 4272 has dup fanin 4264.
ABC: Node 4272 has dup fanin 4271.
ABC: Node 4272 has dup fanin 4264.
ABC: Node 4272 has dup fanin 4271.
ABC: Node 4274 has dup fanin 4272.
ABC: Node 4274 has dup fanin 4273.
ABC: Node 4274 has dup fanin 4272.
ABC: Node 4274 has dup fanin 4273.
ABC: Node 4275 has dup fanin 4259.
ABC: Node 4275 has dup fanin 4274.
ABC: Node 4275 has dup fanin 4259.
ABC: Node 4275 has dup fanin 4274.
ABC: Node 4277 has dup fanin 4275.
ABC: Node 4277 has dup fanin 4276.
ABC: Node 4277 has dup fanin 4275.
ABC: Node 4277 has dup fanin 4276.
ABC: Node 4278 has dup fanin 4250.
ABC: Node 4278 has dup fanin 4277.
ABC: Node 4278 has dup fanin 4250.
ABC: Node 4278 has dup fanin 4277.
ABC: Node 4280 has dup fanin 4278.
ABC: Node 4280 has dup fanin 4279.
ABC: Node 4280 has dup fanin 4278.
ABC: Node 4280 has dup fanin 4279.
ABC: Node 4281 has dup fanin 4233.
ABC: Node 4281 has dup fanin 4280.
ABC: Node 4281 has dup fanin 4233.
ABC: Node 4281 has dup fanin 4280.
ABC: Node 4283 has dup fanin 4281.
ABC: Node 4283 has dup fanin 4282.
ABC: Node 4283 has dup fanin 4281.
ABC: Node 4283 has dup fanin 4282.
ABC: Node 4284 has dup fanin 4227.
ABC: Node 4284 has dup fanin 4283.
ABC: Node 4284 has dup fanin 4227.
ABC: Node 4284 has dup fanin 4283.
ABC: Node 4288 has dup fanin 4286.
ABC: Node 4288 has dup fanin 4287.
ABC: Node 4288 has dup fanin 4286.
ABC: Node 4288 has dup fanin 4287.
ABC: Node 4296 has dup fanin 4292.
ABC: Node 4296 has dup fanin 4295.
ABC: Node 4296 has dup fanin 4292.
ABC: Node 4296 has dup fanin 4295.
ABC: Node 4297 has dup fanin 4230.
ABC: Node 4297 has dup fanin 4296.
ABC: Node 4297 has dup fanin 4230.
ABC: Node 4297 has dup fanin 4296.
ABC: Node 4301 has dup fanin 4238.
ABC: Node 4301 has dup fanin 4300.
ABC: Node 4301 has dup fanin 4238.
ABC: Node 4301 has dup fanin 4300.
ABC: Node 4302 has dup fanin 4174.
ABC: Node 4302 has dup fanin 4301.
ABC: Node 4302 has dup fanin 4174.
ABC: Node 4302 has dup fanin 4301.
ABC: Node 4307 has dup fanin 4303.
ABC: Node 4307 has dup fanin 4306.
ABC: Node 4307 has dup fanin 4303.
ABC: Node 4307 has dup fanin 4306.
ABC: Node 4309 has dup fanin 4307.
ABC: Node 4309 has dup fanin 4308.
ABC: Node 4309 has dup fanin 4307.
ABC: Node 4309 has dup fanin 4308.
ABC: Node 4310 has dup fanin 4302.
ABC: Node 4310 has dup fanin 4309.
ABC: Node 4310 has dup fanin 4302.
ABC: Node 4310 has dup fanin 4309.
ABC: Node 4311 has dup fanin 4299.
ABC: Node 4311 has dup fanin 4310.
ABC: Node 4311 has dup fanin 4299.
ABC: Node 4311 has dup fanin 4310.
ABC: Node 4312 has dup fanin 4298.
ABC: Node 4312 has dup fanin 4311.
ABC: Node 4312 has dup fanin 4298.
ABC: Node 4312 has dup fanin 4311.
ABC: Node 4319 has dup fanin 4315.
ABC: Node 4319 has dup fanin 4318.
ABC: Node 4319 has dup fanin 4315.
ABC: Node 4319 has dup fanin 4318.
ABC: Node 4320 has dup fanin 4314.
ABC: Node 4320 has dup fanin 4319.
ABC: Node 4320 has dup fanin 4314.
ABC: Node 4320 has dup fanin 4319.
ABC: Node 4321 has dup fanin 4313.
ABC: Node 4321 has dup fanin 4320.
ABC: Node 4321 has dup fanin 4313.
ABC: Node 4321 has dup fanin 4320.
ABC: Node 4326 has dup fanin 4322.
ABC: Node 4326 has dup fanin 4325.
ABC: Node 4326 has dup fanin 4322.
ABC: Node 4326 has dup fanin 4325.
ABC: Node 4331 has dup fanin 4327.
ABC: Node 4331 has dup fanin 4330.
ABC: Node 4331 has dup fanin 4327.
ABC: Node 4331 has dup fanin 4330.
ABC: Node 4333 has dup fanin 4331.
ABC: Node 4333 has dup fanin 4332.
ABC: Node 4333 has dup fanin 4331.
ABC: Node 4333 has dup fanin 4332.
ABC: Node 4334 has dup fanin 4326.
ABC: Node 4334 has dup fanin 4333.
ABC: Node 4334 has dup fanin 4326.
ABC: Node 4334 has dup fanin 4333.
ABC: Node 4336 has dup fanin 4334.
ABC: Node 4336 has dup fanin 4335.
ABC: Node 4336 has dup fanin 4334.
ABC: Node 4336 has dup fanin 4335.
ABC: Node 4337 has dup fanin 4321.
ABC: Node 4337 has dup fanin 4336.
ABC: Node 4337 has dup fanin 4321.
ABC: Node 4337 has dup fanin 4336.
ABC: Node 4339 has dup fanin 4337.
ABC: Node 4339 has dup fanin 4338.
ABC: Node 4339 has dup fanin 4337.
ABC: Node 4339 has dup fanin 4338.
ABC: Node 4340 has dup fanin 4312.
ABC: Node 4340 has dup fanin 4339.
ABC: Node 4340 has dup fanin 4312.
ABC: Node 4340 has dup fanin 4339.
ABC: Node 4342 has dup fanin 4340.
ABC: Node 4342 has dup fanin 4341.
ABC: Node 4342 has dup fanin 4340.
ABC: Node 4342 has dup fanin 4341.
ABC: Node 4343 has dup fanin 4297.
ABC: Node 4343 has dup fanin 4342.
ABC: Node 4343 has dup fanin 4297.
ABC: Node 4343 has dup fanin 4342.
ABC: Node 4345 has dup fanin 4343.
ABC: Node 4345 has dup fanin 4344.
ABC: Node 4345 has dup fanin 4343.
ABC: Node 4345 has dup fanin 4344.
ABC: Node 4346 has dup fanin 4291.
ABC: Node 4346 has dup fanin 4345.
ABC: Node 4346 has dup fanin 4291.
ABC: Node 4346 has dup fanin 4345.
ABC: Node 4352 has dup fanin 4349.
ABC: Node 4352 has dup fanin 4351.
ABC: Node 4352 has dup fanin 4349.
ABC: Node 4352 has dup fanin 4351.
ABC: Node 4362 has dup fanin 4357.
ABC: Node 4362 has dup fanin 4361.
ABC: Node 4362 has dup fanin 4357.
ABC: Node 4362 has dup fanin 4361.
ABC: Node 4363 has dup fanin 4294.
ABC: Node 4363 has dup fanin 4362.
ABC: Node 4363 has dup fanin 4294.
ABC: Node 4363 has dup fanin 4362.
ABC: Node 4374 has dup fanin 4372.
ABC: Node 4374 has dup fanin 4373.
ABC: Node 4374 has dup fanin 4372.
ABC: Node 4374 has dup fanin 4373.
ABC: Node 4375 has dup fanin 4302.
ABC: Node 4375 has dup fanin 4374.
ABC: Node 4375 has dup fanin 4302.
ABC: Node 4375 has dup fanin 4374.
ABC: Node 4376 has dup fanin 4365.
ABC: Node 4376 has dup fanin 4375.
ABC: Node 4376 has dup fanin 4365.
ABC: Node 4376 has dup fanin 4375.
ABC: Node 4377 has dup fanin 4364.
ABC: Node 4377 has dup fanin 4376.
ABC: Node 4377 has dup fanin 4364.
ABC: Node 4377 has dup fanin 4376.
ABC: Node 4384 has dup fanin 4382.
ABC: Node 4384 has dup fanin 4383.
ABC: Node 4384 has dup fanin 4382.
ABC: Node 4384 has dup fanin 4383.
ABC: Node 4385 has dup fanin 4379.
ABC: Node 4385 has dup fanin 4384.
ABC: Node 4385 has dup fanin 4379.
ABC: Node 4385 has dup fanin 4384.
ABC: Node 4386 has dup fanin 4378.
ABC: Node 4386 has dup fanin 4385.
ABC: Node 4386 has dup fanin 4378.
ABC: Node 4386 has dup fanin 4385.
ABC: Node 4391 has dup fanin 4387.
ABC: Node 4391 has dup fanin 4390.
ABC: Node 4391 has dup fanin 4387.
ABC: Node 4391 has dup fanin 4390.
ABC: Node 4396 has dup fanin 4392.
ABC: Node 4396 has dup fanin 4395.
ABC: Node 4396 has dup fanin 4392.
ABC: Node 4396 has dup fanin 4395.
ABC: Node 4398 has dup fanin 4396.
ABC: Node 4398 has dup fanin 4397.
ABC: Node 4398 has dup fanin 4396.
ABC: Node 4398 has dup fanin 4397.
ABC: Node 4399 has dup fanin 4391.
ABC: Node 4399 has dup fanin 4398.
ABC: Node 4399 has dup fanin 4391.
ABC: Node 4399 has dup fanin 4398.
ABC: Node 4401 has dup fanin 4399.
ABC: Node 4401 has dup fanin 4400.
ABC: Node 4401 has dup fanin 4399.
ABC: Node 4401 has dup fanin 4400.
ABC: Node 4402 has dup fanin 4386.
ABC: Node 4402 has dup fanin 4401.
ABC: Node 4402 has dup fanin 4386.
ABC: Node 4402 has dup fanin 4401.
ABC: Node 4404 has dup fanin 4402.
ABC: Node 4404 has dup fanin 4403.
ABC: Node 4404 has dup fanin 4402.
ABC: Node 4404 has dup fanin 4403.
ABC: Node 4405 has dup fanin 4377.
ABC: Node 4405 has dup fanin 4404.
ABC: Node 4405 has dup fanin 4377.
ABC: Node 4405 has dup fanin 4404.
ABC: Node 4407 has dup fanin 4405.
ABC: Node 4407 has dup fanin 4406.
ABC: Node 4407 has dup fanin 4405.
ABC: Node 4407 has dup fanin 4406.
ABC: Node 4408 has dup fanin 4363.
ABC: Node 4408 has dup fanin 4407.
ABC: Node 4408 has dup fanin 4363.
ABC: Node 4408 has dup fanin 4407.
ABC: Node 4410 has dup fanin 4408.
ABC: Node 4410 has dup fanin 4409.
ABC: Node 4410 has dup fanin 4408.
ABC: Node 4410 has dup fanin 4409.
ABC: Node 4411 has dup fanin 4356.
ABC: Node 4411 has dup fanin 4410.
ABC: Node 4411 has dup fanin 4356.
ABC: Node 4411 has dup fanin 4410.
ABC: Node 4416 has dup fanin 4414.
ABC: Node 4416 has dup fanin 4415.
ABC: Node 4416 has dup fanin 4414.
ABC: Node 4416 has dup fanin 4415.
ABC: Node 4427 has dup fanin 4422.
ABC: Node 4427 has dup fanin 4426.
ABC: Node 4427 has dup fanin 4422.
ABC: Node 4427 has dup fanin 4426.
ABC: Node 4428 has dup fanin 4302.
ABC: Node 4428 has dup fanin 4427.
ABC: Node 4428 has dup fanin 4302.
ABC: Node 4428 has dup fanin 4427.
ABC: Node 4429 has dup fanin 4421.
ABC: Node 4429 has dup fanin 4428.
ABC: Node 4429 has dup fanin 4421.
ABC: Node 4429 has dup fanin 4428.
ABC: Node 4430 has dup fanin 4420.
ABC: Node 4430 has dup fanin 4429.
ABC: Node 4430 has dup fanin 4420.
ABC: Node 4430 has dup fanin 4429.
ABC: Node 4437 has dup fanin 4435.
ABC: Node 4437 has dup fanin 4436.
ABC: Node 4437 has dup fanin 4435.
ABC: Node 4437 has dup fanin 4436.
ABC: Node 4438 has dup fanin 4432.
ABC: Node 4438 has dup fanin 4437.
ABC: Node 4438 has dup fanin 4432.
ABC: Node 4438 has dup fanin 4437.
ABC: Node 4439 has dup fanin 4431.
ABC: Node 4439 has dup fanin 4438.
ABC: Node 4439 has dup fanin 4431.
ABC: Node 4439 has dup fanin 4438.
ABC: Node 4444 has dup fanin 4442.
ABC: Node 4444 has dup fanin 4443.
ABC: Node 4444 has dup fanin 4442.
ABC: Node 4444 has dup fanin 4443.
ABC: Node 4449 has dup fanin 4445.
ABC: Node 4449 has dup fanin 4448.
ABC: Node 4449 has dup fanin 4445.
ABC: Node 4449 has dup fanin 4448.
ABC: Node 4451 has dup fanin 4449.
ABC: Node 4451 has dup fanin 4450.
ABC: Node 4451 has dup fanin 4449.
ABC: Node 4451 has dup fanin 4450.
ABC: Node 4452 has dup fanin 4444.
ABC: Node 4452 has dup fanin 4451.
ABC: Node 4452 has dup fanin 4444.
ABC: Node 4452 has dup fanin 4451.
ABC: Node 4454 has dup fanin 4452.
ABC: Node 4454 has dup fanin 4453.
ABC: Node 4454 has dup fanin 4452.
ABC: Node 4454 has dup fanin 4453.
ABC: Node 4455 has dup fanin 4439.
ABC: Node 4455 has dup fanin 4454.
ABC: Node 4455 has dup fanin 4439.
ABC: Node 4455 has dup fanin 4454.
ABC: Node 4457 has dup fanin 4455.
ABC: Node 4457 has dup fanin 4456.
ABC: Node 4457 has dup fanin 4455.
ABC: Node 4457 has dup fanin 4456.
ABC: Node 4458 has dup fanin 4430.
ABC: Node 4458 has dup fanin 4457.
ABC: Node 4458 has dup fanin 4430.
ABC: Node 4458 has dup fanin 4457.
ABC: Node 4460 has dup fanin 4458.
ABC: Node 4460 has dup fanin 4459.
ABC: Node 4460 has dup fanin 4458.
ABC: Node 4460 has dup fanin 4459.
ABC: Node 4464 has dup fanin 4460.
ABC: Node 4464 has dup fanin 4463.
ABC: Node 4464 has dup fanin 4460.
ABC: Node 4464 has dup fanin 4463.
ABC: Node 4466 has dup fanin 4464.
ABC: Node 4466 has dup fanin 4465.
ABC: Node 4466 has dup fanin 4464.
ABC: Node 4466 has dup fanin 4465.
ABC: Node 4467 has dup fanin 4419.
ABC: Node 4467 has dup fanin 4466.
ABC: Node 4467 has dup fanin 4419.
ABC: Node 4467 has dup fanin 4466.
ABC: Node 4483 has dup fanin 2135.
ABC: Node 4483 has dup fanin 2135.
ABC: Node 4484 has dup fanin 2135.
ABC: Node 4484 has dup fanin 2135.
ABC: Node 4487 has dup fanin 4485.
ABC: Node 4487 has dup fanin 4486.
ABC: Node 4487 has dup fanin 4485.
ABC: Node 4487 has dup fanin 4486.
ABC: Node 4488 has dup fanin 4302.
ABC: Node 4488 has dup fanin 4487.
ABC: Node 4488 has dup fanin 4302.
ABC: Node 4488 has dup fanin 4487.
ABC: Node 4489 has dup fanin 4482.
ABC: Node 4489 has dup fanin 4488.
ABC: Node 4489 has dup fanin 4482.
ABC: Node 4489 has dup fanin 4488.
ABC: Node 4490 has dup fanin 4481.
ABC: Node 4490 has dup fanin 4489.
ABC: Node 4490 has dup fanin 4481.
ABC: Node 4490 has dup fanin 4489.
ABC: Node 4497 has dup fanin 4495.
ABC: Node 4497 has dup fanin 4496.
ABC: Node 4497 has dup fanin 4495.
ABC: Node 4497 has dup fanin 4496.
ABC: Node 4498 has dup fanin 4492.
ABC: Node 4498 has dup fanin 4497.
ABC: Node 4498 has dup fanin 4492.
ABC: Node 4498 has dup fanin 4497.
ABC: Node 4499 has dup fanin 4491.
ABC: Node 4499 has dup fanin 4498.
ABC: Node 4499 has dup fanin 4491.
ABC: Node 4499 has dup fanin 4498.
ABC: Node 4504 has dup fanin 4502.
ABC: Node 4504 has dup fanin 4503.
ABC: Node 4504 has dup fanin 4502.
ABC: Node 4504 has dup fanin 4503.
ABC: Node 4509 has dup fanin 4505.
ABC: Node 4509 has dup fanin 4508.
ABC: Node 4509 has dup fanin 4505.
ABC: Node 4509 has dup fanin 4508.
ABC: Node 4511 has dup fanin 4509.
ABC: Node 4511 has dup fanin 4510.
ABC: Node 4511 has dup fanin 4509.
ABC: Node 4511 has dup fanin 4510.
ABC: Node 4512 has dup fanin 4504.
ABC: Node 4512 has dup fanin 4511.
ABC: Node 4512 has dup fanin 4504.
ABC: Node 4512 has dup fanin 4511.
ABC: Node 4514 has dup fanin 4512.
ABC: Node 4514 has dup fanin 4513.
ABC: Node 4514 has dup fanin 4512.
ABC: Node 4514 has dup fanin 4513.
ABC: Node 4515 has dup fanin 4499.
ABC: Node 4515 has dup fanin 4514.
ABC: Node 4515 has dup fanin 4499.
ABC: Node 4515 has dup fanin 4514.
ABC: Node 4517 has dup fanin 4515.
ABC: Node 4517 has dup fanin 4516.
ABC: Node 4517 has dup fanin 4515.
ABC: Node 4517 has dup fanin 4516.
ABC: Node 4518 has dup fanin 4490.
ABC: Node 4518 has dup fanin 4517.
ABC: Node 4518 has dup fanin 4490.
ABC: Node 4518 has dup fanin 4517.
ABC: Node 4520 has dup fanin 4518.
ABC: Node 4520 has dup fanin 4519.
ABC: Node 4520 has dup fanin 4518.
ABC: Node 4520 has dup fanin 4519.
ABC: Node 4524 has dup fanin 4520.
ABC: Node 4524 has dup fanin 4523.
ABC: Node 4524 has dup fanin 4520.
ABC: Node 4524 has dup fanin 4523.
ABC: Node 4526 has dup fanin 4524.
ABC: Node 4526 has dup fanin 4525.
ABC: Node 4526 has dup fanin 4524.
ABC: Node 4526 has dup fanin 4525.
ABC: Node 4527 has dup fanin 4462.
ABC: Node 4527 has dup fanin 4526.
ABC: Node 4527 has dup fanin 4462.
ABC: Node 4527 has dup fanin 4526.
ABC: Node 4531 has dup fanin 4529.
ABC: Node 4531 has dup fanin 4530.
ABC: Node 4531 has dup fanin 4529.
ABC: Node 4531 has dup fanin 4530.
ABC: Node 4537 has dup fanin 4302.
ABC: Node 4537 has dup fanin 4536.
ABC: Node 4537 has dup fanin 4302.
ABC: Node 4537 has dup fanin 4536.
ABC: Node 4538 has dup fanin 4535.
ABC: Node 4538 has dup fanin 4537.
ABC: Node 4538 has dup fanin 4535.
ABC: Node 4538 has dup fanin 4537.
ABC: Node 4539 has dup fanin 4534.
ABC: Node 4539 has dup fanin 4538.
ABC: Node 4539 has dup fanin 4534.
ABC: Node 4539 has dup fanin 4538.
ABC: Node 4548 has dup fanin 4541.
ABC: Node 4548 has dup fanin 4547.
ABC: Node 4548 has dup fanin 4541.
ABC: Node 4548 has dup fanin 4547.
ABC: Node 4549 has dup fanin 4540.
ABC: Node 4549 has dup fanin 4548.
ABC: Node 4549 has dup fanin 4540.
ABC: Node 4549 has dup fanin 4548.
ABC: Node 4554 has dup fanin 4552.
ABC: Node 4554 has dup fanin 4553.
ABC: Node 4554 has dup fanin 4552.
ABC: Node 4554 has dup fanin 4553.
ABC: Node 4559 has dup fanin 4557.
ABC: Node 4559 has dup fanin 4558.
ABC: Node 4559 has dup fanin 4557.
ABC: Node 4559 has dup fanin 4558.
ABC: Node 4561 has dup fanin 4559.
ABC: Node 4561 has dup fanin 4560.
ABC: Node 4561 has dup fanin 4559.
ABC: Node 4561 has dup fanin 4560.
ABC: Node 4562 has dup fanin 4554.
ABC: Node 4562 has dup fanin 4561.
ABC: Node 4562 has dup fanin 4554.
ABC: Node 4562 has dup fanin 4561.
ABC: Node 4564 has dup fanin 4562.
ABC: Node 4564 has dup fanin 4563.
ABC: Node 4564 has dup fanin 4562.
ABC: Node 4564 has dup fanin 4563.
ABC: Node 4565 has dup fanin 4549.
ABC: Node 4565 has dup fanin 4564.
ABC: Node 4565 has dup fanin 4549.
ABC: Node 4565 has dup fanin 4564.
ABC: Node 4567 has dup fanin 4565.
ABC: Node 4567 has dup fanin 4566.
ABC: Node 4567 has dup fanin 4565.
ABC: Node 4567 has dup fanin 4566.
ABC: Node 4568 has dup fanin 4539.
ABC: Node 4568 has dup fanin 4567.
ABC: Node 4568 has dup fanin 4539.
ABC: Node 4568 has dup fanin 4567.
ABC: Node 4570 has dup fanin 4568.
ABC: Node 4570 has dup fanin 4569.
ABC: Node 4570 has dup fanin 4568.
ABC: Node 4570 has dup fanin 4569.
ABC: Node 4574 has dup fanin 4570.
ABC: Node 4574 has dup fanin 4573.
ABC: Node 4574 has dup fanin 4570.
ABC: Node 4574 has dup fanin 4573.
ABC: Node 4576 has dup fanin 4574.
ABC: Node 4576 has dup fanin 4575.
ABC: Node 4576 has dup fanin 4574.
ABC: Node 4576 has dup fanin 4575.
ABC: Node 4577 has dup fanin 4522.
ABC: Node 4577 has dup fanin 4576.
ABC: Node 4577 has dup fanin 4522.
ABC: Node 4577 has dup fanin 4576.
ABC: Node 4583 has dup fanin 4580.
ABC: Node 4583 has dup fanin 4582.
ABC: Node 4583 has dup fanin 4580.
ABC: Node 4583 has dup fanin 4582.
ABC: Node 4589 has dup fanin 4537.
ABC: Node 4589 has dup fanin 4588.
ABC: Node 4589 has dup fanin 4537.
ABC: Node 4589 has dup fanin 4588.
ABC: Node 4590 has dup fanin 4587.
ABC: Node 4590 has dup fanin 4589.
ABC: Node 4590 has dup fanin 4587.
ABC: Node 4590 has dup fanin 4589.
ABC: Node 4596 has dup fanin 4593.
ABC: Node 4596 has dup fanin 4595.
ABC: Node 4596 has dup fanin 4593.
ABC: Node 4596 has dup fanin 4595.
ABC: Node 4597 has dup fanin 4546.
ABC: Node 4597 has dup fanin 4596.
ABC: Node 4597 has dup fanin 4546.
ABC: Node 4597 has dup fanin 4596.
ABC: Node 4598 has dup fanin 4592.
ABC: Node 4598 has dup fanin 4597.
ABC: Node 4598 has dup fanin 4592.
ABC: Node 4598 has dup fanin 4597.
ABC: Node 4599 has dup fanin 4591.
ABC: Node 4599 has dup fanin 4598.
ABC: Node 4599 has dup fanin 4591.
ABC: Node 4599 has dup fanin 4598.
ABC: Node 4604 has dup fanin 4602.
ABC: Node 4604 has dup fanin 4603.
ABC: Node 4604 has dup fanin 4602.
ABC: Node 4604 has dup fanin 4603.
ABC: Node 4606 has dup fanin 4604.
ABC: Node 4606 has dup fanin 4605.
ABC: Node 4606 has dup fanin 4604.
ABC: Node 4606 has dup fanin 4605.
ABC: Node 4611 has dup fanin 4609.
ABC: Node 4611 has dup fanin 4610.
ABC: Node 4611 has dup fanin 4609.
ABC: Node 4611 has dup fanin 4610.
ABC: Node 4612 has dup fanin 4606.
ABC: Node 4612 has dup fanin 4611.
ABC: Node 4612 has dup fanin 4606.
ABC: Node 4612 has dup fanin 4611.
ABC: Node 4614 has dup fanin 4612.
ABC: Node 4614 has dup fanin 4613.
ABC: Node 4614 has dup fanin 4612.
ABC: Node 4614 has dup fanin 4613.
ABC: Node 4615 has dup fanin 4599.
ABC: Node 4615 has dup fanin 4614.
ABC: Node 4615 has dup fanin 4599.
ABC: Node 4615 has dup fanin 4614.
ABC: Node 4617 has dup fanin 4615.
ABC: Node 4617 has dup fanin 4616.
ABC: Node 4617 has dup fanin 4615.
ABC: Node 4617 has dup fanin 4616.
ABC: Node 4618 has dup fanin 4590.
ABC: Node 4618 has dup fanin 4617.
ABC: Node 4618 has dup fanin 4590.
ABC: Node 4618 has dup fanin 4617.
ABC: Node 4620 has dup fanin 4618.
ABC: Node 4620 has dup fanin 4619.
ABC: Node 4620 has dup fanin 4618.
ABC: Node 4620 has dup fanin 4619.
ABC: Node 4624 has dup fanin 4620.
ABC: Node 4624 has dup fanin 4623.
ABC: Node 4624 has dup fanin 4620.
ABC: Node 4624 has dup fanin 4623.
ABC: Node 4626 has dup fanin 4624.
ABC: Node 4626 has dup fanin 4625.
ABC: Node 4626 has dup fanin 4624.
ABC: Node 4626 has dup fanin 4625.
ABC: Node 4627 has dup fanin 4572.
ABC: Node 4627 has dup fanin 4626.
ABC: Node 4627 has dup fanin 4572.
ABC: Node 4627 has dup fanin 4626.
ABC: Node 4632 has dup fanin 4630.
ABC: Node 4632 has dup fanin 4631.
ABC: Node 4632 has dup fanin 4630.
ABC: Node 4632 has dup fanin 4631.
ABC: Node 4638 has dup fanin 4636.
ABC: Node 4638 has dup fanin 4636.
ABC: Node 4640 has dup fanin 4537.
ABC: Node 4640 has dup fanin 4639.
ABC: Node 4640 has dup fanin 4537.
ABC: Node 4640 has dup fanin 4639.
ABC: Node 4641 has dup fanin 4587.
ABC: Node 4641 has dup fanin 4640.
ABC: Node 4641 has dup fanin 4587.
ABC: Node 4641 has dup fanin 4640.
ABC: Node 4646 has dup fanin 4644.
ABC: Node 4646 has dup fanin 4645.
ABC: Node 4646 has dup fanin 4644.
ABC: Node 4646 has dup fanin 4645.
ABC: Node 4648 has dup fanin 4646.
ABC: Node 4648 has dup fanin 4647.
ABC: Node 4648 has dup fanin 4646.
ABC: Node 4648 has dup fanin 4647.
ABC: Node 4653 has dup fanin 4651.
ABC: Node 4653 has dup fanin 4652.
ABC: Node 4653 has dup fanin 4651.
ABC: Node 4653 has dup fanin 4652.
ABC: Node 4654 has dup fanin 4648.
ABC: Node 4654 has dup fanin 4653.
ABC: Node 4654 has dup fanin 4648.
ABC: Node 4654 has dup fanin 4653.
ABC: Node 4656 has dup fanin 4654.
ABC: Node 4656 has dup fanin 4655.
ABC: Node 4656 has dup fanin 4654.
ABC: Node 4656 has dup fanin 4655.
ABC: Node 4660 has dup fanin 4595.
ABC: Node 4660 has dup fanin 4659.
ABC: Node 4660 has dup fanin 4595.
ABC: Node 4660 has dup fanin 4659.
ABC: Node 4661 has dup fanin 4546.
ABC: Node 4661 has dup fanin 4660.
ABC: Node 4661 has dup fanin 4546.
ABC: Node 4661 has dup fanin 4660.
ABC: Node 4662 has dup fanin 4658.
ABC: Node 4662 has dup fanin 4661.
ABC: Node 4662 has dup fanin 4658.
ABC: Node 4662 has dup fanin 4661.
ABC: Node 4663 has dup fanin 4657.
ABC: Node 4663 has dup fanin 4662.
ABC: Node 4663 has dup fanin 4657.
ABC: Node 4663 has dup fanin 4662.
ABC: Node 4664 has dup fanin 4656.
ABC: Node 4664 has dup fanin 4663.
ABC: Node 4664 has dup fanin 4656.
ABC: Node 4664 has dup fanin 4663.
ABC: Node 4666 has dup fanin 4664.
ABC: Node 4666 has dup fanin 4665.
ABC: Node 4666 has dup fanin 4664.
ABC: Node 4666 has dup fanin 4665.
ABC: Node 4667 has dup fanin 4641.
ABC: Node 4667 has dup fanin 4666.
ABC: Node 4667 has dup fanin 4641.
ABC: Node 4667 has dup fanin 4666.
ABC: Node 4669 has dup fanin 4667.
ABC: Node 4669 has dup fanin 4668.
ABC: Node 4669 has dup fanin 4667.
ABC: Node 4669 has dup fanin 4668.
ABC: Node 4673 has dup fanin 4669.
ABC: Node 4673 has dup fanin 4672.
ABC: Node 4673 has dup fanin 4669.
ABC: Node 4673 has dup fanin 4672.
ABC: Node 4675 has dup fanin 4673.
ABC: Node 4675 has dup fanin 4674.
ABC: Node 4675 has dup fanin 4673.
ABC: Node 4675 has dup fanin 4674.
ABC: Node 4676 has dup fanin 4622.
ABC: Node 4676 has dup fanin 4675.
ABC: Node 4676 has dup fanin 4622.
ABC: Node 4676 has dup fanin 4675.
ABC: Node 4680 has dup fanin 4638.
ABC: Node 4680 has dup fanin 4679.
ABC: Node 4680 has dup fanin 4638.
ABC: Node 4680 has dup fanin 4679.
ABC: Node 4687 has dup fanin 4685.
ABC: Node 4687 has dup fanin 4686.
ABC: Node 4687 has dup fanin 4685.
ABC: Node 4687 has dup fanin 4686.
ABC: Node 4689 has dup fanin 4687.
ABC: Node 4689 has dup fanin 4688.
ABC: Node 4689 has dup fanin 4687.
ABC: Node 4689 has dup fanin 4688.
ABC: Node 4696 has dup fanin 4689.
ABC: Node 4696 has dup fanin 4695.
ABC: Node 4696 has dup fanin 4689.
ABC: Node 4696 has dup fanin 4695.
ABC: Node 4698 has dup fanin 4696.
ABC: Node 4698 has dup fanin 4697.
ABC: Node 4698 has dup fanin 4696.
ABC: Node 4698 has dup fanin 4697.
ABC: Node 4701 has dup fanin 4661.
ABC: Node 4701 has dup fanin 4700.
ABC: Node 4701 has dup fanin 4661.
ABC: Node 4701 has dup fanin 4700.
ABC: Node 4702 has dup fanin 4699.
ABC: Node 4702 has dup fanin 4701.
ABC: Node 4702 has dup fanin 4699.
ABC: Node 4702 has dup fanin 4701.
ABC: Node 4703 has dup fanin 4698.
ABC: Node 4703 has dup fanin 4702.
ABC: Node 4703 has dup fanin 4698.
ABC: Node 4703 has dup fanin 4702.
ABC: Node 4705 has dup fanin 4703.
ABC: Node 4705 has dup fanin 4704.
ABC: Node 4705 has dup fanin 4703.
ABC: Node 4705 has dup fanin 4704.
ABC: Node 4707 has dup fanin 4537.
ABC: Node 4707 has dup fanin 4706.
ABC: Node 4707 has dup fanin 4537.
ABC: Node 4707 has dup fanin 4706.
ABC: Node 4708 has dup fanin 4587.
ABC: Node 4708 has dup fanin 4707.
ABC: Node 4708 has dup fanin 4587.
ABC: Node 4708 has dup fanin 4707.
ABC: Node 4709 has dup fanin 4705.
ABC: Node 4709 has dup fanin 4708.
ABC: Node 4709 has dup fanin 4705.
ABC: Node 4709 has dup fanin 4708.
ABC: Node 4711 has dup fanin 4709.
ABC: Node 4711 has dup fanin 4710.
ABC: Node 4711 has dup fanin 4709.
ABC: Node 4711 has dup fanin 4710.
ABC: Node 4715 has dup fanin 4711.
ABC: Node 4715 has dup fanin 4714.
ABC: Node 4715 has dup fanin 4711.
ABC: Node 4715 has dup fanin 4714.
ABC: Node 4717 has dup fanin 4715.
ABC: Node 4717 has dup fanin 4716.
ABC: Node 4717 has dup fanin 4715.
ABC: Node 4717 has dup fanin 4716.
ABC: Node 4718 has dup fanin 4671.
ABC: Node 4718 has dup fanin 4717.
ABC: Node 4718 has dup fanin 4671.
ABC: Node 4718 has dup fanin 4717.
ABC: Node 4723 has dup fanin 4721.
ABC: Node 4723 has dup fanin 4722.
ABC: Node 4723 has dup fanin 4721.
ABC: Node 4723 has dup fanin 4722.
ABC: Node 4730 has dup fanin 4728.
ABC: Node 4730 has dup fanin 4729.
ABC: Node 4730 has dup fanin 4728.
ABC: Node 4730 has dup fanin 4729.
ABC: Node 4732 has dup fanin 4730.
ABC: Node 4732 has dup fanin 4731.
ABC: Node 4732 has dup fanin 4730.
ABC: Node 4732 has dup fanin 4731.
ABC: Node 4736 has dup fanin 4733.
ABC: Node 4736 has dup fanin 4735.
ABC: Node 4736 has dup fanin 4733.
ABC: Node 4736 has dup fanin 4735.
ABC: Node 4737 has dup fanin 4694.
ABC: Node 4737 has dup fanin 4736.
ABC: Node 4737 has dup fanin 4694.
ABC: Node 4737 has dup fanin 4736.
ABC: Node 4738 has dup fanin 4732.
ABC: Node 4738 has dup fanin 4737.
ABC: Node 4738 has dup fanin 4732.
ABC: Node 4738 has dup fanin 4737.
ABC: Node 4740 has dup fanin 4738.
ABC: Node 4740 has dup fanin 4739.
ABC: Node 4740 has dup fanin 4738.
ABC: Node 4740 has dup fanin 4739.
ABC: Node 4742 has dup fanin 4661.
ABC: Node 4742 has dup fanin 4741.
ABC: Node 4742 has dup fanin 4661.
ABC: Node 4742 has dup fanin 4741.
ABC: Node 4743 has dup fanin 4699.
ABC: Node 4743 has dup fanin 4742.
ABC: Node 4743 has dup fanin 4699.
ABC: Node 4743 has dup fanin 4742.
ABC: Node 4744 has dup fanin 4740.
ABC: Node 4744 has dup fanin 4743.
ABC: Node 4744 has dup fanin 4740.
ABC: Node 4744 has dup fanin 4743.
ABC: Node 4746 has dup fanin 4744.
ABC: Node 4746 has dup fanin 4745.
ABC: Node 4746 has dup fanin 4744.
ABC: Node 4746 has dup fanin 4745.
ABC: Node 4748 has dup fanin 4537.
ABC: Node 4748 has dup fanin 4747.
ABC: Node 4748 has dup fanin 4537.
ABC: Node 4748 has dup fanin 4747.
ABC: Node 4749 has dup fanin 4587.
ABC: Node 4749 has dup fanin 4748.
ABC: Node 4749 has dup fanin 4587.
ABC: Node 4749 has dup fanin 4748.
ABC: Node 4750 has dup fanin 4746.
ABC: Node 4750 has dup fanin 4749.
ABC: Node 4750 has dup fanin 4746.
ABC: Node 4750 has dup fanin 4749.
ABC: Node 4752 has dup fanin 4750.
ABC: Node 4752 has dup fanin 4751.
ABC: Node 4752 has dup fanin 4750.
ABC: Node 4752 has dup fanin 4751.
ABC: Node 4756 has dup fanin 4752.
ABC: Node 4756 has dup fanin 4755.
ABC: Node 4756 has dup fanin 4752.
ABC: Node 4756 has dup fanin 4755.
ABC: Node 4758 has dup fanin 4756.
ABC: Node 4758 has dup fanin 4757.
ABC: Node 4758 has dup fanin 4756.
ABC: Node 4758 has dup fanin 4757.
ABC: Node 4759 has dup fanin 4713.
ABC: Node 4759 has dup fanin 4758.
ABC: Node 4759 has dup fanin 4713.
ABC: Node 4759 has dup fanin 4758.
ABC: Node 4765 has dup fanin 4762.
ABC: Node 4765 has dup fanin 4764.
ABC: Node 4765 has dup fanin 4762.
ABC: Node 4765 has dup fanin 4764.
ABC: Node 4772 has dup fanin 4770.
ABC: Node 4772 has dup fanin 4771.
ABC: Node 4772 has dup fanin 4770.
ABC: Node 4772 has dup fanin 4771.
ABC: Node 4774 has dup fanin 4772.
ABC: Node 4774 has dup fanin 4773.
ABC: Node 4774 has dup fanin 4772.
ABC: Node 4774 has dup fanin 4773.
ABC: Node 4776 has dup fanin 4735.
ABC: Node 4776 has dup fanin 4775.
ABC: Node 4776 has dup fanin 4735.
ABC: Node 4776 has dup fanin 4775.
ABC: Node 4777 has dup fanin 4694.
ABC: Node 4777 has dup fanin 4776.
ABC: Node 4777 has dup fanin 4694.
ABC: Node 4777 has dup fanin 4776.
ABC: Node 4778 has dup fanin 4774.
ABC: Node 4778 has dup fanin 4777.
ABC: Node 4778 has dup fanin 4774.
ABC: Node 4778 has dup fanin 4777.
ABC: Node 4780 has dup fanin 4778.
ABC: Node 4780 has dup fanin 4779.
ABC: Node 4780 has dup fanin 4778.
ABC: Node 4780 has dup fanin 4779.
ABC: Node 4782 has dup fanin 4661.
ABC: Node 4782 has dup fanin 4781.
ABC: Node 4782 has dup fanin 4661.
ABC: Node 4782 has dup fanin 4781.
ABC: Node 4783 has dup fanin 4699.
ABC: Node 4783 has dup fanin 4782.
ABC: Node 4783 has dup fanin 4699.
ABC: Node 4783 has dup fanin 4782.
ABC: Node 4784 has dup fanin 4780.
ABC: Node 4784 has dup fanin 4783.
ABC: Node 4784 has dup fanin 4780.
ABC: Node 4784 has dup fanin 4783.
ABC: Node 4786 has dup fanin 4784.
ABC: Node 4786 has dup fanin 4785.
ABC: Node 4786 has dup fanin 4784.
ABC: Node 4786 has dup fanin 4785.
ABC: Node 4788 has dup fanin 4537.
ABC: Node 4788 has dup fanin 4787.
ABC: Node 4788 has dup fanin 4537.
ABC: Node 4788 has dup fanin 4787.
ABC: Node 4789 has dup fanin 4587.
ABC: Node 4789 has dup fanin 4788.
ABC: Node 4789 has dup fanin 4587.
ABC: Node 4789 has dup fanin 4788.
ABC: Node 4790 has dup fanin 4786.
ABC: Node 4790 has dup fanin 4789.
ABC: Node 4790 has dup fanin 4786.
ABC: Node 4790 has dup fanin 4789.
ABC: Node 4792 has dup fanin 4790.
ABC: Node 4792 has dup fanin 4791.
ABC: Node 4792 has dup fanin 4790.
ABC: Node 4792 has dup fanin 4791.
ABC: Node 4796 has dup fanin 4792.
ABC: Node 4796 has dup fanin 4795.
ABC: Node 4796 has dup fanin 4792.
ABC: Node 4796 has dup fanin 4795.
ABC: Node 4798 has dup fanin 4796.
ABC: Node 4798 has dup fanin 4797.
ABC: Node 4798 has dup fanin 4796.
ABC: Node 4798 has dup fanin 4797.
ABC: Node 4799 has dup fanin 4754.
ABC: Node 4799 has dup fanin 4798.
ABC: Node 4799 has dup fanin 4754.
ABC: Node 4799 has dup fanin 4798.
ABC: Node 4805 has dup fanin 4803.
ABC: Node 4805 has dup fanin 4804.
ABC: Node 4805 has dup fanin 4803.
ABC: Node 4805 has dup fanin 4804.
ABC: Node 4817 has dup fanin 4814.
ABC: Node 4817 has dup fanin 4816.
ABC: Node 4817 has dup fanin 4814.
ABC: Node 4817 has dup fanin 4816.
ABC: Node 4819 has dup fanin 4817.
ABC: Node 4819 has dup fanin 4818.
ABC: Node 4819 has dup fanin 4817.
ABC: Node 4819 has dup fanin 4818.
ABC: Node 4820 has dup fanin 4777.
ABC: Node 4820 has dup fanin 4819.
ABC: Node 4820 has dup fanin 4777.
ABC: Node 4820 has dup fanin 4819.
ABC: Node 4822 has dup fanin 4820.
ABC: Node 4822 has dup fanin 4821.
ABC: Node 4822 has dup fanin 4820.
ABC: Node 4822 has dup fanin 4821.
ABC: Node 4824 has dup fanin 4661.
ABC: Node 4824 has dup fanin 4823.
ABC: Node 4824 has dup fanin 4661.
ABC: Node 4824 has dup fanin 4823.
ABC: Node 4825 has dup fanin 4699.
ABC: Node 4825 has dup fanin 4824.
ABC: Node 4825 has dup fanin 4699.
ABC: Node 4825 has dup fanin 4824.
ABC: Node 4826 has dup fanin 4822.
ABC: Node 4826 has dup fanin 4825.
ABC: Node 4826 has dup fanin 4822.
ABC: Node 4826 has dup fanin 4825.
ABC: Node 4828 has dup fanin 4826.
ABC: Node 4828 has dup fanin 4827.
ABC: Node 4828 has dup fanin 4826.
ABC: Node 4828 has dup fanin 4827.
ABC: Node 4830 has dup fanin 4537.
ABC: Node 4830 has dup fanin 4829.
ABC: Node 4830 has dup fanin 4537.
ABC: Node 4830 has dup fanin 4829.
ABC: Node 4831 has dup fanin 4587.
ABC: Node 4831 has dup fanin 4830.
ABC: Node 4831 has dup fanin 4587.
ABC: Node 4831 has dup fanin 4830.
ABC: Node 4832 has dup fanin 4828.
ABC: Node 4832 has dup fanin 4831.
ABC: Node 4832 has dup fanin 4828.
ABC: Node 4832 has dup fanin 4831.
ABC: Node 4834 has dup fanin 4832.
ABC: Node 4834 has dup fanin 4833.
ABC: Node 4834 has dup fanin 4832.
ABC: Node 4834 has dup fanin 4833.
ABC: Node 4838 has dup fanin 4834.
ABC: Node 4838 has dup fanin 4837.
ABC: Node 4838 has dup fanin 4834.
ABC: Node 4838 has dup fanin 4837.
ABC: Node 4840 has dup fanin 4838.
ABC: Node 4840 has dup fanin 4839.
ABC: Node 4840 has dup fanin 4838.
ABC: Node 4840 has dup fanin 4839.
ABC: Node 4841 has dup fanin 4794.
ABC: Node 4841 has dup fanin 4840.
ABC: Node 4841 has dup fanin 4794.
ABC: Node 4841 has dup fanin 4840.
ABC: Node 4855 has dup fanin 4850.
ABC: Node 4855 has dup fanin 4854.
ABC: Node 4855 has dup fanin 4850.
ABC: Node 4855 has dup fanin 4854.
ABC: Node 4856 has dup fanin 4777.
ABC: Node 4856 has dup fanin 4855.
ABC: Node 4856 has dup fanin 4777.
ABC: Node 4856 has dup fanin 4855.
ABC: Node 4858 has dup fanin 4856.
ABC: Node 4858 has dup fanin 4857.
ABC: Node 4858 has dup fanin 4856.
ABC: Node 4858 has dup fanin 4857.
ABC: Node 4859 has dup fanin 4825.
ABC: Node 4859 has dup fanin 4858.
ABC: Node 4859 has dup fanin 4825.
ABC: Node 4859 has dup fanin 4858.
ABC: Node 4861 has dup fanin 4859.
ABC: Node 4861 has dup fanin 4860.
ABC: Node 4861 has dup fanin 4859.
ABC: Node 4861 has dup fanin 4860.
ABC: Node 4863 has dup fanin 4537.
ABC: Node 4863 has dup fanin 4862.
ABC: Node 4863 has dup fanin 4537.
ABC: Node 4863 has dup fanin 4862.
ABC: Node 4864 has dup fanin 4587.
ABC: Node 4864 has dup fanin 4863.
ABC: Node 4864 has dup fanin 4587.
ABC: Node 4864 has dup fanin 4863.
ABC: Node 4866 has dup fanin 4861.
ABC: Node 4866 has dup fanin 4864.
ABC: Node 4866 has dup fanin 4861.
ABC: Node 4866 has dup fanin 4864.
ABC: Node 4868 has dup fanin 4866.
ABC: Node 4868 has dup fanin 4867.
ABC: Node 4868 has dup fanin 4866.
ABC: Node 4868 has dup fanin 4867.
ABC: Node 4872 has dup fanin 4868.
ABC: Node 4872 has dup fanin 4871.
ABC: Node 4872 has dup fanin 4868.
ABC: Node 4872 has dup fanin 4871.
ABC: Node 4874 has dup fanin 4872.
ABC: Node 4874 has dup fanin 4873.
ABC: Node 4874 has dup fanin 4872.
ABC: Node 4874 has dup fanin 4873.
ABC: Node 4875 has dup fanin 4836.
ABC: Node 4875 has dup fanin 4874.
ABC: Node 4875 has dup fanin 4836.
ABC: Node 4875 has dup fanin 4874.
ABC: Node 4881 has dup fanin 4879.
ABC: Node 4881 has dup fanin 4880.
ABC: Node 4881 has dup fanin 4879.
ABC: Node 4881 has dup fanin 4880.
ABC: Node 4891 has dup fanin 4887.
ABC: Node 4891 has dup fanin 4889.
ABC: Node 4891 has dup fanin 4887.
ABC: Node 4891 has dup fanin 4889.
ABC: Node 4892 has dup fanin 4888.
ABC: Node 4892 has dup fanin 4891.
ABC: Node 4892 has dup fanin 4888.
ABC: Node 4892 has dup fanin 4891.
ABC: Node 4893 has dup fanin 4890.
ABC: Node 4893 has dup fanin 4892.
ABC: Node 4893 has dup fanin 4890.
ABC: Node 4893 has dup fanin 4892.
ABC: Node 4896 has dup fanin 4777.
ABC: Node 4896 has dup fanin 4865.
ABC: Node 4896 has dup fanin 4777.
ABC: Node 4896 has dup fanin 4865.
ABC: Node 4897 has dup fanin 4886.
ABC: Node 4897 has dup fanin 4894.
ABC: Node 4897 has dup fanin 4886.
ABC: Node 4897 has dup fanin 4894.
ABC: Node 4898 has dup fanin 4360.
ABC: Node 4898 has dup fanin 4895.
ABC: Node 4898 has dup fanin 4360.
ABC: Node 4898 has dup fanin 4895.
ABC: Node 4899 has dup fanin 891.
ABC: Node 4899 has dup fanin 4825.
ABC: Node 4899 has dup fanin 891.
ABC: Node 4899 has dup fanin 4825.
ABC: Node 4900 has dup fanin 4898.
ABC: Node 4900 has dup fanin 4899.
ABC: Node 4900 has dup fanin 4898.
ABC: Node 4900 has dup fanin 4899.
ABC: Node 4901 has dup fanin 4896.
ABC: Node 4901 has dup fanin 4900.
ABC: Node 4901 has dup fanin 4896.
ABC: Node 4901 has dup fanin 4900.
ABC: Node 4902 has dup fanin 4897.
ABC: Node 4902 has dup fanin 4901.
ABC: Node 4902 has dup fanin 4897.
ABC: Node 4902 has dup fanin 4901.
ABC: Node 4903 has dup fanin 4870.
ABC: Node 4903 has dup fanin 4902.
ABC: Node 4903 has dup fanin 4870.
ABC: Node 4903 has dup fanin 4902.
ABC: Node 4904 has dup fanin 4893.
ABC: Node 4904 has dup fanin 4903.
ABC: Node 4904 has dup fanin 4893.
ABC: Node 4904 has dup fanin 4903.
ABC: Node 4905 has dup fanin 4885.
ABC: Node 4905 has dup fanin 4904.
ABC: Node 4905 has dup fanin 4885.
ABC: Node 4905 has dup fanin 4904.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_1) in the library.
ABC: + upsize -D 40000 
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_1) in the library.
ABC: Current delay (6933.81 ps) does not exceed the target delay (40000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 40000 
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_1) in the library.
ABC: + stime -p 
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_1) in the library.
ABC: WireLoad = "none"  Gates =   3945 ( 31.4 %)   Cap = 11.8 ff (  6.3 %)   Area =    31704.16 ( 68.6 %)   Delay =  6584.28 ps  (  1.5 %)               
ABC: Path  0 --     866 : 0   11 pi                         A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  21.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4186 : 1    2 sky130_fd_sc_hd__inv_2     A =   3.75  Df =  28.1  -12.9 ps  S =  28.8 ps  Cin =  4.5 ff  Cout =   4.6 ff  Cmax = 331.4 ff  G =   99  
ABC: Path  2 --    4187 : 1    5 sky130_fd_sc_hd__buf_1     A =   3.75  Df = 169.7  -46.7 ps  S = 141.4 ps  Cin =  2.1 ff  Cout =  11.2 ff  Cmax = 130.0 ff  G =  511  
ABC: Path  3 --    4197 : 1    5 sky130_fd_sc_hd__buf_1     A =   3.75  Df = 333.9  -83.4 ps  S = 130.7 ps  Cin =  2.1 ff  Cout =  10.2 ff  Cmax = 130.0 ff  G =  465  
ABC: Path  4 --    4369 : 1    5 sky130_fd_sc_hd__buf_1     A =   3.75  Df = 520.8 -133.1 ps  S = 165.9 ps  Cin =  2.1 ff  Cout =  13.3 ff  Cmax = 130.0 ff  G =  606  
ABC: Path  5 --    4370 : 4    1 sky130_fd_sc_hd__o22a_2    A =  10.01  Df = 679.7  -95.3 ps  S =  31.8 ps  Cin =  2.4 ff  Cout =   1.6 ff  Cmax = 304.9 ff  G =   63  
ABC: Path  6 --    4372 : 2    3 sky130_fd_sc_hd__or2_2     A =   6.26  Df = 881.0  -98.8 ps  S =  64.4 ps  Cin =  1.5 ff  Cout =   6.2 ff  Cmax = 299.4 ff  G =  405  
ABC: Path  7 --    4373 : 4    2 sky130_fd_sc_hd__a2bb2o_2  A =  11.26  Df =1119.4  -11.3 ps  S =  46.6 ps  Cin =  1.7 ff  Cout =   4.0 ff  Cmax = 300.3 ff  G =  219  
ABC: Path  8 --    4374 : 2    4 sky130_fd_sc_hd__or2_2     A =   6.26  Df =1406.5 -155.4 ps  S =  68.0 ps  Cin =  1.5 ff  Cout =   7.4 ff  Cmax = 299.4 ff  G =  487  
ABC: Path  9 --    4375 : 3    3 sky130_fd_sc_hd__a21bo_2   A =  10.01  Df =1610.1 -136.4 ps  S =  49.7 ps  Cin =  2.0 ff  Cout =   6.2 ff  Cmax = 288.4 ff  G =  288  
ABC: Path 10 --    4376 : 4    3 sky130_fd_sc_hd__a2bb2o_2  A =  11.26  Df =1878.9 -113.7 ps  S =  52.6 ps  Cin =  1.7 ff  Cout =   6.0 ff  Cmax = 300.3 ff  G =  335  
ABC: Path 11 --    4388 : 4    3 sky130_fd_sc_hd__a2bb2o_2  A =  11.26  Df =2157.5  -17.4 ps  S =  69.0 ps  Cin =  1.7 ff  Cout =   9.7 ff  Cmax = 300.3 ff  G =  533  
ABC: Path 12 --    4390 : 4    3 sky130_fd_sc_hd__a22o_2    A =  10.01  Df =2425.1  -95.3 ps  S =  50.9 ps  Cin =  2.3 ff  Cout =   6.0 ff  Cmax = 301.2 ff  G =  245  
ABC: Path 13 --    4413 : 4    3 sky130_fd_sc_hd__a2bb2o_2  A =  11.26  Df =2689.3  -18.6 ps  S =  53.0 ps  Cin =  1.7 ff  Cout =   6.2 ff  Cmax = 300.3 ff  G =  340  
ABC: Path 14 --    4414 : 4    3 sky130_fd_sc_hd__a2bb2o_2  A =  11.26  Df =2940.6  -20.8 ps  S =  52.6 ps  Cin =  1.7 ff  Cout =   6.0 ff  Cmax = 300.3 ff  G =  335  
ABC: Path 15 --    4427 : 4    3 sky130_fd_sc_hd__a2bb2o_2  A =  11.26  Df =3207.0  -18.7 ps  S =  53.0 ps  Cin =  1.7 ff  Cout =   6.2 ff  Cmax = 300.3 ff  G =  340  
ABC: Path 16 --    4429 : 4    3 sky130_fd_sc_hd__a2bb2o_2  A =  11.26  Df =3458.2  -20.0 ps  S =  52.8 ps  Cin =  1.7 ff  Cout =   6.1 ff  Cmax = 300.3 ff  G =  339  
ABC: Path 17 --    4524 : 4    2 sky130_fd_sc_hd__a2bb2o_2  A =  11.26  Df =3703.8  -19.5 ps  S =  49.7 ps  Cin =  1.7 ff  Cout =   4.9 ff  Cmax = 300.3 ff  G =  272  
ABC: Path 18 --    4607 : 4    2 sky130_fd_sc_hd__a22o_2    A =  10.01  Df =3937.1 -120.9 ps  S =  42.3 ps  Cin =  2.3 ff  Cout =   4.0 ff  Cmax = 301.2 ff  G =  162  
ABC: Path 19 --    4802 : 3    2 sky130_fd_sc_hd__or3b_2    A =   8.76  Df =4470.1  -54.0 ps  S =  92.0 ps  Cin =  1.5 ff  Cout =   7.1 ff  Cmax = 269.2 ff  G =  451  
ABC: Path 20 --    4822 : 4    5 sky130_fd_sc_hd__a31o_2    A =   8.76  Df =4717.1  -32.8 ps  S = 122.2 ps  Cin =  2.4 ff  Cout =  18.9 ff  Cmax = 271.9 ff  G =  759  
ABC: Path 21 --    5159 : 4    2 sky130_fd_sc_hd__or4_2     A =   8.76  Df =5283.0 -454.5 ps  S = 117.3 ps  Cin =  1.5 ff  Cout =   7.0 ff  Cmax = 310.4 ff  G =  451  
ABC: Path 22 --    5339 : 5    5 sky130_fd_sc_hd__o221a_2   A =  11.26  Df =5603.5 -525.7 ps  S = 128.8 ps  Cin =  2.3 ff  Cout =  19.9 ff  Cmax = 281.1 ff  G =  802  
ABC: Path 23 --    5539 : 5    3 sky130_fd_sc_hd__o41a_2    A =  12.51  Df =6022.3 -772.4 ps  S =  89.6 ps  Cin =  2.4 ff  Cout =  12.2 ff  Cmax = 305.8 ff  G =  494  
ABC: Path 24 --    5579 : 1    2 sky130_fd_sc_hd__inv_2     A =   3.75  Df =6094.8 -803.4 ps  S =  48.1 ps  Cin =  4.5 ff  Cout =   7.1 ff  Cmax = 331.4 ff  G =  152  
ABC: Path 25 --    5623 : 4    2 sky130_fd_sc_hd__a31oi_2   A =  12.51  Df =6203.3 -689.3 ps  S = 204.6 ps  Cin =  4.4 ff  Cout =  10.2 ff  Cmax = 118.1 ff  G =  220  
ABC: Path 26 --    5644 : 4    1 sky130_fd_sc_hd__o2bb2ai_2 A =  15.01  Df =6584.3 -159.5 ps  S = 410.1 ps  Cin =  4.6 ff  Cout =  33.4 ff  Cmax = 134.6 ff  G =  722  
ABC: Start-point = pi865 (\soc1.filt.mux_coeff [3]).  End-point = po854 ($abc$10326$new_n3527_).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  908/  882  lat =    0  nd =  3945  edge =  11651  area =31700.83  delay =30.00  lev = 30
ABC: + write_blif /tmp/yosys-abc-uPEim7/output.blif 

31.1.2. Re-integrating ABC results.
ABC RESULTS:          _const0_ cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       50
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:      428
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       74
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      759
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      477
ABC RESULTS:   sky130_fd_sc_hd__inv_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      101
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      715
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:      348
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      311
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        3
ABC RESULTS:        internal signals:     4212
ABC RESULTS:           input signals:      908
ABC RESULTS:          output signals:      882
Removing temp directory.

32. Executing SETUNDEF pass (replace undef values with defined constants).

33. Executing HILOMAP pass (mapping to constant drivers).

34. Executing SPLITNETS pass (splitting up multi-bit signals).

35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 7 unused cells and 7027 unused wires.
<suppressed ~50 debug messages>

36. Executing INSBUF pass (insert buffer cells for connected wires).
Added user_proj_example.$auto$insbuf.cc:79:execute$21591: \wbs_dat_o [31] -> \wbs_dat_o [15]
Added user_proj_example.$auto$insbuf.cc:79:execute$21592: \wbs_dat_o [31] -> \wbs_dat_o [16]
Added user_proj_example.$auto$insbuf.cc:79:execute$21593: \wbs_dat_o [31] -> \wbs_dat_o [17]
Added user_proj_example.$auto$insbuf.cc:79:execute$21594: \wbs_dat_o [31] -> \wbs_dat_o [18]
Added user_proj_example.$auto$insbuf.cc:79:execute$21595: \wbs_dat_o [31] -> \wbs_dat_o [19]
Added user_proj_example.$auto$insbuf.cc:79:execute$21596: \wbs_dat_o [31] -> \wbs_dat_o [20]
Added user_proj_example.$auto$insbuf.cc:79:execute$21597: \wbs_dat_o [31] -> \wbs_dat_o [21]
Added user_proj_example.$auto$insbuf.cc:79:execute$21598: \wbs_dat_o [31] -> \wbs_dat_o [22]
Added user_proj_example.$auto$insbuf.cc:79:execute$21599: \wbs_dat_o [31] -> \wbs_dat_o [23]
Added user_proj_example.$auto$insbuf.cc:79:execute$21600: \wbs_dat_o [31] -> \wbs_dat_o [24]
Added user_proj_example.$auto$insbuf.cc:79:execute$21601: \wbs_dat_o [31] -> \wbs_dat_o [25]
Added user_proj_example.$auto$insbuf.cc:79:execute$21602: \wbs_dat_o [31] -> \wbs_dat_o [26]
Added user_proj_example.$auto$insbuf.cc:79:execute$21603: \wbs_dat_o [31] -> \wbs_dat_o [27]
Added user_proj_example.$auto$insbuf.cc:79:execute$21604: \wbs_dat_o [31] -> \wbs_dat_o [28]
Added user_proj_example.$auto$insbuf.cc:79:execute$21605: \wbs_dat_o [31] -> \wbs_dat_o [29]
Added user_proj_example.$auto$insbuf.cc:79:execute$21606: \wbs_dat_o [31] -> \wbs_dat_o [30]

37. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Warning: Wire user_proj_example.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_proj_example.\wbs_ack_o is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [115] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [114] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [113] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [112] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [97] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [95] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [94] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [93] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [92] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [91] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [90] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [89] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [88] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [87] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [86] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [85] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [84] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [83] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [82] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [81] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [80] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [79] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [78] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [77] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [76] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [75] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [74] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [73] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [72] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [71] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [70] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [69] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [68] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [67] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [66] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [65] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [54] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [53] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [52] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [51] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [50] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [49] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [48] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [47] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [46] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [45] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [44] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [43] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [42] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [41] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [40] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [39] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [38] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [37] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [36] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [35] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [34] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [33] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [32] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [31] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [30] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [29] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [28] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [27] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [26] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [25] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [24] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [23] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [22] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [21] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [20] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [19] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [18] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [17] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [16] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [15] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [14] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [13] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [12] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [11] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [10] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [9] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [8] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [7] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [6] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [5] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [4] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [3] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [2] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [1] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [0] is used but has no driver.
Warning: Wire user_proj_example.\irq [2] is used but has no driver.
Warning: Wire user_proj_example.\irq [1] is used but has no driver.
Warning: Wire user_proj_example.\irq [0] is used but has no driver.
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [36] is used but has no driver.
Warning: Wire user_proj_example.\io_out [35] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [33] is used but has no driver.
Warning: Wire user_proj_example.\io_out [32] is used but has no driver.
Warning: Wire user_proj_example.\io_out [31] is used but has no driver.
Warning: Wire user_proj_example.\io_out [30] is used but has no driver.
Warning: Wire user_proj_example.\io_out [29] is used but has no driver.
Warning: Wire user_proj_example.\io_out [28] is used but has no driver.
Warning: Wire user_proj_example.\io_out [27] is used but has no driver.
Warning: Wire user_proj_example.\io_out [26] is used but has no driver.
Warning: Wire user_proj_example.\io_out [25] is used but has no driver.
Warning: Wire user_proj_example.\io_out [24] is used but has no driver.
Warning: Wire user_proj_example.\io_out [23] is used but has no driver.
Warning: Wire user_proj_example.\io_out [22] is used but has no driver.
Warning: Wire user_proj_example.\io_out [21] is used but has no driver.
Warning: Wire user_proj_example.\io_out [20] is used but has no driver.
Warning: Wire user_proj_example.\io_out [19] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [17] is used but has no driver.
Warning: Wire user_proj_example.\io_out [16] is used but has no driver.
Warning: Wire user_proj_example.\io_out [15] is used but has no driver.
Warning: Wire user_proj_example.\io_out [14] is used but has no driver.
Warning: Wire user_proj_example.\io_out [13] is used but has no driver.
Warning: Wire user_proj_example.\io_out [12] is used but has no driver.
Warning: Wire user_proj_example.\io_out [11] is used but has no driver.
Warning: Wire user_proj_example.\io_out [10] is used but has no driver.
Warning: Wire user_proj_example.\io_out [9] is used but has no driver.
Warning: Wire user_proj_example.\io_out [8] is used but has no driver.
Warning: Wire user_proj_example.\io_out [7] is used but has no driver.
Warning: Wire user_proj_example.\io_out [6] is used but has no driver.
Warning: Wire user_proj_example.\io_out [5] is used but has no driver.
Warning: Wire user_proj_example.\io_out [4] is used but has no driver.
Warning: Wire user_proj_example.\io_out [3] is used but has no driver.
Warning: Wire user_proj_example.\io_out [2] is used but has no driver.
Warning: Wire user_proj_example.\io_out [1] is used but has no driver.
Warning: Wire user_proj_example.\io_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [37] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [36] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [35] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [34] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [33] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [32] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [31] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [30] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [29] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [28] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [27] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [26] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [25] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [24] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [23] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [22] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [21] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [20] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [19] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [18] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [17] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [16] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [15] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [14] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [13] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [12] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [11] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [10] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [9] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [8] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [7] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [6] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [5] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [4] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [3] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [2] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [1] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [0] is used but has no driver.
Found and reported 240 problems.

38. Printing statistics.

=== user_proj_example ===

   Number of wires:               4911
   Number of wire bits:           5501
   Number of public wires:         860
   Number of public wire bits:    1450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5132
     sky130_fd_sc_hd__a2111o_2       4
     sky130_fd_sc_hd__a211o_2        3
     sky130_fd_sc_hd__a211oi_2      10
     sky130_fd_sc_hd__a21bo_2       58
     sky130_fd_sc_hd__a21o_2         3
     sky130_fd_sc_hd__a21oi_2       46
     sky130_fd_sc_hd__a221o_2       50
     sky130_fd_sc_hd__a221oi_2      15
     sky130_fd_sc_hd__a22o_2        53
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a2bb2o_2     428
     sky130_fd_sc_hd__a2bb2oi_2     20
     sky130_fd_sc_hd__a311o_2        6
     sky130_fd_sc_hd__a31o_2        13
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2         5
     sky130_fd_sc_hd__a41o_2        10
     sky130_fd_sc_hd__and2_2        20
     sky130_fd_sc_hd__and3_2         6
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2        74
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1        759
     sky130_fd_sc_hd__buf_2         16
     sky130_fd_sc_hd__conb_1       207
     sky130_fd_sc_hd__dfxtp_2      771
     sky130_fd_sc_hd__dlxtn_1       53
     sky130_fd_sc_hd__inv_2        477
     sky130_fd_sc_hd__inv_4          1
     sky130_fd_sc_hd__mux2_1       141
     sky130_fd_sc_hd__mux2_2         8
     sky130_fd_sc_hd__nand2_2       42
     sky130_fd_sc_hd__nor2_2       101
     sky130_fd_sc_hd__nor3_2         6
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o2111ai_2      8
     sky130_fd_sc_hd__o211a_2       37
     sky130_fd_sc_hd__o211ai_2      17
     sky130_fd_sc_hd__o21a_2        13
     sky130_fd_sc_hd__o21ai_2       37
     sky130_fd_sc_hd__o21ba_2       52
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2      715
     sky130_fd_sc_hd__o221ai_2      16
     sky130_fd_sc_hd__o22a_2       348
     sky130_fd_sc_hd__o22ai_2        7
     sky130_fd_sc_hd__o2bb2a_2      21
     sky130_fd_sc_hd__o2bb2ai_2      3
     sky130_fd_sc_hd__o311a_2        7
     sky130_fd_sc_hd__o31a_2         6
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__o32a_2        25
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2        311
     sky130_fd_sc_hd__or2b_2        31
     sky130_fd_sc_hd__or3_2         34
     sky130_fd_sc_hd__or3b_2         2
     sky130_fd_sc_hd__or4_2         22
     sky130_fd_sc_hd__or4b_2         2
     sky130_fd_sc_hd__or4bb_2        3

   Chip area for module '\user_proj_example': 51344.243200

39. Executing Verilog backend.
Dumping module `\user_proj_example'.

Warnings: 306 unique messages, 509 total
End of script. Logfile hash: fd016fb9f7, CPU: user 5.83s system 0.06s, MEM: 58.93 MB peak
Yosys 0.9+4052 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)
Time spent: 63% 2x abc (9 sec), 8% 2x write_verilog (1 sec), ...
[36m[INFO]: Changing netlist from 0 to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v[39m
[36m[INFO]: Running Static Timing Analysis...[39m
[36m[INFO]: current step index: 2[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
set_units -time ns
create_clock -name wb_clk_i -period 40 {wb_clk_i }
set_timing_derate -early 0.9
set_timing_derate -late  1.1
set_clock_uncertainty  0.25 [get_clocks wb_clk_i]
set_clock_transition 0.15         [get_clocks wb_clk_i]
# --------------------------------- GLOABAL -------------------------------------------------------
# --------------------------------- PIN SPECIFIC VALUES----------------------------------------------------
# set input delay
set_input_delay -clock wb_clk_i 2  [get_ports wb_rst_i]
set_input_delay -clock wb_clk_i 2  [get_ports wbs_stb_i]
set_input_delay -clock wb_clk_i 2  [get_ports wbs_cyc_i]
set_input_delay -clock wb_clk_i 2  [get_ports wbs_dat_i*]
set_input_delay -clock wb_clk_i 2  [get_ports wbs_adr_i*]
set_input_delay -clock wb_clk_i 2  [get_ports wbs_sel_i*]
set_input_delay -clock wb_clk_i 2  [get_ports wbs_we_i]
set_input_delay -clock wb_clk_i 2  [get_ports la_data_i*]
set_input_delay -clock wb_clk_i 2  [get_ports la_oenb*]
# set input driving cell
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wb_rst_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_stb_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_cyc_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_we_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_sel_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_dat_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_adr_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports la_data_in*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports la_data_oenb*]
[WARNING STA-0337] port 'la_data_oenb*' not found.
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports io_in*]
# set input delay and driving cell for the external inputs of Mega Project Area
set_input_delay  -clock wb_clk_i                  2   [get_ports io_in*]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8   [get_ports io_in*]
#set outputa  delays to the Caravel (by default calculated by RCX)
set_output_delay -clock wb_clk_i 2 [get_ports wbs_ack_o*]
set_output_delay -clock wb_clk_i 2 [get_ports wbs_dat_o*]
set_output_delay -clock wb_clk_i 2 [get_ports la_data_out*]
set_output_delay -clock wb_clk_i 2 [get_ports irq*]
#
# # outputs loads to the Caravel SoC
set_load 0.035 [get_ports wbs_ack_o*]
set_load 0.035 [get_ports wbs_dat_o*]
set_load 0.035 [get_ports la_data_out*]
set_load 0.035 [get_ports irq*]
# set outputs delay for the external outputs of Mega Project Area
set_output_delay -clock wb_clk_i   2 [get_ports io_out*]
set_output_delay -clock wb_clk_i   2 [get_ports io_oeb*]
# set load to the capacitance of "sky130_fd_sc_hd__mux2_1"
set_load 0.035 [get_ports io_out*]
set_load 0.035 [get_ports io_oeb*]
#
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _8370_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _8370_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _8370_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.08    0.35    0.35 ^ _8370_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.01                           mic.cnt1[0] (net)
                  0.08    0.00    0.35 ^ _6142_/A (sky130_fd_sc_hd__nor2_2)
                  0.02    0.04    0.38 v _6142_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           _0175_ (net)
                  0.02    0.00    0.38 v _8370_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.38   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _8370_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: _8374_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: _8374_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                  0.15    0.00   20.00 ^ _8374_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.08    0.35   20.35 ^ _8374_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.01                           mic.cnt2[0] (net)
                  0.08    0.00   20.35 ^ _6133_/A (sky130_fd_sc_hd__nor2_2)
                  0.02    0.04   20.38 v _6133_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           _0179_ (net)
                  0.02    0.00   20.38 v _8374_/D (sky130_fd_sc_hd__dfxtp_2)
                                 20.38   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.25   20.25   clock uncertainty
                          0.00   20.25   clock reconvergence pessimism
                                 20.25 ^ _8374_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01   20.24   library hold time
                                 20.24   data required time
-----------------------------------------------------------------------------
                                 20.24   data required time
                                -20.38   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: _8360_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _8360_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _8360_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.09    0.35    0.35 ^ _8360_/Q (sky130_fd_sc_hd__dfxtp_2)
     5    0.02                           pcmclk.count[0] (net)
                  0.09    0.00    0.35 ^ _6188_/A (sky130_fd_sc_hd__nor2_2)
                  0.03    0.04    0.39 v _6188_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           _0165_ (net)
                  0.03    0.00    0.39 v _8360_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.39   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _8360_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: _9102_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _9102_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _9102_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.03    0.31    0.31 v _9102_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.00                           soc1.timer[4] (net)
                  0.03    0.00    0.31 v _4096_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.04    0.35 ^ _4096_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _0970_ (net)
                  0.04    0.00    0.35 ^ _4138_/A1 (sky130_fd_sc_hd__a211oi_2)
                  0.03    0.04    0.39 v _4138_/Y (sky130_fd_sc_hd__a211oi_2)
     1    0.00                           _0907_ (net)
                  0.03    0.00    0.39 v _9102_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.39   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _9102_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: _9104_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _9104_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _9104_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.03    0.31    0.31 v _9104_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.00                           soc1.timer[6] (net)
                  0.03    0.00    0.31 v _4094_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.05    0.36 ^ _4094_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _0968_ (net)
                  0.05    0.00    0.36 ^ _4135_/A1 (sky130_fd_sc_hd__a211oi_2)
                  0.03    0.04    0.40 v _4135_/Y (sky130_fd_sc_hd__a211oi_2)
     1    0.00                           _0909_ (net)
                  0.03    0.00    0.40 v _9104_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.40   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _9104_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.43    0.33    2.33 ^ wb_rst_i (in)
    81    0.30                           wb_rst_i (net)
                  0.43    0.00    2.33 ^ _4055_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.06    2.39 v _4055_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _0944_ (net)
                  0.07    0.00    2.39 v _4056_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.16    2.55 v _4056_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _0945_ (net)
                  0.08    0.00    2.55 v _4470_/A (sky130_fd_sc_hd__buf_1)
                  0.13    0.20    2.75 v _4470_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _1315_ (net)
                  0.13    0.00    2.75 v _5774_/A (sky130_fd_sc_hd__nand2_2)
                  0.04    0.08    2.83 ^ _5774_/Y (sky130_fd_sc_hd__nand2_2)
     1    0.00                           _2054_ (net)
                  0.04    0.00    2.83 ^ _5777_/A4 (sky130_fd_sc_hd__a41o_2)
                  0.05    0.21    3.04 ^ _5777_/X (sky130_fd_sc_hd__a41o_2)
     1    0.00                           _2057_ (net)
                  0.05    0.00    3.04 ^ _5778_/A (sky130_fd_sc_hd__inv_2)
                  0.01    0.03    3.07 v _5778_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0335_ (net)
                  0.01    0.00    3.07 v _8530_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.07   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.07   19.68   library setup time
                                 19.68   data required time
-----------------------------------------------------------------------------
                                 19.68   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                 16.61   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8377_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.43    0.33    2.33 ^ wb_rst_i (in)
    81    0.30                           wb_rst_i (net)
                  0.43    0.00    2.33 ^ _6120_/A (sky130_fd_sc_hd__or2_2)
                  0.07    0.24    2.57 ^ _6120_/X (sky130_fd_sc_hd__or2_2)
     2    0.01                           _2246_ (net)
                  0.07    0.00    2.57 ^ _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.61 v _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.03    0.00    2.61 v _6123_/B1 (sky130_fd_sc_hd__o311a_2)
                  0.05    0.12    2.74 v _6123_/X (sky130_fd_sc_hd__o311a_2)
     1    0.00                           _0182_ (net)
                  0.05    0.00    2.74 v _8377_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.74   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _8377_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09   19.66   library setup time
                                 19.66   data required time
-----------------------------------------------------------------------------
                                 19.66   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                 16.92   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8376_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.43    0.33    2.33 ^ wb_rst_i (in)
    81    0.30                           wb_rst_i (net)
                  0.43    0.00    2.33 ^ _6120_/A (sky130_fd_sc_hd__or2_2)
                  0.07    0.24    2.57 ^ _6120_/X (sky130_fd_sc_hd__or2_2)
     2    0.01                           _2246_ (net)
                  0.07    0.00    2.57 ^ _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.61 v _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.03    0.00    2.61 v _6127_/C1 (sky130_fd_sc_hd__o221a_2)
                  0.04    0.11    2.72 v _6127_/X (sky130_fd_sc_hd__o221a_2)
     1    0.00                           _0181_ (net)
                  0.04    0.00    2.72 v _8376_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.72   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _8376_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09   19.66   library setup time
                                 19.66   data required time
-----------------------------------------------------------------------------
                                 19.66   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                 16.94   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8375_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.43    0.33    2.33 ^ wb_rst_i (in)
    81    0.30                           wb_rst_i (net)
                  0.43    0.00    2.33 ^ _6120_/A (sky130_fd_sc_hd__or2_2)
                  0.07    0.24    2.57 ^ _6120_/X (sky130_fd_sc_hd__or2_2)
     2    0.01                           _2246_ (net)
                  0.07    0.00    2.57 ^ _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.61 v _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.03    0.00    2.61 v _6130_/C1 (sky130_fd_sc_hd__o211a_2)
                  0.04    0.11    2.72 v _6130_/X (sky130_fd_sc_hd__o211a_2)
     1    0.00                           _0180_ (net)
                  0.04    0.00    2.72 v _8375_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.72   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _8375_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09   19.66   library setup time
                                 19.66   data required time
-----------------------------------------------------------------------------
                                 19.66   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                 16.95   slack (MET)


Startpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                  0.15    0.00   20.00 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.39   20.39 v _8530_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           mic.tmp2 (net)
                  0.04    0.00   20.39 v _7990_/A (sky130_fd_sc_hd__nor2_2)
                  0.39    0.36   20.75 ^ _7990_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.04                           io_out[0] (net)
                  0.39    0.00   20.75 ^ io_out[0] (out)
                                 20.75   data arrival time

                  0.15   40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -2.00   37.75   output external delay
                                 37.75   data required time
-----------------------------------------------------------------------------
                                 37.75   data required time
                                -20.75   data arrival time
-----------------------------------------------------------------------------
                                 17.00   slack (MET)


max_report_end
timing_report

===========================================================================
report_checks -unique
============================================================================
No paths found.
timing_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.43    0.33    2.33 ^ wb_rst_i (in)
    81    0.30                           wb_rst_i (net)
                  0.43    0.00    2.33 ^ _4055_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.06    2.39 v _4055_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _0944_ (net)
                  0.07    0.00    2.39 v _4056_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.16    2.55 v _4056_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _0945_ (net)
                  0.08    0.00    2.55 v _4470_/A (sky130_fd_sc_hd__buf_1)
                  0.13    0.20    2.75 v _4470_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _1315_ (net)
                  0.13    0.00    2.75 v _5774_/A (sky130_fd_sc_hd__nand2_2)
                  0.04    0.08    2.83 ^ _5774_/Y (sky130_fd_sc_hd__nand2_2)
     1    0.00                           _2054_ (net)
                  0.04    0.00    2.83 ^ _5777_/A4 (sky130_fd_sc_hd__a41o_2)
                  0.05    0.21    3.04 ^ _5777_/X (sky130_fd_sc_hd__a41o_2)
     1    0.00                           _2057_ (net)
                  0.05    0.00    3.04 ^ _5778_/A (sky130_fd_sc_hd__inv_2)
                  0.01    0.03    3.07 v _5778_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0335_ (net)
                  0.01    0.00    3.07 v _8530_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.07   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.07   19.68   library setup time
                                 19.68   data required time
-----------------------------------------------------------------------------
                                 19.68   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                 16.61   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_4051_/A                                1.50    2.21   -0.71 (VIOLATED)
_4059_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4060_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4061_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4067_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4068_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4069_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4070_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4071_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4077_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4078_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4079_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4080_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4081_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4084_/A1                               1.50    2.21   -0.71 (VIOLATED)
_4085_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5249_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5251_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5252_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5254_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5255_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5256_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5259_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5260_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5262_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5263_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5264_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5266_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5267_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5269_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5270_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5271_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5273_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5274_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5277_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5278_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5279_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5281_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5282_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5284_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5285_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5286_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5288_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5289_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5291_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5292_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5299_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5305_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5310_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5316_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5321_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5326_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5331_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5340_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5345_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5349_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5353_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5359_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5365_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5373_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5386_/B1                               1.50    2.21   -0.71 (VIOLATED)
_5387_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5391_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5392_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5394_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5395_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5396_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5398_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5399_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5401_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5402_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5403_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5405_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5406_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5409_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5410_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5411_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5413_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5414_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5416_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5417_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5418_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5420_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5421_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5423_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5424_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5425_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5428_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5429_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5431_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5432_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5433_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5435_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5436_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5438_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5439_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5440_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5442_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5443_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5446_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5447_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5448_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5450_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5451_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5453_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5454_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5455_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5457_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5458_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5459_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5461_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5462_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5465_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5466_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5467_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5469_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5470_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5472_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5473_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5474_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5476_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5477_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5479_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5480_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5481_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5484_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5485_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5487_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5488_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5489_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5491_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5492_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5494_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5495_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5496_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5498_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5499_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5502_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5503_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5504_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5506_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5507_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5509_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5510_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5511_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5513_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5514_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5516_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5517_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5518_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5520_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5521_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5523_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5524_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5525_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5527_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5528_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5530_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5531_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5532_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5533_/A1                               1.50    2.21   -0.71 (VIOLATED)
_5631_/A                                1.50    2.21   -0.71 (VIOLATED)
_5708_/C                                1.50    2.21   -0.71 (VIOLATED)
_5742_/A                                1.50    2.21   -0.71 (VIOLATED)
_6066_/A                                1.50    2.21   -0.71 (VIOLATED)
_7994_/A2                               1.50    2.21   -0.71 (VIOLATED)
_8359_/Q                                1.50    2.21   -0.70 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_8359_/Q                                0.30    0.45   -0.14 (VIOLATED)


===========================================================================
max slew violation count 167
max fanout violation count 0
max cap violation count 1
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 16.61

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.14
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_9162_/GATE_N v
   1.66
_8383_/CLK ^
   0.00      0.00       1.66

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             8.89e-04   4.42e-05   6.83e-09   9.34e-04  78.0%
Combinational          1.76e-04   8.79e-05   1.32e-08   2.64e-04  22.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.07e-03   1.32e-04   2.00e-08   1.20e-03 100.0%
                          89.0%      11.0%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 0 u^2 100% utilization.
area_report_end
[36m[INFO]: Synthesis was successful[39m
[36m[INFO]: Running Floorplanning...[39m
[36m[INFO]: Running Initial Floorplanning...[39m
[36m[INFO]: current step index: 3[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
set_units -time ns
create_clock -name wb_clk_i -period 40 {wb_clk_i }
set_timing_derate -early 0.9
set_timing_derate -late  1.1
set_clock_uncertainty  0.25 [get_clocks wb_clk_i]
set_clock_transition 0.15         [get_clocks wb_clk_i]
# --------------------------------- GLOABAL -------------------------------------------------------
# --------------------------------- PIN SPECIFIC VALUES----------------------------------------------------
# set input delay
set_input_delay -clock wb_clk_i 2  [get_ports wb_rst_i]
set_input_delay -clock wb_clk_i 2  [get_ports wbs_stb_i]
set_input_delay -clock wb_clk_i 2  [get_ports wbs_cyc_i]
set_input_delay -clock wb_clk_i 2  [get_ports wbs_dat_i*]
set_input_delay -clock wb_clk_i 2  [get_ports wbs_adr_i*]
set_input_delay -clock wb_clk_i 2  [get_ports wbs_sel_i*]
set_input_delay -clock wb_clk_i 2  [get_ports wbs_we_i]
set_input_delay -clock wb_clk_i 2  [get_ports la_data_i*]
set_input_delay -clock wb_clk_i 2  [get_ports la_oenb*]
# set input driving cell
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wb_rst_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_stb_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_cyc_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_we_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_sel_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_dat_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_adr_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports la_data_in*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports la_data_oenb*]
[WARNING STA-0337] port 'la_data_oenb*' not found.
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports io_in*]
# set input delay and driving cell for the external inputs of Mega Project Area
set_input_delay  -clock wb_clk_i                  2   [get_ports io_in*]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8   [get_ports io_in*]
#set outputa  delays to the Caravel (by default calculated by RCX)
set_output_delay -clock wb_clk_i 2 [get_ports wbs_ack_o*]
set_output_delay -clock wb_clk_i 2 [get_ports wbs_dat_o*]
set_output_delay -clock wb_clk_i 2 [get_ports la_data_out*]
set_output_delay -clock wb_clk_i 2 [get_ports irq*]
#
# # outputs loads to the Caravel SoC
set_load 0.035 [get_ports wbs_ack_o*]
set_load 0.035 [get_ports wbs_dat_o*]
set_load 0.035 [get_ports la_data_out*]
set_load 0.035 [get_ports irq*]
# set outputs delay for the external outputs of Mega Project Area
set_output_delay -clock wb_clk_i   2 [get_ports io_out*]
set_output_delay -clock wb_clk_i   2 [get_ports io_oeb*]
# set load to the capacitance of "sky130_fd_sc_hd__mux2_1"
set_load 0.035 [get_ports io_out*]
set_load 0.035 [get_ports io_oeb*]
#
[INFO IFP-0001] Added 212 rows of 1932 sites.
[36m[INFO]: Core area width: 888.96[39m
[36m[INFO]: Core area height: 578.24[39m
[36m[INFO]: Final Vertical PDN Offset: 16.32[39m
[36m[INFO]: Final Horizontal PDN Offset: 16.65[39m
[36m[INFO]: Final Vertical PDN Pitch: 153.6[39m
[36m[INFO]: Final Horizontal PDN Pitch: 153.18[39m
[36m[INFO]: Changing layout from 0 to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-verilog2def_openroad.def[39m
[36m[INFO]: current step index: 4[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-verilog2def_openroad.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 5132 components and 39605 component-terminals.
[INFO ODB-0133]     Created 5501 nets and 18870 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-verilog2def_openroad.def
Top-level design name: user_proj_example
Warning: Some pins weren't matched by the config file
Those are: ['vccd1', 'vssd1']
Assigning random sides to the above pins
Block boundaries: 0 0 900000 600000
Writing /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-ioPlacer.def...
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-verilog2def_openroad.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-ioPlacer.def[39m
[36m[INFO]: Running Tap/Decap Insertion...[39m
[36m[INFO]: current step index: 5[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-ioPlacer.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 5132 components and 39605 component-terminals.
[INFO ODB-0133]     Created 5501 nets and 18870 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-ioPlacer.def
[WARNING TAP-0014] endcap_cpp option is deprecated.
[INFO TAP-0001] Found 0 macro blocks.
[INFO TAP-0002] Original rows: 212
[INFO TAP-0003] Created 0 rows for a total of 212 rows.
[INFO TAP-0004] Inserted 424 endcaps.
[INFO TAP-0005] Inserted 7276 tapcells.
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-ioPlacer.def to /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def[39m
[36m[INFO]: Power planning the following nets[39m
[36m[INFO]: Power: vccd1[39m
[36m[INFO]: Ground: vssd1[39m
[36m[INFO]: Generating PDN...[39m
[36m[INFO]: current step index: 6[39m
[36m[INFO]: current step index: 7[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 12832 components and 55853 component-terminals.
[INFO ODB-0133]     Created 5501 nets and 18870 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def
[INFO PDN-0016] Power Delivery Network Generator: Generating PDN
  config: /openlane/scripts/openroad/or_pdn_cfg.tcl
[INFO PDN-0008] Design name is user_proj_example.
[INFO PDN-0009] Reading technology data.
[INFO PDN-0011] ****** INFO ******
Type: stdcell, stdcell_grid
    Stdcell Rails
      Layer: met1  -  width: 0.480  pitch: 5.440 
    Straps
      Layer: met4  -  width: 1.600  pitch: 153.600  offset: 16.320 
    Connect: {met1 met4}
Type: macro, CORE_macro_grid_1
    Macro orientation: R0 R180 MX MY R90 R270 MXR90 MYR90
    Straps
    Connect: {met4_PIN_ver met5}
[INFO PDN-0012] **** END INFO ****
[INFO PDN-0013] Inserting stdcell grid - stdcell_grid.
[INFO PDN-0015] Writing to database.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net vccd1 is not explicitly set.
[WARNING PSM-0022] Using voltage 1.800V for VDD network.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] VSRC location at (5.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 10.800um).
[WARNING PSM-0030] VSRC location at (285.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 151.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 291.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 432.000um).
[INFO PSM-0031] Number of PDN nodes on net vccd1 = 21954.
[INFO PSM-0064] Number of voltage sources = 4.
[INFO PSM-0040] All PDN stripes on net vccd1 are connected.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net vssd1 is not explicitly set.
[WARNING PSM-0021] Using voltage 0.000V for ground network.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] VSRC location at (5.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 10.800um).
[WARNING PSM-0030] VSRC location at (285.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 151.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 291.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 432.000um).
[INFO PSM-0031] Number of PDN nodes on net vssd1 = 22155.
[INFO PSM-0064] Number of voltage sources = 4.
[INFO PSM-0040] All PDN stripes on net vssd1 are connected.
[INFO]: Setting RC values...
[INFO PSM-0002] Output voltage file is specified as: /project/openlane/user_proj_example/runs/user_proj_example/reports/floorplan/7-pdn.pga.rpt.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net vccd1 is not explicitly set.
[WARNING PSM-0022] Using voltage 1.800V for VDD network.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] VSRC location at (5.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 10.800um).
[WARNING PSM-0030] VSRC location at (285.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 151.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 291.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 432.000um).
[INFO PSM-0031] Number of PDN nodes on net vccd1 = 21954.
[WARNING PSM-0024] Instance _4051_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4052_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4053_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4054_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4055_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4056_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4057_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4058_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4059_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4060_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4061_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4062_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4063_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4064_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4065_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4066_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4067_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4068_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4069_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4070_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4071_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4072_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4073_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4074_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4075_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4076_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4077_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4078_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4079_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4080_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4081_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4082_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4083_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4084_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4085_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4086_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4087_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4088_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4089_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4090_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4091_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4092_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4093_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4094_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4095_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4096_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4097_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4098_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4099_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4100_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4101_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4102_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4103_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4104_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4105_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4106_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4107_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4108_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4109_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4110_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4111_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4112_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4113_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4114_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4115_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4116_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4117_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4118_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4119_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4120_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4121_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4122_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4123_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4124_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4125_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4126_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4127_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4128_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4129_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4130_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4131_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4132_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4133_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4134_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4135_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4136_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4137_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4138_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4139_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4140_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4141_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4142_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4143_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4144_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4145_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4146_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4147_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4148_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4149_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4150_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4151_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4152_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4153_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4154_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4155_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4156_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4157_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4158_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4159_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4160_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4161_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4162_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4163_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4164_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4165_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4166_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4167_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4168_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4169_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4170_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4171_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4172_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4173_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4174_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4175_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4176_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4177_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4178_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4179_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4180_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4181_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4182_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4183_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4184_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4185_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4186_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4187_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4188_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4189_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4190_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4191_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4192_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4193_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4194_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4195_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4196_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4197_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4198_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4199_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4200_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4201_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4202_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4203_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4204_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4205_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4206_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4207_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4208_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4209_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4210_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4211_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4212_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4213_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4214_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4215_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4216_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4217_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4218_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4219_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4220_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4221_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4222_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4223_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4224_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4225_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4226_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4227_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4228_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4229_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4230_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4231_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4232_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4233_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4234_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4235_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4236_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4237_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4238_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4239_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4240_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4241_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4242_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4243_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4244_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4245_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4246_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4247_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4248_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4249_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4250_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4251_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4252_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4253_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4254_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4255_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4256_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4257_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4258_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4259_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4260_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4261_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4262_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4263_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4264_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4265_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4266_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4267_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4268_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4269_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4270_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4271_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4272_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4273_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4274_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4275_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4276_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4277_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4278_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4279_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4280_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4281_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4282_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4283_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4284_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4285_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4286_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4287_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4288_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4289_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4290_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4291_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4292_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4293_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4294_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4295_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4296_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4297_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4298_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4299_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4300_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4301_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4302_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4303_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4304_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4305_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4306_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4307_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4308_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4309_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4310_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4311_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4312_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4313_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4314_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4315_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4316_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4317_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4318_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4319_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4320_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4321_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4322_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4323_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4324_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4325_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4326_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4327_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4328_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4329_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4330_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4331_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4332_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4333_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4334_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4335_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4336_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4337_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4338_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4339_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4340_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4341_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4342_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4343_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4344_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4345_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4346_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4347_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4348_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4349_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4350_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4351_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4352_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4353_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4354_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4355_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4356_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4357_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4358_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4359_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4360_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4361_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4362_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4363_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4364_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4365_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4366_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4367_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4368_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4369_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4370_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4371_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4372_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4373_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4374_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4375_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4376_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4377_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4378_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4379_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4380_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4381_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4382_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4383_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4384_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4385_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4386_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4387_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4388_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4389_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4390_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4391_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4392_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4393_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4394_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4395_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4396_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4397_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4398_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4399_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4400_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4401_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4402_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4403_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4404_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4405_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4406_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4407_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4408_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4409_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4410_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4411_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4412_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4413_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4414_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4415_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4416_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4417_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4418_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4419_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4420_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4421_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4422_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4423_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4424_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4425_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4426_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4427_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4428_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4429_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4430_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4431_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4432_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4433_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4434_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4435_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4436_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4437_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4438_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4439_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4440_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4441_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4442_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4443_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4444_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4445_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4446_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4447_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4448_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4449_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4450_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4451_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4452_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4453_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4454_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4455_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4456_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4457_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4458_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4459_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4460_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4461_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4462_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4463_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4464_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4465_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4466_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4467_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4468_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4469_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4470_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4471_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4472_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4473_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4474_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4475_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4476_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4477_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4478_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4479_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4480_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4481_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4482_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4483_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4484_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4485_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4486_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4487_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4488_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4489_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4490_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4491_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4492_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4493_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4494_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4495_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4496_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4497_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4498_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4499_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4500_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4501_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4502_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4503_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4504_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4505_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4506_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4507_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4508_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4509_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4510_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4511_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4512_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4513_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4514_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4515_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4516_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4517_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4518_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4519_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4520_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4521_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4522_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4523_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4524_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4525_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4526_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4527_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4528_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4529_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4530_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4531_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4532_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4533_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4534_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4535_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4536_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4537_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4538_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4539_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4540_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4541_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4542_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4543_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4544_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4545_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4546_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4547_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4548_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4549_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4550_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4551_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4552_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4553_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4554_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4555_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4556_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4557_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4558_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4559_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4560_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4561_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4562_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4563_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4564_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4565_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4566_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4567_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4568_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4569_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4570_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4571_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4572_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4573_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4574_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4575_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4576_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4577_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4578_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4579_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4580_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4581_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4582_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4583_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4584_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4585_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4586_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4587_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4588_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4589_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4590_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4591_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4592_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4593_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4594_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4595_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4596_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4597_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4598_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4599_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4600_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4601_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4602_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4603_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4604_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4605_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4606_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4607_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4608_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4609_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4610_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4611_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4612_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4613_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4614_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4615_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4616_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4617_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4618_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4619_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4620_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4621_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4622_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4623_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4624_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4625_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4626_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4627_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4628_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4629_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4630_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4631_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4632_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4633_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4634_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4635_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4636_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4637_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4638_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4639_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4640_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4641_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4642_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4643_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4644_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4645_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4646_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4647_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4648_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4649_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4650_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4651_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4652_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4653_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4654_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4655_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4656_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4657_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4658_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4659_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4660_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4661_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4662_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4663_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4664_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4665_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4666_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4667_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4668_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4669_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4670_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4671_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4672_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4673_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4674_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4675_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4676_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4677_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4678_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4679_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4680_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4681_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4682_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4683_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4684_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4685_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4686_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4687_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4688_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4689_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4690_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4691_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4692_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4693_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4694_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4695_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4696_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4697_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4698_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4699_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4700_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4701_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4702_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4703_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4704_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4705_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4706_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4707_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4708_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4709_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4710_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4711_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4712_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4713_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4714_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4715_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4716_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4717_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4718_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4719_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4720_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4721_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4722_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4723_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4724_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4725_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4726_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4727_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4728_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4729_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4730_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4731_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4732_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4733_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4734_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4735_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4736_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4737_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4738_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4739_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4740_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4741_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4742_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4743_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4744_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4745_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4746_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4747_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4748_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4749_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4750_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4751_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4752_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4753_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4754_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4755_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4756_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4757_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4758_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4759_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4760_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4761_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4762_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4763_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4764_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4765_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4766_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4767_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4768_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4769_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4770_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4771_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4772_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4773_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4774_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4775_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4776_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4777_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4778_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4779_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4780_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4781_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4782_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4783_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4784_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4785_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4786_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4787_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4788_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4789_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4790_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4791_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4792_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4793_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4794_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4795_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4796_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4797_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4798_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4799_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4800_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4801_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4802_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4803_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4804_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4805_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4806_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4807_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4808_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4809_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4810_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4811_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4812_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4813_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4814_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4815_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4816_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4817_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4818_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4819_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4820_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4821_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4822_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4823_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4824_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4825_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4826_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4827_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4828_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4829_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4830_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4831_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4832_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4833_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4834_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4835_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4836_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4837_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4838_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4839_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4840_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4841_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4842_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4843_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4844_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4845_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4846_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4847_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4848_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4849_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4850_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4851_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4852_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4853_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4854_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4855_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4856_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4857_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4858_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4859_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4860_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4861_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4862_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4863_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4864_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4865_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4866_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4867_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4868_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4869_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4870_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4871_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4872_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4873_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4874_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4875_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4876_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4877_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4878_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4879_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4880_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4881_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4882_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4883_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4884_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4885_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4886_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4887_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4888_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4889_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4890_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4891_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4892_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4893_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4894_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4895_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4896_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4897_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4898_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4899_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4900_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4901_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4902_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4903_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4904_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4905_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4906_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4907_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4908_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4909_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4910_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4911_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4912_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4913_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4914_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4915_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4916_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4917_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4918_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4919_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4920_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4921_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4922_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4923_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4924_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4925_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4926_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4927_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4928_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4929_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4930_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4931_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4932_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4933_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4934_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4935_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4936_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4937_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4938_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4939_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4940_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4941_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4942_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4943_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4944_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4945_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4946_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4947_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4948_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4949_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4950_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4951_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4952_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4953_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4954_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4955_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4956_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4957_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4958_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4959_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4960_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4961_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4962_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4963_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4964_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4965_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4966_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4967_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4968_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4969_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4970_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4971_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4972_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4973_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4974_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4975_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4976_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4977_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4978_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4979_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4980_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4981_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4982_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4983_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4984_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4985_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4986_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4987_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4988_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4989_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4990_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4991_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4992_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4993_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4994_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4995_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4996_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4997_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4998_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _4999_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5000_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5001_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5002_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5003_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5004_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5005_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5006_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5007_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5008_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5009_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5010_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5011_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5012_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5013_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5014_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5015_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5016_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5017_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5018_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5019_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5020_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5021_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5022_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5023_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5024_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5025_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5026_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5027_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5028_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5029_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5030_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5031_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5032_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5033_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5034_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5035_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5036_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5037_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5038_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5039_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5040_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5041_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5042_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5043_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5044_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5045_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5046_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5047_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5048_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5049_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _5050_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] message limit reached, this message will no longer print
[INFO PSM-0064] Number of voltage sources = 4.
[INFO PSM-0040] All PDN stripes on net vccd1 are connected.
########## IR report #################
Worstcase voltage: 1.80e+00 V
Average IR drop  : 5.52e-10 V
Worstcase IR drop: 1.20e-07 V
######################################
[36m[INFO]: PDN generation was successful.[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def[39m
[36m[INFO]: Running Placement...[39m
[36m[INFO]: Running Global Placement...[39m
[36m[INFO]: current step index: 8[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 12832 components and 55853 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 36776 connections.
[INFO ODB-0133]     Created 5499 nets and 18870 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 894240 587520
[INFO GPL-0006] NumInstances: 12832
[INFO GPL-0007] NumPlaceInstances: 5132
[INFO GPL-0008] NumFixedInstances: 7700
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 5499
[INFO GPL-0011] NumPins: 19477
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 900000 600000
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 894240 587520
[INFO GPL-0016] CoreArea: 512471500800
[INFO GPL-0017] NonPlaceInstsArea: 10695257600
[INFO GPL-0018] PlaceInstsArea: 51344243200
[INFO GPL-0019] Util(%): 10.23
[INFO GPL-0020] StdInstsArea: 51344243200
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG Error: 0.01985629 HPWL: 199805850
[InitialPlace]  Iter: 2 CG Error: 0.00244841 HPWL: 77853717
[InitialPlace]  Iter: 3 CG Error: 0.00021226 HPWL: 60775485
[InitialPlace]  Iter: 4 CG Error: 0.00001601 HPWL: 54230399
[InitialPlace]  Iter: 5 CG Error: 0.00000472 HPWL: 48784008
[INFO GPL-0031] FillerInit: NumGCells: 17912
[INFO GPL-0032] FillerInit: NumGNets: 5499
[INFO GPL-0033] FillerInit: NumGPins: 19477
[INFO GPL-0023] TargetDensity: 0.35
[INFO GPL-0024] AveragePlaceInstArea: 10004723
[INFO GPL-0025] IdealBinArea: 28584924
[INFO GPL-0026] IdealBinCnt: 17928
[INFO GPL-0027] TotalBinArea: 512471500800
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 6944 4505
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.979311 HPWL: 17942014
[NesterovSolve] Iter: 10 overflow: 0.973193 HPWL: 20151174
[NesterovSolve] Iter: 20 overflow: 0.9697 HPWL: 21010752
[NesterovSolve] Iter: 30 overflow: 0.967685 HPWL: 21790436
[NesterovSolve] Iter: 40 overflow: 0.966814 HPWL: 22443431
[NesterovSolve] Iter: 50 overflow: 0.965592 HPWL: 22938826
[NesterovSolve] Iter: 60 overflow: 0.964906 HPWL: 23236593
[NesterovSolve] Iter: 70 overflow: 0.964426 HPWL: 23376265
[NesterovSolve] Iter: 80 overflow: 0.964076 HPWL: 23443110
[NesterovSolve] Iter: 90 overflow: 0.963203 HPWL: 23496807
[NesterovSolve] Iter: 100 overflow: 0.962732 HPWL: 23575498
[NesterovSolve] Iter: 110 overflow: 0.96217 HPWL: 23691808
[NesterovSolve] Iter: 120 overflow: 0.961263 HPWL: 23845558
[NesterovSolve] Iter: 130 overflow: 0.960499 HPWL: 24037398
[NesterovSolve] Iter: 140 overflow: 0.96017 HPWL: 24247969
[NesterovSolve] Iter: 150 overflow: 0.959637 HPWL: 24489231
[NesterovSolve] Iter: 160 overflow: 0.958562 HPWL: 24787830
[NesterovSolve] Iter: 170 overflow: 0.957879 HPWL: 25194687
[NesterovSolve] Iter: 180 overflow: 0.956351 HPWL: 25811562
[NesterovSolve] Iter: 190 overflow: 0.95505 HPWL: 26760542
[NesterovSolve] Iter: 200 overflow: 0.951981 HPWL: 28224045
[NesterovSolve] Iter: 210 overflow: 0.948069 HPWL: 30446130
[NesterovSolve] Iter: 220 overflow: 0.941428 HPWL: 33735226
[NesterovSolve] Iter: 230 overflow: 0.931216 HPWL: 38383862
[NesterovSolve] Iter: 240 overflow: 0.916393 HPWL: 44153093
[NesterovSolve] Iter: 250 overflow: 0.897573 HPWL: 50586019
[NesterovSolve] Iter: 260 overflow: 0.879031 HPWL: 57070682
[NesterovSolve] Iter: 270 overflow: 0.858436 HPWL: 64671106
[NesterovSolve] Iter: 280 overflow: 0.835915 HPWL: 73780460
[NesterovSolve] Iter: 290 overflow: 0.804698 HPWL: 83723198
[INFO GPL-0100] worst slack 1e+30
[WARNING GPL-0102] No slacks found. Timing-driven mode disabled.
[NesterovSolve] Iter: 300 overflow: 0.773565 HPWL: 93848128
[NesterovSolve] Iter: 310 overflow: 0.745078 HPWL: 97304132
[NesterovSolve] Iter: 320 overflow: 0.70568 HPWL: 103537051
[NesterovSolve] Iter: 330 overflow: 0.667062 HPWL: 110173117
[NesterovSolve] Iter: 340 overflow: 0.631017 HPWL: 116196262
[NesterovSolve] Snapshot saved at iter = 347
[NesterovSolve] Iter: 350 overflow: 0.588242 HPWL: 121212741
[NesterovSolve] Iter: 360 overflow: 0.545982 HPWL: 126330841
[NesterovSolve] Iter: 370 overflow: 0.499309 HPWL: 131491422
[NesterovSolve] Iter: 380 overflow: 0.4565 HPWL: 135610652
[NesterovSolve] Iter: 390 overflow: 0.408451 HPWL: 138993762
[NesterovSolve] Iter: 400 overflow: 0.364195 HPWL: 142617785
[NesterovSolve] Iter: 410 overflow: 0.322327 HPWL: 145486930
[NesterovSolve] Iter: 420 overflow: 0.286913 HPWL: 147751726
[NesterovSolve] Iter: 430 overflow: 0.255539 HPWL: 149713916
[NesterovSolve] Iter: 440 overflow: 0.22763 HPWL: 149041241
[NesterovSolve] Iter: 450 overflow: 0.202627 HPWL: 150811138
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GRT-0020] Min routing layer: li1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 161293
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 768
[INFO GRT-0017] Processing 189861 blockages on layer li1.
[INFO GRT-0017] Processing 37201 blockages on layer met1.
[INFO GRT-0017] Processing 12 blockages on layer met4.

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical       167700        162145          3.31%
met1       Horizontal     223600        190811          14.66%
met2       Vertical       167700        166175          0.91%
met3       Horizontal     111800        111972          -0.15%
met4       Vertical        67080         65632          2.16%
met5       Horizontal      22360         22188          0.77%
---------------------------------------------------------------

[INFO GRT-0111] Final number of vias: 11226
[INFO GRT-0112] Final usage 3D: 58523

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1             162145          9003            5.55%             0 /  0 /  0
met1            190811         14494            7.60%             0 /  0 /  0
met2            166175           595            0.36%             0 /  0 /  0
met3            111972           753            0.67%             0 /  0 /  0
met4             65632             0            0.00%             0 /  0 /  0
met5             22188             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           718923         24845            3.46%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 262724 um
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 6900 6900
[INFO GPL-0038] TileCnt: 130 87
[INFO GPL-0039] numRoutingLayers: 6
[INFO GPL-0040] NumTiles: 11310
[INFO GPL-0063] TotalRouteOverflowH2: 0.0
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 0
[INFO GPL-0066] 0.5%RC: 0.8681818217942209
[INFO GPL-0067] 1.0%RC: 0.8021276596831696
[INFO GPL-0068] 2.0%RC: 0.7237841905431545
[INFO GPL-0069] 5.0%RC: 0.5951063827178399
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 0.8351547
[NesterovSolve] Iter: 460 overflow: 0.177248 HPWL: 152619238
[NesterovSolve] Iter: 470 overflow: 0.157402 HPWL: 154075105
[NesterovSolve] Iter: 480 overflow: 0.137674 HPWL: 155502647
[NesterovSolve] Iter: 490 overflow: 0.120951 HPWL: 157008477
[NesterovSolve] Iter: 500 overflow: 0.107831 HPWL: 158357262
[NesterovSolve] Finished with Overflow: 0.099236
[WARNING STA-0053] /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 1, library sky130_fd_sc_hd__tt_025C_1v80 already exists.
###############################################################################
# Created by write_sdc
# Sun Nov  7 03:20:37 2021
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
check_report
No paths found.
check_report_end
timing_report
No paths found.
timing_report_end
min_max_report
Startpoint: _8374_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: _8374_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                  0.15    0.00   20.00 ^ _8374_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.10    0.32   20.32 ^ _8374_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.02                           mic.cnt2[0] (net)
                  0.10    0.00   20.32 ^ _6133_/A (sky130_fd_sc_hd__nor2_2)
                  0.02    0.04   20.37 v _6133_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           _0179_ (net)
                  0.02    0.00   20.37 v _8374_/D (sky130_fd_sc_hd__dfxtp_2)
                                 20.37   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.25   20.25   clock uncertainty
                          0.00   20.25   clock reconvergence pessimism
                                 20.25 ^ _8374_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   20.21   library hold time
                                 20.21   data required time
-----------------------------------------------------------------------------
                                 20.21   data required time
                                -20.37   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.32    0.27    2.27 v wb_rst_i (in)
    81    0.52                           wb_rst_i (net)
                  0.37    0.00    2.27 v _4055_/A (sky130_fd_sc_hd__inv_2)
                  0.09    0.15    2.42 ^ _4055_/Y (sky130_fd_sc_hd__inv_2)
     2    0.00                           _0944_ (net)
                  0.09    0.00    2.42 ^ _4056_/A (sky130_fd_sc_hd__buf_1)
                  0.73    0.62    3.04 ^ _4056_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _0945_ (net)
                  0.73    0.01    3.05 ^ _4470_/A (sky130_fd_sc_hd__buf_1)
                  0.67    0.65    3.70 ^ _4470_/X (sky130_fd_sc_hd__buf_1)
     5    0.06                           _1315_ (net)
                  0.67    0.00    3.70 ^ _5774_/A (sky130_fd_sc_hd__nand2_2)
                  0.12    0.10    3.80 v _5774_/Y (sky130_fd_sc_hd__nand2_2)
     1    0.00                           _2054_ (net)
                  0.12    0.00    3.80 v _5777_/A4 (sky130_fd_sc_hd__a41o_2)
                  0.04    0.33    4.13 v _5777_/X (sky130_fd_sc_hd__a41o_2)
     1    0.00                           _2057_ (net)
                  0.04    0.00    4.13 v _5778_/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04    4.17 ^ _5778_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0335_ (net)
                  0.02    0.00    4.17 ^ _8530_/D (sky130_fd_sc_hd__dfxtp_2)
                                  4.17   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   19.71   library setup time
                                 19.71   data required time
-----------------------------------------------------------------------------
                                 19.71   data required time
                                 -4.17   data arrival time
-----------------------------------------------------------------------------
                                 15.54   slack (MET)


min_max_report_end
wns_report
wns 0.00
wns_report_end
tns_report
tns 0.00
tns_report_end
[36m[INFO]: Global placement was successful[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-replace.def[39m
[36m[INFO]: Running Resizer Design Optimizations...[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-replace.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 12832 components and 55853 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 36776 connections.
[INFO ODB-0133]     Created 5499 nets and 18870 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-replace.def
###############################################################################
# Created by write_sdc
# Sun Nov  7 03:20:37 2021
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 37 input buffers.
[INFO RSZ-0028] Inserted 34 output buffers.
[INFO RSZ-0058] Using max wire length 2319um.
[INFO RSZ-0034] Found 1 slew violations.
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0038] Inserted 2 buffers in 1 nets.
[INFO RSZ-0039] Resized 4269 instances.
Placement Analysis
---------------------------------
total displacement      11519.9 u
average displacement        0.9 u
max displacement           22.6 u
original HPWL          159931.2 u
legalized HPWL         168859.7 u
delta HPWL                    6 %

[INFO DPL-0020] Mirrored 1980 instances
[INFO DPL-0021] HPWL before          168859.7 u
[INFO DPL-0022] HPWL after           165098.3 u
[INFO DPL-0023] HPWL delta               -2.2 %
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-replace.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def[39m
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 9[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 12905 components and 56291 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 37068 connections.
[INFO ODB-0133]     Created 5572 nets and 19016 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v[39m
[36m[INFO]: Running Static Timing Analysis...[39m
[36m[INFO]: current step index: 10[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 12905 components and 56291 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 37068 connections.
[INFO ODB-0133]     Created 5572 nets and 19016 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__tapvpwrvgnd_1 has no liberty cell.
###############################################################################
# Created by write_sdc
# Sun Nov  7 03:20:57 2021
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _9102_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _9102_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _9102_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.30    0.30 v _9102_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           soc1.timer[4] (net)
                  0.03    0.00    0.30 v _4096_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    0.34 ^ _4096_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _0970_ (net)
                  0.03    0.00    0.34 ^ _4138_/A1 (sky130_fd_sc_hd__a211oi_1)
                  0.03    0.04    0.38 v _4138_/Y (sky130_fd_sc_hd__a211oi_1)
     1    0.00                           _0907_ (net)
                  0.03    0.00    0.38 v _9102_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.38   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _9102_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: _9104_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _9104_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _9104_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.30    0.30 v _9104_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           soc1.timer[6] (net)
                  0.03    0.00    0.30 v _4094_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.04    0.34 ^ _4094_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _0968_ (net)
                  0.04    0.00    0.34 ^ _4135_/A1 (sky130_fd_sc_hd__a211oi_1)
                  0.03    0.04    0.39 v _4135_/Y (sky130_fd_sc_hd__a211oi_1)
     1    0.00                           _0909_ (net)
                  0.03    0.00    0.39 v _9104_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.39   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _9104_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: _9106_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _9106_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _9106_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.30    0.30 v _9106_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           soc1.timer[8] (net)
                  0.03    0.00    0.30 v _4092_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.04    0.34 ^ _4092_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _0966_ (net)
                  0.04    0.00    0.34 ^ _4132_/A1 (sky130_fd_sc_hd__a211oi_1)
                  0.03    0.04    0.39 v _4132_/Y (sky130_fd_sc_hd__a211oi_1)
     1    0.00                           _0911_ (net)
                  0.03    0.00    0.39 v _9106_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.39   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _9106_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: _9108_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _9108_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _9108_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.30    0.30 v _9108_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           soc1.timer[10] (net)
                  0.03    0.00    0.30 v _4090_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.04    0.34 ^ _4090_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _0964_ (net)
                  0.04    0.00    0.34 ^ _4129_/A1 (sky130_fd_sc_hd__a211oi_1)
                  0.03    0.04    0.39 v _4129_/Y (sky130_fd_sc_hd__a211oi_1)
     1    0.00                           _0913_ (net)
                  0.03    0.00    0.39 v _9108_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.39   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _9108_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: _9110_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _9110_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _9110_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.30    0.30 v _9110_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           soc1.timer[12] (net)
                  0.03    0.00    0.30 v _4088_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.04    0.34 ^ _4088_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _0962_ (net)
                  0.04    0.00    0.34 ^ _4126_/A1 (sky130_fd_sc_hd__a211oi_1)
                  0.03    0.04    0.39 v _4126_/Y (sky130_fd_sc_hd__a211oi_1)
     1    0.00                           _0915_ (net)
                  0.03    0.00    0.39 v _9110_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.39   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _9110_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.03    0.01    2.01 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    2.01 ^ input3/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.25    2.27 ^ input3/X (sky130_fd_sc_hd__buf_12)
    81    0.20                           net3 (net)
                  0.23    0.00    2.27 ^ _4055_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.06    2.33 v _4055_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _0944_ (net)
                  0.05    0.00    2.33 v _4056_/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.15    2.48 v _4056_/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.01                           _0945_ (net)
                  0.03    0.00    2.48 v _4470_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.15    2.64 v _4470_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.01                           _1315_ (net)
                  0.04    0.00    2.64 v _5774_/A (sky130_fd_sc_hd__nand2_1)
                  0.05    0.05    2.69 ^ _5774_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.00                           _2054_ (net)
                  0.05    0.00    2.69 ^ _5777_/A4 (sky130_fd_sc_hd__a41o_1)
                  0.07    0.20    2.89 ^ _5777_/X (sky130_fd_sc_hd__a41o_1)
     1    0.01                           _2057_ (net)
                  0.07    0.00    2.89 ^ _5778_/A (sky130_fd_sc_hd__clkinv_2)
                  0.02    0.04    2.94 v _5778_/Y (sky130_fd_sc_hd__clkinv_2)
     1    0.00                           _0335_ (net)
                  0.02    0.00    2.94 v _8530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                 16.74   slack (MET)


Startpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                  0.15    0.00   20.00 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.09    0.42   20.42 v _8530_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mic.tmp2 (net)
                  0.09    0.00   20.42 v _7990_/A (sky130_fd_sc_hd__nor2_8)
                  0.05    0.12   20.54 ^ _7990_/Y (sky130_fd_sc_hd__nor2_8)
     1    0.00                           net38 (net)
                  0.05    0.00   20.54 ^ output38/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.22   20.76 ^ output38/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   20.76 ^ io_out[0] (out)
                                 20.76   data arrival time

                  0.15   40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -2.00   37.75   output external delay
                                 37.75   data required time
-----------------------------------------------------------------------------
                                 37.75   data required time
                                -20.76   data arrival time
-----------------------------------------------------------------------------
                                 16.99   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8376_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    2.00 v input3/A (sky130_fd_sc_hd__buf_12)
                  0.09    0.19    2.20 v input3/X (sky130_fd_sc_hd__buf_12)
    81    0.17                           net3 (net)
                  0.09    0.00    2.20 v _6120_/A (sky130_fd_sc_hd__or2_1)
                  0.07    0.29    2.48 v _6120_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _2246_ (net)
                  0.07    0.00    2.48 v _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    2.55 ^ _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.04    0.00    2.55 ^ _6127_/C1 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.16    2.71 ^ _6127_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0181_ (net)
                  0.04    0.00    2.71 ^ _8376_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _8376_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   19.71   library setup time
                                 19.71   data required time
-----------------------------------------------------------------------------
                                 19.71   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                 17.00   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8377_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    2.00 v input3/A (sky130_fd_sc_hd__buf_12)
                  0.09    0.19    2.20 v input3/X (sky130_fd_sc_hd__buf_12)
    81    0.17                           net3 (net)
                  0.09    0.00    2.20 v _6120_/A (sky130_fd_sc_hd__or2_1)
                  0.07    0.29    2.48 v _6120_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _2246_ (net)
                  0.07    0.00    2.48 v _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    2.55 ^ _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.04    0.00    2.55 ^ _6123_/B1 (sky130_fd_sc_hd__o311a_1)
                  0.04    0.15    2.71 ^ _6123_/X (sky130_fd_sc_hd__o311a_1)
     1    0.00                           _0182_ (net)
                  0.04    0.00    2.71 ^ _8377_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _8377_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   19.71   library setup time
                                 19.71   data required time
-----------------------------------------------------------------------------
                                 19.71   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                 17.01   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8375_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    2.00 v input3/A (sky130_fd_sc_hd__buf_12)
                  0.09    0.19    2.20 v input3/X (sky130_fd_sc_hd__buf_12)
    81    0.17                           net3 (net)
                  0.09    0.00    2.20 v _6120_/A (sky130_fd_sc_hd__or2_1)
                  0.07    0.29    2.48 v _6120_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _2246_ (net)
                  0.07    0.00    2.48 v _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    2.55 ^ _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.04    0.00    2.55 ^ _6130_/C1 (sky130_fd_sc_hd__o211a_1)
                  0.04    0.13    2.68 ^ _6130_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _0180_ (net)
                  0.04    0.00    2.68 ^ _8375_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.68   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _8375_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   19.71   library setup time
                                 19.71   data required time
-----------------------------------------------------------------------------
                                 19.71   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                 17.03   slack (MET)


max_report_end
timing_report

===========================================================================
report_checks -unique
============================================================================
No paths found.
timing_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.03    0.01    2.01 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    2.01 ^ input3/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.25    2.27 ^ input3/X (sky130_fd_sc_hd__buf_12)
    81    0.20                           net3 (net)
                  0.23    0.00    2.27 ^ _4055_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.06    2.33 v _4055_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _0944_ (net)
                  0.05    0.00    2.33 v _4056_/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.15    2.48 v _4056_/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.01                           _0945_ (net)
                  0.03    0.00    2.48 v _4470_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.15    2.64 v _4470_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.01                           _1315_ (net)
                  0.04    0.00    2.64 v _5774_/A (sky130_fd_sc_hd__nand2_1)
                  0.05    0.05    2.69 ^ _5774_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.00                           _2054_ (net)
                  0.05    0.00    2.69 ^ _5777_/A4 (sky130_fd_sc_hd__a41o_1)
                  0.07    0.20    2.89 ^ _5777_/X (sky130_fd_sc_hd__a41o_1)
     1    0.01                           _2057_ (net)
                  0.07    0.00    2.89 ^ _5778_/A (sky130_fd_sc_hd__clkinv_2)
                  0.02    0.04    2.94 v _5778_/Y (sky130_fd_sc_hd__clkinv_2)
     1    0.00                           _0335_ (net)
                  0.02    0.00    2.94 v _8530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                 16.74   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 16.74

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.16
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_9177_/GATE_N v
   1.49
_8398_/CLK ^
   0.00      0.00       1.49

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             8.77e-04   4.19e-05   6.85e-09   9.19e-04  78.8%
Combinational          1.63e-04   8.39e-05   1.80e-08   2.47e-04  21.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.04e-03   1.26e-04   2.48e-08   1.17e-03 100.0%
                          89.2%      10.8%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 62016 u^2 12% utilization.
area_report_end
[36m[INFO]: Running Detailed Placement...[39m
[36m[INFO]: current step index: 11[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 12905 components and 56291 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 37068 connections.
[INFO ODB-0133]     Created 5572 nets and 19016 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          165098.3 u
legalized HPWL         168859.7 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 1980 instances
[INFO DPL-0021] HPWL before          168859.7 u
[INFO DPL-0022] HPWL after           165098.3 u
[INFO DPL-0023] HPWL delta               -2.2 %
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def[39m
[36m[INFO]: Running TritonCTS...[39m
[36m[INFO]: current step index: 12[39m
[36m[INFO]: Trimming Liberty...[39m
[36m[INFO]: Generating Exclude List...[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 12905 components and 56291 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 37068 connections.
[INFO ODB-0133]     Created 5572 nets and 19016 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
###############################################################################
# Created by write_sdc
# Sun Nov  7 03:20:57 2021
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): wb_clk_i
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0039] Number of created patterns = 137808.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           36          1           150         
[WARNING CTS-0043] 4752 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 136611.
[INFO CTS-0047]     Number of keys in characterization LUT: 1923.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0001] Running TritonCTS with user-specified clock roots: wb_clk_i.
[INFO CTS-0095] Net "wb_clk_i" found.
[INFO CTS-0010]  Clock net "wb_clk_i" has 771 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net wb_clk_i.
[INFO CTS-0028]  Total number of sinks: 771.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0019]  Total number of sinks after clustering: 102.
[INFO CTS-0024]  Normalized sink region: [(0.905, 2.19692), (26.9427, 31.2027)].
[INFO CTS-0025]     Width:  26.0377.
[INFO CTS-0026]     Height: 29.0058.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 51
    Sub-region size: 26.0377 X 14.5029
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 4068 outSlew: 13 load: 1 length: 8 isBuffered: true
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 26
    Sub-region size: 13.0188 X 14.5029
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 974 outSlew: 10 load: 1 length: 6 isBuffered: true
 Level 3
    Direction: Vertical
    Sinks per sub-region: 13
    Sub-region size: 13.0188 X 7.2514
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 170 outSlew: 7 load: 1 length: 4 isBuffered: true
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 102.
[INFO CTS-0036]  Average source sink dist: 24249.26 dbu.
[INFO CTS-0037]  Number of outlier sinks: 1.
[INFO CTS-0018]     Created 118 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 5.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 6.
[INFO CTS-0015]     Created 118 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 3:3, 4:8, 5:12, 6:10, 7:13, 8:26, 9:7, 10:10, 11:7, 12:6, 13:3, 14:1, 15:2, 16:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "wb_clk_i"
[INFO CTS-0099]  Sinks 771
[INFO CTS-0100]  Leaf buffers 102
[INFO CTS-0101]  Average sink wire length 700.0 um
[INFO CTS-0102]  Path depth 5 - 6
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 2319um.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement        911.1 u
average displacement        0.1 u
max displacement            8.7 u
original HPWL          172935.5 u
legalized HPWL         177196.5 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 2016 instances
[INFO DPL-0021] HPWL before          177196.5 u
[INFO DPL-0022] HPWL after           173043.7 u
[INFO DPL-0023] HPWL delta               -2.3 %
cts_report
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 118.
[INFO CTS-0005] Total number of Clock Subnets: 118.
[INFO CTS-0006] Total number of Sinks: 771.
cts_report_end
check_report
No paths found.
check_report_end
timing_report
No paths found.
timing_report_end
min_max_report
Startpoint: _8645_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _8657_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.27    1.27   clock network delay (propagated)
                  0.06    0.00    1.27 ^ _8645_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.12    0.33    1.59 ^ _8645_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           soc1.filt.X2_fir[3] (net)
                  0.12    0.00    1.59 ^ _5495_/B2 (sky130_fd_sc_hd__o221a_1)
                  0.05    0.16    1.75 ^ _5495_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0462_ (net)
                  0.05    0.00    1.75 ^ _8657_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.75   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          1.81    1.81   clock network delay (propagated)
                          0.25    2.06   clock uncertainty
                         -0.03    2.04   clock reconvergence pessimism
                                  2.04 ^ _8657_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    2.01   library hold time
                                  2.01   data required time
-----------------------------------------------------------------------------
                                  2.01   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 -0.25   slack (VIOLATED)


Startpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          1.60   21.60   clock network delay (propagated)
                  0.02    0.00   21.60 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.10    0.38   21.98 v _8530_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mic.tmp2 (net)
                  0.10    0.00   21.98 v _7990_/A (sky130_fd_sc_hd__nor2_8)
                  0.22    0.26   22.23 ^ _7990_/Y (sky130_fd_sc_hd__nor2_8)
     1    0.05                           net38 (net)
                  0.22    0.01   22.24 ^ output38/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.29   22.53 ^ output38/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   22.53 ^ io_out[0] (out)
                                 22.53   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -2.00   37.75   output external delay
                                 37.75   data required time
-----------------------------------------------------------------------------
                                 37.75   data required time
                                -22.53   data arrival time
-----------------------------------------------------------------------------
                                 15.22   slack (MET)


min_max_report_end
clock_skew_report
Clock wb_clk_i
Latency      CRPR       Skew
_9165_/GATE_N v
   3.46
_8398_/CLK ^
   1.38     -0.07       2.01

clock_skew_report_end
wns_report
wns 0.00
wns_report_end
tns_report
tns 0.00
tns_report_end
[36m[INFO]: Clock Tree Synthesis was successful[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def[39m
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 13[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 13027 components and 57023 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 37556 connections.
[INFO ODB-0133]     Created 5694 nets and 19260 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_cts.v[39m
[36m[INFO]: Running Resizer Timing Optimizations...[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 13027 components and 57023 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 37556 connections.
[INFO ODB-0133]     Created 5694 nets and 19260 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
###############################################################################
# Created by write_sdc
# Sun Nov  7 03:21:40 2021
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_propagated_clock [get_clocks {wb_clk_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
[INFO RSZ-0046] Found 78 endpoints with hold violations.
[INFO RSZ-0032] Inserted 89 hold buffers.
Placement Analysis
---------------------------------
total displacement        981.0 u
average displacement        0.1 u
max displacement           13.7 u
original HPWL          174044.9 u
legalized HPWL         179031.6 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 2047 instances
[INFO DPL-0021] HPWL before          179031.6 u
[INFO DPL-0022] HPWL after           174728.4 u
[INFO DPL-0023] HPWL delta               -2.4 %
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def[39m
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 14[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 13116 components and 57557 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 37912 connections.
[INFO ODB-0133]     Created 5783 nets and 19438 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_cts.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v[39m
[36m[INFO]: Running Static Timing Analysis...[39m
[36m[INFO]: current step index: 15[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 13116 components and 57557 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 37912 connections.
[INFO ODB-0133]     Created 5783 nets and 19438 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__tapvpwrvgnd_1 has no liberty cell.
###############################################################################
# Created by write_sdc
# Sun Nov  7 03:21:44 2021
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_propagated_clock [get_clocks {wb_clk_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _8704_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _8720_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.08    0.08 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.08    0.17 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_0_0_wb_clk_i (net)
                  0.04    0.00    0.17 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.25 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_0_0_wb_clk_i (net)
                  0.04    0.00    0.25 ^ clkbuf_3_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.55    0.41    0.66 ^ clkbuf_3_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.10                           clknet_3_1_0_wb_clk_i (net)
                  0.55    0.00    0.66 ^ clkbuf_leaf_86_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.22    0.88 ^ clkbuf_leaf_86_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.01                           clknet_leaf_86_wb_clk_i (net)
                  0.05    0.00    0.88 ^ _8704_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.06    0.29    1.17 ^ _8704_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.01                           soc1.filt.Y1_iir[6] (net)
                  0.06    0.00    1.17 ^ hold26/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.05    0.09    1.26 ^ hold26/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net104 (net)
                  0.05    0.00    1.26 ^ _5402_/B2 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.14    1.40 ^ _5402_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0525_ (net)
                  0.04    0.00    1.40 ^ _8720_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.40   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.10 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.10 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.20 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_0_0_wb_clk_i (net)
                  0.04    0.00    0.20 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.31 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_1_0_wb_clk_i (net)
                  0.04    0.00    0.31 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.64    0.56    0.87 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    15    0.12                           clknet_3_3_0_wb_clk_i (net)
                  0.64    0.00    0.87 ^ clkbuf_leaf_65_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.28    1.14 ^ clkbuf_leaf_65_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.01                           clknet_leaf_65_wb_clk_i (net)
                  0.05    0.00    1.14 ^ _8720_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    1.39   clock uncertainty
                         -0.04    1.36   clock reconvergence pessimism
                         -0.03    1.33   library hold time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: _8705_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _8721_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.08    0.08 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.08    0.17 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_0_0_wb_clk_i (net)
                  0.04    0.00    0.17 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.25 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_0_0_wb_clk_i (net)
                  0.04    0.00    0.25 ^ clkbuf_3_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.55    0.41    0.66 ^ clkbuf_3_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.10                           clknet_3_1_0_wb_clk_i (net)
                  0.55    0.00    0.66 ^ clkbuf_leaf_86_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.22    0.88 ^ clkbuf_leaf_86_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.01                           clknet_leaf_86_wb_clk_i (net)
                  0.05    0.00    0.88 ^ _8705_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.06    0.29    1.17 ^ _8705_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.01                           soc1.filt.Y1_iir[7] (net)
                  0.06    0.00    1.17 ^ hold25/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.05    0.09    1.26 ^ hold25/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net103 (net)
                  0.05    0.00    1.26 ^ _5401_/B2 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.14    1.40 ^ _5401_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0526_ (net)
                  0.04    0.00    1.40 ^ _8721_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.40   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.10 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.10 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.20 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_0_0_wb_clk_i (net)
                  0.04    0.00    0.20 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.31 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_1_0_wb_clk_i (net)
                  0.04    0.00    0.31 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.64    0.56    0.87 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    15    0.12                           clknet_3_3_0_wb_clk_i (net)
                  0.64    0.00    0.87 ^ clkbuf_leaf_67_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.28    1.14 ^ clkbuf_leaf_67_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.01                           clknet_leaf_67_wb_clk_i (net)
                  0.05    0.00    1.14 ^ _8721_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    1.39   clock uncertainty
                         -0.04    1.36   clock reconvergence pessimism
                         -0.03    1.33   library hold time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: _9035_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _9042_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.08    0.08 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.08    0.17 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.04    0.00    0.17 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.25 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_3_0_wb_clk_i (net)
                  0.04    0.00    0.25 ^ clkbuf_3_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.47    0.35    0.61 ^ clkbuf_3_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.09                           clknet_3_7_0_wb_clk_i (net)
                  0.47    0.00    0.61 ^ clkbuf_leaf_49_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.21    0.81 ^ clkbuf_leaf_49_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.02                           clknet_leaf_49_wb_clk_i (net)
                  0.05    0.00    0.81 ^ _9035_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.28    1.10 ^ _9035_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.00                           soc1.cicmodule.ff2[25][2] (net)
                  0.06    0.00    1.10 ^ _4620_/B1 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.15    1.24 ^ _4620_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0847_ (net)
                  0.04    0.00    1.24 ^ _9042_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.24   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.10 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.10 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.20 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.04    0.00    0.20 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.31 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_3_0_wb_clk_i (net)
                  0.04    0.00    0.31 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.47    0.43    0.74 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.09                           clknet_3_6_0_wb_clk_i (net)
                  0.47    0.00    0.74 ^ clkbuf_leaf_50_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.99 ^ clkbuf_leaf_50_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.01                           clknet_leaf_50_wb_clk_i (net)
                  0.05    0.00    0.99 ^ _9042_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    1.24   clock uncertainty
                         -0.06    1.19   clock reconvergence pessimism
                         -0.03    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: _9036_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _9043_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.08    0.08 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.08    0.17 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.04    0.00    0.17 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.25 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_3_0_wb_clk_i (net)
                  0.04    0.00    0.25 ^ clkbuf_3_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.47    0.35    0.61 ^ clkbuf_3_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.09                           clknet_3_7_0_wb_clk_i (net)
                  0.47    0.00    0.61 ^ clkbuf_leaf_49_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.21    0.81 ^ clkbuf_leaf_49_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.02                           clknet_leaf_49_wb_clk_i (net)
                  0.05    0.00    0.81 ^ _9036_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.28    1.10 ^ _9036_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.00                           soc1.cicmodule.ff2[25][3] (net)
                  0.06    0.00    1.10 ^ _4618_/B1 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.15    1.24 ^ _4618_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0848_ (net)
                  0.04    0.00    1.24 ^ _9043_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.24   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.10 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.10 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.20 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.04    0.00    0.20 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.31 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_3_0_wb_clk_i (net)
                  0.04    0.00    0.31 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.47    0.43    0.74 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.09                           clknet_3_6_0_wb_clk_i (net)
                  0.47    0.00    0.74 ^ clkbuf_leaf_50_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.99 ^ clkbuf_leaf_50_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.01                           clknet_leaf_50_wb_clk_i (net)
                  0.05    0.00    0.99 ^ _9043_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    1.24   clock uncertainty
                         -0.06    1.19   clock reconvergence pessimism
                         -0.03    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: _9044_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _9051_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.08    0.08 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.08    0.17 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.04    0.00    0.17 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.25 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_3_0_wb_clk_i (net)
                  0.04    0.00    0.25 ^ clkbuf_3_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.47    0.35    0.61 ^ clkbuf_3_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.09                           clknet_3_7_0_wb_clk_i (net)
                  0.47    0.00    0.61 ^ clkbuf_leaf_49_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.21    0.81 ^ clkbuf_leaf_49_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.02                           clknet_leaf_49_wb_clk_i (net)
                  0.05    0.00    0.81 ^ _9044_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.28    1.10 ^ _9044_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.00                           soc1.cicmodule.ff2[26][4] (net)
                  0.06    0.00    1.10 ^ _4604_/B1 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.15    1.24 ^ _4604_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0856_ (net)
                  0.04    0.00    1.24 ^ _9051_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.24   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.10 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.10 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.20 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.04    0.00    0.20 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.31 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_3_0_wb_clk_i (net)
                  0.04    0.00    0.31 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.47    0.43    0.74 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.09                           clknet_3_6_0_wb_clk_i (net)
                  0.47    0.00    0.74 ^ clkbuf_leaf_50_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.99 ^ clkbuf_leaf_50_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.01                           clknet_leaf_50_wb_clk_i (net)
                  0.05    0.00    0.99 ^ _9051_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    1.24   clock uncertainty
                         -0.06    1.19   clock reconvergence pessimism
                         -0.03    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00   20.00 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13   20.13 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00   20.13 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.23 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.03    0.00   20.23 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.33 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_2_0_wb_clk_i (net)
                  0.03    0.00   20.33 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.36   20.70 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.09                           clknet_3_4_0_wb_clk_i (net)
                  0.33    0.00   20.70 v clkbuf_leaf_20_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   21.00 v clkbuf_leaf_20_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_20_wb_clk_i (net)
                  0.04    0.00   21.00 v _5770__1/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.04   21.03 ^ _5770__1/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net74 (net)
                  0.02    0.00   21.03 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.09    0.37   21.41 v _8530_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mic.tmp2 (net)
                  0.09    0.00   21.41 v _7990_/A (sky130_fd_sc_hd__nor2_8)
                  0.05    0.12   21.52 ^ _7990_/Y (sky130_fd_sc_hd__nor2_8)
     1    0.00                           net38 (net)
                  0.05    0.00   21.52 ^ output38/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.22   21.75 ^ output38/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   21.75 ^ io_out[0] (out)
                                 21.75   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -2.00   37.75   output external delay
                                 37.75   data required time
-----------------------------------------------------------------------------
                                 37.75   data required time
                                -21.75   data arrival time
-----------------------------------------------------------------------------
                                 16.00   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.01    2.01 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    2.01 ^ input3/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.25    2.27 ^ input3/X (sky130_fd_sc_hd__buf_12)
    81    0.20                           net3 (net)
                  0.23    0.00    2.27 ^ _4055_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.06    2.33 v _4055_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _0944_ (net)
                  0.05    0.00    2.33 v _4056_/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.15    2.48 v _4056_/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.01                           _0945_ (net)
                  0.03    0.00    2.48 v _4470_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.15    2.64 v _4470_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.01                           _1315_ (net)
                  0.04    0.00    2.64 v _5774_/A (sky130_fd_sc_hd__nand2_1)
                  0.05    0.05    2.69 ^ _5774_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.00                           _2054_ (net)
                  0.05    0.00    2.69 ^ _5777_/A4 (sky130_fd_sc_hd__a41o_1)
                  0.07    0.20    2.89 ^ _5777_/X (sky130_fd_sc_hd__a41o_1)
     1    0.01                           _2057_ (net)
                  0.07    0.00    2.89 ^ _5778_/A (sky130_fd_sc_hd__clkinv_2)
                  0.02    0.04    2.94 v _5778_/Y (sky130_fd_sc_hd__clkinv_2)
     1    0.00                           _0335_ (net)
                  0.02    0.00    2.94 v _8530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00   20.00 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10   20.10 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00   20.10 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.08   20.19 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.03    0.00   20.19 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.09   20.27 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_2_0_wb_clk_i (net)
                  0.03    0.00   20.27 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.30   20.57 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.09                           clknet_3_4_0_wb_clk_i (net)
                  0.33    0.00   20.57 v clkbuf_leaf_20_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.25   20.82 v clkbuf_leaf_20_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_20_wb_clk_i (net)
                  0.04    0.00   20.82 v _5770__1/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.03   20.85 ^ _5770__1/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net74 (net)
                  0.02    0.00   20.85 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   20.60   clock uncertainty
                          0.00   20.60   clock reconvergence pessimism
                         -0.11   20.49   library setup time
                                 20.49   data required time
-----------------------------------------------------------------------------
                                 20.49   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                 17.55   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8376_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    2.00 v input3/A (sky130_fd_sc_hd__buf_12)
                  0.09    0.19    2.20 v input3/X (sky130_fd_sc_hd__buf_12)
    81    0.17                           net3 (net)
                  0.09    0.00    2.20 v _6120_/A (sky130_fd_sc_hd__or2_1)
                  0.07    0.29    2.48 v _6120_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _2246_ (net)
                  0.07    0.00    2.48 v _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    2.55 ^ _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.04    0.00    2.55 ^ _6127_/C1 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.16    2.71 ^ _6127_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0181_ (net)
                  0.04    0.00    2.71 ^ _8376_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00   20.00 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10   20.10 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00   20.10 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.08   20.19 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.03    0.00   20.19 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.09   20.27 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_2_0_wb_clk_i (net)
                  0.03    0.00   20.27 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.30   20.57 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.09                           clknet_3_4_0_wb_clk_i (net)
                  0.33    0.00   20.57 v clkbuf_leaf_18_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.25   20.82 v clkbuf_leaf_18_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_18_wb_clk_i (net)
                  0.04    0.00   20.82 v _5770__4/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.03   20.85 ^ _5770__4/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net77 (net)
                  0.02    0.00   20.85 ^ _6124_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   20.91 ^ _6124_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _2249_ (net)
                  0.04    0.00   20.91 ^ _6125_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   20.97 ^ _6125_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0161_ (net)
                  0.04    0.00   20.97 ^ _8376_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   20.72   clock uncertainty
                          0.00   20.72   clock reconvergence pessimism
                         -0.06   20.67   library setup time
                                 20.67   data required time
-----------------------------------------------------------------------------
                                 20.67   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                 17.95   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8377_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    2.00 v input3/A (sky130_fd_sc_hd__buf_12)
                  0.09    0.19    2.20 v input3/X (sky130_fd_sc_hd__buf_12)
    81    0.17                           net3 (net)
                  0.09    0.00    2.20 v _6120_/A (sky130_fd_sc_hd__or2_1)
                  0.07    0.29    2.48 v _6120_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _2246_ (net)
                  0.07    0.00    2.48 v _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    2.55 ^ _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.04    0.00    2.55 ^ _6123_/B1 (sky130_fd_sc_hd__o311a_1)
                  0.04    0.15    2.71 ^ _6123_/X (sky130_fd_sc_hd__o311a_1)
     1    0.00                           _0182_ (net)
                  0.04    0.00    2.71 ^ _8377_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00   20.00 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10   20.10 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00   20.10 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.08   20.19 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.03    0.00   20.19 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.09   20.27 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_2_0_wb_clk_i (net)
                  0.03    0.00   20.27 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.30   20.57 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.09                           clknet_3_4_0_wb_clk_i (net)
                  0.33    0.00   20.57 v clkbuf_leaf_22_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.25   20.82 v clkbuf_leaf_22_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_22_wb_clk_i (net)
                  0.04    0.00   20.82 v _5770__5/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.03   20.86 ^ _5770__5/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net78 (net)
                  0.02    0.00   20.86 ^ _6117_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   20.92 ^ _6117_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _2244_ (net)
                  0.04    0.00   20.92 ^ _6118_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   20.98 ^ _6118_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0162_ (net)
                  0.04    0.00   20.98 ^ _8377_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   20.73   clock uncertainty
                          0.00   20.73   clock reconvergence pessimism
                         -0.05   20.68   library setup time
                                 20.68   data required time
-----------------------------------------------------------------------------
                                 20.68   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                 17.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8375_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    2.00 v input3/A (sky130_fd_sc_hd__buf_12)
                  0.09    0.19    2.20 v input3/X (sky130_fd_sc_hd__buf_12)
    81    0.17                           net3 (net)
                  0.09    0.00    2.20 v _6120_/A (sky130_fd_sc_hd__or2_1)
                  0.07    0.29    2.48 v _6120_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _2246_ (net)
                  0.07    0.00    2.48 v _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    2.55 ^ _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.04    0.00    2.55 ^ _6130_/C1 (sky130_fd_sc_hd__o211a_1)
                  0.04    0.13    2.68 ^ _6130_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _0180_ (net)
                  0.04    0.00    2.68 ^ _8375_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.68   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00   20.00 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10   20.10 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00   20.10 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.08   20.19 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.03    0.00   20.19 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.09   20.27 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_2_0_wb_clk_i (net)
                  0.03    0.00   20.27 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.30   20.57 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.09                           clknet_3_4_0_wb_clk_i (net)
                  0.33    0.00   20.57 v clkbuf_leaf_23_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.25   20.82 v clkbuf_leaf_23_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_23_wb_clk_i (net)
                  0.04    0.00   20.82 v _5770__3/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.03   20.85 ^ _5770__3/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net76 (net)
                  0.02    0.00   20.85 ^ _6128_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   20.91 ^ _6128_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _2251_ (net)
                  0.04    0.00   20.91 ^ _6129_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   20.97 ^ _6129_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0160_ (net)
                  0.04    0.00   20.97 ^ _8375_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   20.72   clock uncertainty
                          0.00   20.72   clock reconvergence pessimism
                         -0.05   20.67   library setup time
                                 20.67   data required time
-----------------------------------------------------------------------------
                                 20.67   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                 17.98   slack (MET)


max_report_end
timing_report

===========================================================================
report_checks -unique
============================================================================
No paths found.
timing_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00   20.00 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13   20.13 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00   20.13 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.23 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.03    0.00   20.23 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.33 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_2_0_wb_clk_i (net)
                  0.03    0.00   20.33 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.36   20.70 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.09                           clknet_3_4_0_wb_clk_i (net)
                  0.33    0.00   20.70 v clkbuf_leaf_20_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   21.00 v clkbuf_leaf_20_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_20_wb_clk_i (net)
                  0.04    0.00   21.00 v _5770__1/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.04   21.03 ^ _5770__1/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net74 (net)
                  0.02    0.00   21.03 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.09    0.37   21.41 v _8530_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mic.tmp2 (net)
                  0.09    0.00   21.41 v _7990_/A (sky130_fd_sc_hd__nor2_8)
                  0.05    0.12   21.52 ^ _7990_/Y (sky130_fd_sc_hd__nor2_8)
     1    0.00                           net38 (net)
                  0.05    0.00   21.52 ^ output38/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.22   21.75 ^ output38/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   21.75 ^ io_out[0] (out)
                                 21.75   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -2.00   37.75   output external delay
                                 37.75   data required time
-----------------------------------------------------------------------------
                                 37.75   data required time
                                -21.75   data arrival time
-----------------------------------------------------------------------------
                                 16.00   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 16.00

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.07
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_9177_/GATE_N v
   2.60
_8398_/CLK ^
   0.87     -0.04       1.69

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             8.62e-04   4.19e-05   6.85e-09   9.04e-04  50.2%
Combinational          6.23e-04   2.74e-04   1.97e-08   8.98e-04  49.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.49e-03   3.16e-04   2.65e-08   1.80e-03 100.0%
                          82.4%      17.6%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 65602 u^2 13% utilization.
area_report_end
[36m[INFO]: Routing...[39m
[36m[INFO]: Running Resizer Timing Optimizations...[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 13116 components and 57557 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 37912 connections.
[INFO ODB-0133]     Created 5783 nets and 19438 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def
###############################################################################
# Created by write_sdc
# Sun Nov  7 03:21:44 2021
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_propagated_clock [get_clocks {wb_clk_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO GRT-0020] Min routing layer: li1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 163742
[INFO GRT-0019] Found 132 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 89
[INFO GRT-0017] Processing 194179 blockages on layer li1.
[INFO GRT-0017] Processing 37814 blockages on layer met1.
[INFO GRT-0017] Processing 12 blockages on layer met4.

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical       167700        161209          3.87%
met1       Horizontal     223600        190463          14.82%
met2       Vertical       167700        166175          0.91%
met3       Horizontal     111800        111972          -0.15%
met4       Vertical        67080         65632          2.16%
met5       Horizontal      22360         22188          0.77%
---------------------------------------------------------------

[INFO GRT-0111] Final number of vias: 13185
[INFO GRT-0112] Final usage 3D: 67839
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1             161209          9435            5.85%             0 /  0 /  0
met1            190463         17112            8.98%             0 /  0 /  0
met2            166175          1459            0.88%             0 /  0 /  0
met3            111972           278            0.25%             0 /  0 /  0
met4             65632             0            0.00%             0 /  0 /  0
met5             22188             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           717639         28284            3.94%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 299039 um
[INFO]: Setting RC values...
[WARNING RSZ-0021] no estimated parasitics. Using wire load models.
[INFO RSZ-0046] Found 235 endpoints with hold violations.
[INFO RSZ-0032] Inserted 2 hold buffers.
Placement Analysis
---------------------------------
total displacement          7.3 u
average displacement        0.0 u
max displacement            4.2 u
original HPWL          174736.5 u
legalized HPWL         179050.7 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 2047 instances
[INFO DPL-0021] HPWL before          179050.7 u
[INFO DPL-0022] HPWL after           174744.7 u
[INFO DPL-0023] HPWL delta               -2.4 %
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/13-resizer_timing.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def[39m
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 16[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 13118 components and 57569 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 37920 connections.
[INFO ODB-0133]     Created 5785 nets and 19442 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v[39m
[36m[INFO]: Running Static Timing Analysis...[39m
[36m[INFO]: current step index: 17[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 13118 components and 57569 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 37920 connections.
[INFO ODB-0133]     Created 5785 nets and 19442 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__tapvpwrvgnd_1 has no liberty cell.
###############################################################################
# Created by write_sdc
# Sun Nov  7 03:21:52 2021
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_propagated_clock [get_clocks {wb_clk_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _8704_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _8720_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.08    0.08 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.08    0.17 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_0_0_wb_clk_i (net)
                  0.04    0.00    0.17 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.25 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_0_0_wb_clk_i (net)
                  0.04    0.00    0.25 ^ clkbuf_3_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.55    0.41    0.66 ^ clkbuf_3_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.10                           clknet_3_1_0_wb_clk_i (net)
                  0.55    0.00    0.66 ^ clkbuf_leaf_86_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.22    0.88 ^ clkbuf_leaf_86_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.01                           clknet_leaf_86_wb_clk_i (net)
                  0.05    0.00    0.88 ^ _8704_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.06    0.29    1.17 ^ _8704_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.01                           soc1.filt.Y1_iir[6] (net)
                  0.06    0.00    1.17 ^ hold26/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.05    0.09    1.26 ^ hold26/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net104 (net)
                  0.05    0.00    1.26 ^ _5402_/B2 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.14    1.40 ^ _5402_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0525_ (net)
                  0.04    0.00    1.40 ^ _8720_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.40   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.10 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.10 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.20 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_0_0_wb_clk_i (net)
                  0.04    0.00    0.20 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.31 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_1_0_wb_clk_i (net)
                  0.04    0.00    0.31 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.64    0.56    0.87 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    15    0.12                           clknet_3_3_0_wb_clk_i (net)
                  0.64    0.00    0.87 ^ clkbuf_leaf_65_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.28    1.14 ^ clkbuf_leaf_65_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.01                           clknet_leaf_65_wb_clk_i (net)
                  0.05    0.00    1.14 ^ _8720_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    1.39   clock uncertainty
                         -0.04    1.36   clock reconvergence pessimism
                         -0.03    1.33   library hold time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: _8705_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _8721_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.08    0.08 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.08    0.17 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_0_0_wb_clk_i (net)
                  0.04    0.00    0.17 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.25 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_0_0_wb_clk_i (net)
                  0.04    0.00    0.25 ^ clkbuf_3_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.55    0.41    0.66 ^ clkbuf_3_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.10                           clknet_3_1_0_wb_clk_i (net)
                  0.55    0.00    0.66 ^ clkbuf_leaf_86_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.22    0.88 ^ clkbuf_leaf_86_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.01                           clknet_leaf_86_wb_clk_i (net)
                  0.05    0.00    0.88 ^ _8705_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.06    0.29    1.17 ^ _8705_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.01                           soc1.filt.Y1_iir[7] (net)
                  0.06    0.00    1.17 ^ hold25/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.05    0.09    1.26 ^ hold25/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net103 (net)
                  0.05    0.00    1.26 ^ _5401_/B2 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.14    1.40 ^ _5401_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0526_ (net)
                  0.04    0.00    1.40 ^ _8721_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.40   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.10 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.10 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.20 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_0_0_wb_clk_i (net)
                  0.04    0.00    0.20 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.31 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_1_0_wb_clk_i (net)
                  0.04    0.00    0.31 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.64    0.56    0.87 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    15    0.12                           clknet_3_3_0_wb_clk_i (net)
                  0.64    0.00    0.87 ^ clkbuf_leaf_67_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.28    1.14 ^ clkbuf_leaf_67_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.01                           clknet_leaf_67_wb_clk_i (net)
                  0.05    0.00    1.14 ^ _8721_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    1.39   clock uncertainty
                         -0.04    1.36   clock reconvergence pessimism
                         -0.03    1.33   library hold time
                                  1.33   data required time
-----------------------------------------------------------------------------
                                  1.33   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: _9035_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _9042_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.08    0.08 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.08    0.17 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.04    0.00    0.17 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.25 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_3_0_wb_clk_i (net)
                  0.04    0.00    0.25 ^ clkbuf_3_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.47    0.35    0.61 ^ clkbuf_3_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.09                           clknet_3_7_0_wb_clk_i (net)
                  0.47    0.00    0.61 ^ clkbuf_leaf_49_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.21    0.81 ^ clkbuf_leaf_49_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.02                           clknet_leaf_49_wb_clk_i (net)
                  0.05    0.00    0.81 ^ _9035_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.28    1.10 ^ _9035_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.00                           soc1.cicmodule.ff2[25][2] (net)
                  0.06    0.00    1.10 ^ _4620_/B1 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.15    1.24 ^ _4620_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0847_ (net)
                  0.04    0.00    1.24 ^ _9042_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.24   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.10 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.10 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.20 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.04    0.00    0.20 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.31 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_3_0_wb_clk_i (net)
                  0.04    0.00    0.31 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.47    0.43    0.74 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.09                           clknet_3_6_0_wb_clk_i (net)
                  0.47    0.00    0.74 ^ clkbuf_leaf_50_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.99 ^ clkbuf_leaf_50_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.01                           clknet_leaf_50_wb_clk_i (net)
                  0.05    0.00    0.99 ^ _9042_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    1.24   clock uncertainty
                         -0.06    1.19   clock reconvergence pessimism
                         -0.03    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: _9036_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _9043_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.08    0.08 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.08    0.17 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.04    0.00    0.17 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.25 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_3_0_wb_clk_i (net)
                  0.04    0.00    0.25 ^ clkbuf_3_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.47    0.35    0.61 ^ clkbuf_3_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.09                           clknet_3_7_0_wb_clk_i (net)
                  0.47    0.00    0.61 ^ clkbuf_leaf_49_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.21    0.81 ^ clkbuf_leaf_49_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.02                           clknet_leaf_49_wb_clk_i (net)
                  0.05    0.00    0.81 ^ _9036_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.28    1.10 ^ _9036_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.00                           soc1.cicmodule.ff2[25][3] (net)
                  0.06    0.00    1.10 ^ _4618_/B1 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.15    1.24 ^ _4618_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0848_ (net)
                  0.04    0.00    1.24 ^ _9043_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.24   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.10 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.10 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.20 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.04    0.00    0.20 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.31 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_3_0_wb_clk_i (net)
                  0.04    0.00    0.31 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.47    0.43    0.74 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.09                           clknet_3_6_0_wb_clk_i (net)
                  0.47    0.00    0.74 ^ clkbuf_leaf_50_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.99 ^ clkbuf_leaf_50_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.01                           clknet_leaf_50_wb_clk_i (net)
                  0.05    0.00    0.99 ^ _9043_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    1.24   clock uncertainty
                         -0.06    1.19   clock reconvergence pessimism
                         -0.03    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: _9048_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _9055_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.08    0.08 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.08    0.17 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.04    0.00    0.17 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.25 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_3_0_wb_clk_i (net)
                  0.04    0.00    0.25 ^ clkbuf_3_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.47    0.35    0.61 ^ clkbuf_3_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.09                           clknet_3_7_0_wb_clk_i (net)
                  0.47    0.00    0.61 ^ clkbuf_leaf_43_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.21    0.82 ^ clkbuf_leaf_43_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.02                           clknet_leaf_43_wb_clk_i (net)
                  0.05    0.00    0.82 ^ _9048_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.29    1.11 ^ _9048_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.00                           soc1.cicmodule.ff2[27][1] (net)
                  0.06    0.00    1.11 ^ _4598_/B1 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.15    1.25 ^ _4598_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0860_ (net)
                  0.04    0.00    1.25 ^ _9055_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.25   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.10 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00    0.10 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.20 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.04    0.00    0.20 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.31 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_3_0_wb_clk_i (net)
                  0.04    0.00    0.31 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.47    0.43    0.74 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.09                           clknet_3_6_0_wb_clk_i (net)
                  0.47    0.00    0.74 ^ clkbuf_leaf_56_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26    1.00 ^ clkbuf_leaf_56_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.02                           clknet_leaf_56_wb_clk_i (net)
                  0.05    0.00    1.00 ^ _9055_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    1.25   clock uncertainty
                         -0.06    1.19   clock reconvergence pessimism
                         -0.03    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.25   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00   20.00 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13   20.13 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00   20.13 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.23 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.03    0.00   20.23 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.33 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_2_0_wb_clk_i (net)
                  0.03    0.00   20.33 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.36   20.70 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.09                           clknet_3_4_0_wb_clk_i (net)
                  0.33    0.00   20.70 v clkbuf_leaf_20_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   21.00 v clkbuf_leaf_20_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_20_wb_clk_i (net)
                  0.04    0.00   21.00 v _5770__1/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.04   21.03 ^ _5770__1/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net74 (net)
                  0.02    0.00   21.03 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.09    0.37   21.41 v _8530_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mic.tmp2 (net)
                  0.09    0.00   21.41 v _7990_/A (sky130_fd_sc_hd__nor2_8)
                  0.05    0.12   21.52 ^ _7990_/Y (sky130_fd_sc_hd__nor2_8)
     1    0.00                           net38 (net)
                  0.05    0.00   21.52 ^ output38/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.22   21.75 ^ output38/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   21.75 ^ io_out[0] (out)
                                 21.75   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -2.00   37.75   output external delay
                                 37.75   data required time
-----------------------------------------------------------------------------
                                 37.75   data required time
                                -21.75   data arrival time
-----------------------------------------------------------------------------
                                 16.00   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.01    2.01 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    2.01 ^ input3/A (sky130_fd_sc_hd__buf_12)
                  0.23    0.25    2.27 ^ input3/X (sky130_fd_sc_hd__buf_12)
    81    0.20                           net3 (net)
                  0.23    0.00    2.27 ^ _4055_/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.06    2.33 v _4055_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _0944_ (net)
                  0.05    0.00    2.33 v _4056_/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.15    2.48 v _4056_/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.01                           _0945_ (net)
                  0.03    0.00    2.48 v _4470_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.15    2.64 v _4470_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.01                           _1315_ (net)
                  0.04    0.00    2.64 v _5774_/A (sky130_fd_sc_hd__nand2_1)
                  0.05    0.05    2.69 ^ _5774_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.00                           _2054_ (net)
                  0.05    0.00    2.69 ^ _5777_/A4 (sky130_fd_sc_hd__a41o_1)
                  0.07    0.20    2.89 ^ _5777_/X (sky130_fd_sc_hd__a41o_1)
     1    0.01                           _2057_ (net)
                  0.07    0.00    2.89 ^ _5778_/A (sky130_fd_sc_hd__clkinv_2)
                  0.02    0.04    2.94 v _5778_/Y (sky130_fd_sc_hd__clkinv_2)
     1    0.00                           _0335_ (net)
                  0.02    0.00    2.94 v _8530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.94   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00   20.00 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10   20.10 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00   20.10 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.08   20.19 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.03    0.00   20.19 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.09   20.27 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_2_0_wb_clk_i (net)
                  0.03    0.00   20.27 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.30   20.57 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.09                           clknet_3_4_0_wb_clk_i (net)
                  0.33    0.00   20.57 v clkbuf_leaf_20_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.25   20.82 v clkbuf_leaf_20_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_20_wb_clk_i (net)
                  0.04    0.00   20.82 v _5770__1/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.03   20.85 ^ _5770__1/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net74 (net)
                  0.02    0.00   20.85 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   20.60   clock uncertainty
                          0.00   20.60   clock reconvergence pessimism
                         -0.11   20.49   library setup time
                                 20.49   data required time
-----------------------------------------------------------------------------
                                 20.49   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                 17.55   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8376_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    2.00 v input3/A (sky130_fd_sc_hd__buf_12)
                  0.09    0.19    2.20 v input3/X (sky130_fd_sc_hd__buf_12)
    81    0.17                           net3 (net)
                  0.09    0.00    2.20 v _6120_/A (sky130_fd_sc_hd__or2_1)
                  0.07    0.29    2.48 v _6120_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _2246_ (net)
                  0.07    0.00    2.48 v _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    2.55 ^ _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.04    0.00    2.55 ^ _6127_/C1 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.16    2.71 ^ _6127_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0181_ (net)
                  0.04    0.00    2.71 ^ _8376_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00   20.00 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10   20.10 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00   20.10 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.08   20.19 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.03    0.00   20.19 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.09   20.27 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_2_0_wb_clk_i (net)
                  0.03    0.00   20.27 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.30   20.57 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.09                           clknet_3_4_0_wb_clk_i (net)
                  0.33    0.00   20.57 v clkbuf_leaf_18_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.25   20.82 v clkbuf_leaf_18_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_18_wb_clk_i (net)
                  0.04    0.00   20.82 v _5770__4/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.03   20.85 ^ _5770__4/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net77 (net)
                  0.02    0.00   20.85 ^ _6124_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   20.91 ^ _6124_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _2249_ (net)
                  0.04    0.00   20.91 ^ _6125_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   20.97 ^ _6125_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0161_ (net)
                  0.04    0.00   20.97 ^ _8376_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   20.72   clock uncertainty
                          0.00   20.72   clock reconvergence pessimism
                         -0.06   20.67   library setup time
                                 20.67   data required time
-----------------------------------------------------------------------------
                                 20.67   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                 17.95   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8377_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    2.00 v input3/A (sky130_fd_sc_hd__buf_12)
                  0.09    0.19    2.20 v input3/X (sky130_fd_sc_hd__buf_12)
    81    0.17                           net3 (net)
                  0.09    0.00    2.20 v _6120_/A (sky130_fd_sc_hd__or2_1)
                  0.07    0.29    2.48 v _6120_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _2246_ (net)
                  0.07    0.00    2.48 v _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    2.55 ^ _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.04    0.00    2.55 ^ _6123_/B1 (sky130_fd_sc_hd__o311a_1)
                  0.04    0.15    2.71 ^ _6123_/X (sky130_fd_sc_hd__o311a_1)
     1    0.00                           _0182_ (net)
                  0.04    0.00    2.71 ^ _8377_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00   20.00 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10   20.10 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00   20.10 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.08   20.19 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.03    0.00   20.19 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.09   20.27 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_2_0_wb_clk_i (net)
                  0.03    0.00   20.27 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.30   20.57 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.09                           clknet_3_4_0_wb_clk_i (net)
                  0.33    0.00   20.57 v clkbuf_leaf_22_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.25   20.82 v clkbuf_leaf_22_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_22_wb_clk_i (net)
                  0.04    0.00   20.82 v _5770__5/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.03   20.86 ^ _5770__5/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net78 (net)
                  0.02    0.00   20.86 ^ _6117_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   20.92 ^ _6117_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _2244_ (net)
                  0.04    0.00   20.92 ^ _6118_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   20.98 ^ _6118_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0162_ (net)
                  0.04    0.00   20.98 ^ _8377_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   20.73   clock uncertainty
                          0.00   20.73   clock reconvergence pessimism
                         -0.05   20.68   library setup time
                                 20.68   data required time
-----------------------------------------------------------------------------
                                 20.68   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                 17.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8375_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    2.00 v input3/A (sky130_fd_sc_hd__buf_12)
                  0.09    0.19    2.20 v input3/X (sky130_fd_sc_hd__buf_12)
    81    0.17                           net3 (net)
                  0.09    0.00    2.20 v _6120_/A (sky130_fd_sc_hd__or2_1)
                  0.07    0.29    2.48 v _6120_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _2246_ (net)
                  0.07    0.00    2.48 v _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    2.55 ^ _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.04    0.00    2.55 ^ _6130_/C1 (sky130_fd_sc_hd__o211a_1)
                  0.04    0.13    2.68 ^ _6130_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _0180_ (net)
                  0.04    0.00    2.68 ^ _8375_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.68   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00   20.00 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10   20.10 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00   20.10 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.08   20.19 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.03    0.00   20.19 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.09   20.27 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_2_0_wb_clk_i (net)
                  0.03    0.00   20.27 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.30   20.57 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.09                           clknet_3_4_0_wb_clk_i (net)
                  0.33    0.00   20.57 v clkbuf_leaf_23_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.25   20.82 v clkbuf_leaf_23_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_23_wb_clk_i (net)
                  0.04    0.00   20.82 v _5770__3/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.03   20.85 ^ _5770__3/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net76 (net)
                  0.02    0.00   20.85 ^ _6128_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   20.91 ^ _6128_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _2251_ (net)
                  0.04    0.00   20.91 ^ _6129_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   20.97 ^ _6129_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0160_ (net)
                  0.04    0.00   20.97 ^ _8375_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   20.72   clock uncertainty
                          0.00   20.72   clock reconvergence pessimism
                         -0.05   20.67   library setup time
                                 20.67   data required time
-----------------------------------------------------------------------------
                                 20.67   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                 17.98   slack (MET)


max_report_end
timing_report

===========================================================================
report_checks -unique
============================================================================
No paths found.
timing_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.01                           wb_clk_i (net)
                  0.00    0.00   20.00 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13   20.13 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.00                           clknet_0_wb_clk_i (net)
                  0.03    0.00   20.13 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.23 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_1_1_0_wb_clk_i (net)
                  0.03    0.00   20.23 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.33 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.00                           clknet_2_2_0_wb_clk_i (net)
                  0.03    0.00   20.33 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.36   20.70 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    13    0.09                           clknet_3_4_0_wb_clk_i (net)
                  0.33    0.00   20.70 v clkbuf_leaf_20_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.30   21.00 v clkbuf_leaf_20_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_20_wb_clk_i (net)
                  0.04    0.00   21.00 v _5770__1/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.04   21.03 ^ _5770__1/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net74 (net)
                  0.02    0.00   21.03 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.09    0.37   21.41 v _8530_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mic.tmp2 (net)
                  0.09    0.00   21.41 v _7990_/A (sky130_fd_sc_hd__nor2_8)
                  0.05    0.12   21.52 ^ _7990_/Y (sky130_fd_sc_hd__nor2_8)
     1    0.00                           net38 (net)
                  0.05    0.00   21.52 ^ output38/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.22   21.75 ^ output38/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   21.75 ^ io_out[0] (out)
                                 21.75   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -2.00   37.75   output external delay
                                 37.75   data required time
-----------------------------------------------------------------------------
                                 37.75   data required time
                                -21.75   data arrival time
-----------------------------------------------------------------------------
                                 16.00   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 16.00

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.07
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_9177_/GATE_N v
   2.60
_8398_/CLK ^
   0.87     -0.04       1.69

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             8.62e-04   4.19e-05   6.85e-09   9.04e-04  50.2%
Combinational          6.23e-04   2.74e-04   1.97e-08   8.98e-04  49.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.49e-03   3.16e-04   2.65e-08   1.80e-03 100.0%
                          82.4%      17.6%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 65622 u^2 13% utilization.
area_report_end
[36m[INFO]: Running Diode Insertion...[39m
[36m[INFO]: current step index: 18[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 13118 components and 57569 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 37920 connections.
[INFO ODB-0133]     Created 5785 nets and 19442 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def
Design name: user_proj_example
Inserted 1853 diodes.
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/15-resizer_timing.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/18-diodes.def[39m
[36m[INFO]: Running Detailed Placement...[39m
[36m[INFO]: current step index: 19[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/18-diodes.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 15555 components and 69754 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 47668 connections.
[INFO ODB-0133]     Created 5785 nets and 21879 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/18-diodes.def
Placement Analysis
---------------------------------
total displacement      12716.9 u
average displacement        0.8 u
max displacement           49.9 u
original HPWL          174849.0 u
legalized HPWL         181630.1 u
delta HPWL                    4 %

[INFO DPL-0020] Mirrored 2721 instances
[INFO DPL-0021] HPWL before          181630.1 u
[INFO DPL-0022] HPWL after           177331.0 u
[INFO DPL-0023] HPWL delta               -2.4 %
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/18-diodes.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def[39m
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 20[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 15555 components and 69754 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 47668 connections.
[INFO ODB-0133]     Created 5785 nets and 21879 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_diodes.v[39m
[36m[INFO]: Running Fill Insertion...[39m
[36m[INFO]: current step index: 21[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 15555 components and 69754 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 47668 connections.
[INFO ODB-0133]     Created 5785 nets and 21879 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO DPL-0001] Placed 44089 filler instances.
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.def[39m
[36m[INFO]: Obstructions will be added over the whole die area: met5 0 0 900 600[39m
[36m[INFO]: Adding routing obstructions...[39m
[33m[WARNING]: Specifying a routing obstruction is now done using the coordinates[39m
[33m[WARNING]: of its bounding box instead of the now deprecated (x, y, size_x, size_y).[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 59644 components and 246110 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 224024 connections.
[INFO ODB-0133]     Created 5785 nets and 21879 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.def
Creating an obstruction on met5 at 0 0 900000 600000 (DBU)
[36m[INFO]: Obstructions added over met5 0 0 900 600[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.obs.def[39m
[36m[INFO]: Running Global Routing...[39m
[36m[INFO]: current step index: 22[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.obs.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 59644 components and 246110 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 224024 connections.
[INFO ODB-0133]     Created 5785 nets and 21879 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.obs.def
[INFO GRT-0020] Min routing layer: li1
[INFO GRT-0021] Max routing layer: met4
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0224] Chose via L1M1_PR as default.
[INFO GRT-0224] Chose via M1M2_PR as default.
[INFO GRT-0224] Chose via M2M3_PR as default.
[INFO GRT-0224] Chose via M3M4_PR as default.
[INFO GRT-0224] Chose via M4M5_PR as default.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 401460
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 177
[INFO GRT-0017] Processing 434342 blockages on layer li1.
[INFO GRT-0017] Processing 130870 blockages on layer met1.
[INFO GRT-0017] Processing 12 blockages on layer met4.

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical       167700          1220          99.27%
met1       Horizontal     223600        143964          35.62%
met2       Vertical       167700        166175          0.91%
met3       Horizontal     111800        111972          -0.15%
met4       Vertical        78260         76597          2.12%
---------------------------------------------------------------

[INFO GRT-0191] Wirelength: 29271, Wirelength1: 0
[INFO GRT-0192] Number of segments: 12525
[INFO GRT-0193] Number of shifts: 0
[INFO GRT-0097] First L Route.
[INFO GRT-0191] Wirelength: 29271, Wirelength1: 29271
[INFO GRT-0192] Number of segments: 12525
[INFO GRT-0193] Number of shifts: 0
[INFO GRT-0135] Overflow report.
[INFO GRT-0136] Total hCap               : 255936
[INFO GRT-0137] Total vCap               : 243992
[INFO GRT-0138] Total usage              : 29271
[INFO GRT-0139] Max H overflow           : 0
[INFO GRT-0140] Max V overflow           : 0
[INFO GRT-0141] Max overflow             : 0
[INFO GRT-0142] Number of overflow edges : 0
[INFO GRT-0143] H   overflow             : 0
[INFO GRT-0144] V   overflow             : 0
[INFO GRT-0145] Final overflow           : 0

[INFO GRT-0098] Second L Route.
[INFO GRT-0135] Overflow report.
[INFO GRT-0136] Total hCap               : 255936
[INFO GRT-0137] Total vCap               : 243992
[INFO GRT-0138] Total usage              : 29271
[INFO GRT-0139] Max H overflow           : 0
[INFO GRT-0140] Max V overflow           : 0
[INFO GRT-0141] Max overflow             : 0
[INFO GRT-0142] Number of overflow edges : 0
[INFO GRT-0143] H   overflow             : 0
[INFO GRT-0144] V   overflow             : 0
[INFO GRT-0145] Final overflow           : 0

[INFO GRT-0099] First Z Route.
[INFO GRT-0135] Overflow report.
[INFO GRT-0136] Total hCap               : 255936
[INFO GRT-0137] Total vCap               : 243992
[INFO GRT-0138] Total usage              : 29271
[INFO GRT-0139] Max H overflow           : 0
[INFO GRT-0140] Max V overflow           : 0
[INFO GRT-0141] Max overflow             : 0
[INFO GRT-0142] Number of overflow edges : 0
[INFO GRT-0143] H   overflow             : 0
[INFO GRT-0144] V   overflow             : 0
[INFO GRT-0145] Final overflow           : 0

[INFO GRT-0100] LV routing round 0, enlarge 10.
[INFO GRT-0182] 10 threshold, 10 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 29271
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 0
[INFO GRT-0130] Max overflow         : 0
[INFO GRT-0131] Number overflow edges: 0
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 0
[INFO GRT-0134] Final overflow       : 0

[INFO GRT-0100] LV routing round 1, enlarge 15.
[INFO GRT-0182] 5 threshold, 15 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 29271
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 0
[INFO GRT-0130] Max overflow         : 0
[INFO GRT-0131] Number overflow edges: 0
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 0
[INFO GRT-0134] Final overflow       : 0

[INFO GRT-0100] LV routing round 2, enlarge 20.
[INFO GRT-0182] 1 threshold, 20 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 29271
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 0
[INFO GRT-0130] Max overflow         : 0
[INFO GRT-0131] Number overflow edges: 0
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 0
[INFO GRT-0134] Final overflow       : 0

Usage checked
[INFO GRT-0105] Maze routing finished.
Final 2D results:
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage          : 29271
[INFO GRT-0128] Max H overflow       : 0
[INFO GRT-0129] Max V overflow       : 0
[INFO GRT-0130] Max overflow         : 0
[INFO GRT-0131] Number overflow edges: 0
[INFO GRT-0132] H   overflow         : 0
[INFO GRT-0133] V   overflow         : 0
[INFO GRT-0134] Final overflow       : 0

[INFO GRT-0106] Layer assignment begins.
[INFO GRT-0107] Layer assignment finished.
[INFO GRT-0108] Post-processing begins.
[INFO GRT-0109] Post-processing finished.
 Starting via filling.
[INFO GRT-0197] Via related to pin nodes: 26434
[INFO GRT-0198] Via related Steiner nodes: 545
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 29293
[INFO GRT-0112] Final usage 3D: 116909
[WARNING GRT-0211] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1               1220             1            0.08%             0 /  0 /  0
met1            143964         17497           12.15%             0 /  0 /  0
met2            166175         10452            6.29%             0 /  0 /  0
met3            111972          1080            0.96%             0 /  0 /  0
met4             76597             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           499928         29030            5.81%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 313163 um
[INFO GRT-0014] Routed nets: 5456
###############################################################################
# Created by write_sdc
# Sun Nov  7 03:21:52 2021
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_propagated_clock [get_clocks {wb_clk_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
check_report
No paths found.
check_report_end
timing_report
No paths found.
timing_report_end
min_max_report
Startpoint: wbs_adr_i[30] (input port clocked by wb_clk_i)
Endpoint: _8399_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ wbs_adr_i[30] (in)
     2    0.01                           wbs_adr_i[30] (net)
                  0.02    0.00    2.01 ^ input9/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.09    2.10 ^ input9/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net9 (net)
                  0.09    0.00    2.10 ^ _4156_/B (sky130_fd_sc_hd__or4_4)
                  0.11    0.16    2.27 ^ _4156_/X (sky130_fd_sc_hd__or4_4)
     6    0.03                           _1014_ (net)
                  0.11    0.01    2.28 ^ _6008_/B (sky130_fd_sc_hd__nor2_1)
                  0.04    0.05    2.33 v _6008_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _0204_ (net)
                  0.04    0.00    2.33 v _8399_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.33   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          2.18    2.18   clock network delay (propagated)
                          0.25    2.43   clock uncertainty
                          0.00    2.43   clock reconvergence pessimism
                                  2.43 ^ _8399_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04    2.39   library hold time
                                  2.39   data required time
-----------------------------------------------------------------------------
                                  2.39   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)


Startpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          1.81   21.81   clock network delay (propagated)
                  0.02    0.00   21.81 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.11    0.38   22.19 v _8530_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mic.tmp2 (net)
                  0.11    0.01   22.20 v _7990_/A (sky130_fd_sc_hd__nor2_8)
                  0.21    0.25   22.45 ^ _7990_/Y (sky130_fd_sc_hd__nor2_8)
     2    0.05                           net38 (net)
                  0.22    0.03   22.48 ^ output38/A (sky130_fd_sc_hd__buf_2)
                  0.20    0.28   22.76 ^ output38/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.20    0.02   22.78 ^ io_out[0] (out)
                                 22.78   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -2.00   37.75   output external delay
                                 37.75   data required time
-----------------------------------------------------------------------------
                                 37.75   data required time
                                -22.78   data arrival time
-----------------------------------------------------------------------------
                                 14.97   slack (MET)


min_max_report_end
wns_report
wns 0.00
wns_report_end
tns_report
tns 0.00
tns_report_end
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/21-addspacers.obs.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def[39m
[36m[INFO]: Changing layout from 0 to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.guide[39m
[36m[INFO]: Current Def is /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def[39m
[36m[INFO]: Current Guide is /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.guide[39m
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 23[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 59644 components and 246110 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 224024 connections.
[INFO ODB-0133]     Created 5785 nets and 21879 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_diodes.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v[39m
[36m[INFO]: Running Detailed Routing...[39m
[36m[INFO]: current step index: 24[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 59644 components and 246110 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 224024 connections.
[INFO ODB-0133]     Created 5785 nets and 21879 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_proj_example
Die area:                 ( 0 0 ) ( 900000 600000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     59644
Number of terminals:      609
Number of snets:          2
Number of nets:           5785

[INFO DRT-0151] Reading guide.

Number of guides:     43385

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: M4M5_PR_C
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
[INFO DRT-0164] Number of unique instances = 341.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 434342.
[INFO DRT-0033] mcon shape region query size = 824024.
[INFO DRT-0033] met1 shape region query size = 132148.
[INFO DRT-0033] via shape region query size = 6390.
[INFO DRT-0033] met2 shape region query size = 3165.
[INFO DRT-0033] via2 shape region query size = 5112.
[INFO DRT-0033] met3 shape region query size = 2556.
[INFO DRT-0033] via3 shape region query size = 5112.
[INFO DRT-0033] met4 shape region query size = 1302.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 1.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1275 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 335 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0084]   Complete 7855 groups.
#scanned instances     = 59644
#unique  instances     = 341
#stdCellGenAp          = 9774
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 7577
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 21879
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:02, memory = 280.73 (MB), peak = 297.57 (MB)
[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 86 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 130 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 17101.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 13337.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 6320.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 81.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 23421 vertical wires in 3 frboxes and 13418 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 2251 vertical wires in 3 frboxes and 4408 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 406.68 (MB), peak = 458.68 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 406.68 (MB), peak = 458.68 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 759.28 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 752.01 (MB).
    Completing 30% with 696 violations.
    elapsed time = 00:00:09, memory = 703.05 (MB).
    Completing 40% with 696 violations.
    elapsed time = 00:00:15, memory = 850.20 (MB).
    Completing 50% with 696 violations.
    elapsed time = 00:00:17, memory = 850.87 (MB).
    Completing 60% with 1499 violations.
    elapsed time = 00:00:21, memory = 800.10 (MB).
    Completing 70% with 1499 violations.
    elapsed time = 00:00:22, memory = 797.59 (MB).
    Completing 80% with 1907 violations.
    elapsed time = 00:00:26, memory = 807.93 (MB).
    Completing 90% with 1907 violations.
    elapsed time = 00:00:31, memory = 842.72 (MB).
    Completing 100% with 2369 violations.
    elapsed time = 00:00:34, memory = 835.07 (MB).
[INFO DRT-0199]   Number of violations = 3697.
[INFO DRT-0267] cpu time = 00:03:36, elapsed time = 00:00:34, memory = 1085.29 (MB), peak = 1085.29 (MB)
Total wire length = 209542 um.
Total wire length on LAYER li1 = 131 um.
Total wire length on LAYER met1 = 124871 um.
Total wire length on LAYER met2 = 76489 um.
Total wire length on LAYER met3 = 8050 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45181.
Up-via summary (total 45181):.

------------------------
 FR_MASTERSLICE        0
            li1    22131
           met1    22748
           met2      302
           met3        0
           met4        0
------------------------
                   45181


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3697 violations.
    elapsed time = 00:00:03, memory = 1087.77 (MB).
    Completing 20% with 3697 violations.
    elapsed time = 00:00:05, memory = 1087.86 (MB).
    Completing 30% with 3022 violations.
    elapsed time = 00:00:09, memory = 1087.86 (MB).
    Completing 40% with 3022 violations.
    elapsed time = 00:00:13, memory = 1087.86 (MB).
    Completing 50% with 3022 violations.
    elapsed time = 00:00:14, memory = 1087.86 (MB).
    Completing 60% with 2598 violations.
    elapsed time = 00:00:19, memory = 1088.89 (MB).
    Completing 70% with 2598 violations.
    elapsed time = 00:00:20, memory = 1089.25 (MB).
    Completing 80% with 1949 violations.
    elapsed time = 00:00:24, memory = 1089.25 (MB).
    Completing 90% with 1949 violations.
    elapsed time = 00:00:27, memory = 1089.25 (MB).
    Completing 100% with 1452 violations.
    elapsed time = 00:00:30, memory = 1089.27 (MB).
[INFO DRT-0199]   Number of violations = 1452.
[INFO DRT-0267] cpu time = 00:03:16, elapsed time = 00:00:30, memory = 1089.27 (MB), peak = 1092.41 (MB)
Total wire length = 207852 um.
Total wire length on LAYER li1 = 117 um.
Total wire length on LAYER met1 = 124143 um.
Total wire length on LAYER met2 = 75534 um.
Total wire length on LAYER met3 = 8056 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 44956.
Up-via summary (total 44956):.

------------------------
 FR_MASTERSLICE        0
            li1    22109
           met1    22548
           met2      299
           met3        0
           met4        0
------------------------
                   44956


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1452 violations.
    elapsed time = 00:00:02, memory = 1089.27 (MB).
    Completing 20% with 1452 violations.
    elapsed time = 00:00:04, memory = 1089.27 (MB).
    Completing 30% with 1521 violations.
    elapsed time = 00:00:08, memory = 1089.27 (MB).
    Completing 40% with 1521 violations.
    elapsed time = 00:00:11, memory = 1095.70 (MB).
    Completing 50% with 1521 violations.
    elapsed time = 00:00:14, memory = 1090.56 (MB).
    Completing 60% with 1507 violations.
    elapsed time = 00:00:17, memory = 1091.02 (MB).
    Completing 70% with 1507 violations.
    elapsed time = 00:00:18, memory = 1091.28 (MB).
    Completing 80% with 1391 violations.
    elapsed time = 00:00:24, memory = 1091.28 (MB).
    Completing 90% with 1391 violations.
    elapsed time = 00:00:25, memory = 1091.28 (MB).
    Completing 100% with 1331 violations.
    elapsed time = 00:00:29, memory = 1091.28 (MB).
[INFO DRT-0199]   Number of violations = 1331.
[INFO DRT-0267] cpu time = 00:02:45, elapsed time = 00:00:29, memory = 1091.28 (MB), peak = 1095.70 (MB)
Total wire length = 207369 um.
Total wire length on LAYER li1 = 122 um.
Total wire length on LAYER met1 = 123761 um.
Total wire length on LAYER met2 = 75207 um.
Total wire length on LAYER met3 = 8277 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 44943.
Up-via summary (total 44943):.

------------------------
 FR_MASTERSLICE        0
            li1    22118
           met1    22485
           met2      340
           met3        0
           met4        0
------------------------
                   44943


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1331 violations.
    elapsed time = 00:00:03, memory = 1110.10 (MB).
    Completing 20% with 1331 violations.
    elapsed time = 00:00:03, memory = 1110.10 (MB).
    Completing 30% with 1062 violations.
    elapsed time = 00:00:09, memory = 1091.94 (MB).
    Completing 40% with 1062 violations.
    elapsed time = 00:00:12, memory = 1091.94 (MB).
    Completing 50% with 1062 violations.
    elapsed time = 00:00:12, memory = 1091.94 (MB).
    Completing 60% with 752 violations.
    elapsed time = 00:00:19, memory = 1091.94 (MB).
    Completing 70% with 752 violations.
    elapsed time = 00:00:20, memory = 1091.94 (MB).
    Completing 80% with 474 violations.
    elapsed time = 00:00:31, memory = 1091.94 (MB).
    Completing 90% with 474 violations.
    elapsed time = 00:00:34, memory = 1091.94 (MB).
    Completing 100% with 111 violations.
    elapsed time = 00:00:38, memory = 1095.80 (MB).
[INFO DRT-0199]   Number of violations = 115.
[INFO DRT-0267] cpu time = 00:02:47, elapsed time = 00:00:39, memory = 1095.80 (MB), peak = 1115.14 (MB)
Total wire length = 206939 um.
Total wire length on LAYER li1 = 105 um.
Total wire length on LAYER met1 = 118564 um.
Total wire length on LAYER met2 = 75293 um.
Total wire length on LAYER met3 = 12954 um.
Total wire length on LAYER met4 = 22 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45526.
Up-via summary (total 45526):.

------------------------
 FR_MASTERSLICE        0
            li1    22093
           met1    22606
           met2      825
           met3        2
           met4        0
------------------------
                   45526


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 115 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 20% with 115 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 30% with 91 violations.
    elapsed time = 00:00:01, memory = 1095.80 (MB).
    Completing 40% with 91 violations.
    elapsed time = 00:00:01, memory = 1095.80 (MB).
    Completing 50% with 91 violations.
    elapsed time = 00:00:01, memory = 1095.80 (MB).
    Completing 60% with 68 violations.
    elapsed time = 00:00:02, memory = 1095.80 (MB).
    Completing 70% with 68 violations.
    elapsed time = 00:00:02, memory = 1095.80 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:03, memory = 1095.80 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:03, memory = 1095.80 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:05, memory = 1095.80 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 1095.80 (MB), peak = 1115.14 (MB)
Total wire length = 206939 um.
Total wire length on LAYER li1 = 104 um.
Total wire length on LAYER met1 = 118457 um.
Total wire length on LAYER met2 = 75284 um.
Total wire length on LAYER met3 = 13071 um.
Total wire length on LAYER met4 = 22 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45527.
Up-via summary (total 45527):.

------------------------
 FR_MASTERSLICE        0
            li1    22091
           met1    22603
           met2      831
           met3        2
           met4        0
------------------------
                   45527


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.80 (MB), peak = 1115.14 (MB)
Total wire length = 206941 um.
Total wire length on LAYER li1 = 104 um.
Total wire length on LAYER met1 = 118441 um.
Total wire length on LAYER met2 = 75283 um.
Total wire length on LAYER met3 = 13089 um.
Total wire length on LAYER met4 = 22 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45526.
Up-via summary (total 45526):.

------------------------
 FR_MASTERSLICE        0
            li1    22091
           met1    22600
           met2      833
           met3        2
           met4        0
------------------------
                   45526


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.80 (MB), peak = 1115.14 (MB)
Total wire length = 206941 um.
Total wire length on LAYER li1 = 104 um.
Total wire length on LAYER met1 = 118441 um.
Total wire length on LAYER met2 = 75283 um.
Total wire length on LAYER met3 = 13089 um.
Total wire length on LAYER met4 = 22 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45526.
Up-via summary (total 45526):.

------------------------
 FR_MASTERSLICE        0
            li1    22091
           met1    22600
           met2      833
           met3        2
           met4        0
------------------------
                   45526


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.80 (MB), peak = 1115.14 (MB)
Total wire length = 206941 um.
Total wire length on LAYER li1 = 104 um.
Total wire length on LAYER met1 = 118441 um.
Total wire length on LAYER met2 = 75283 um.
Total wire length on LAYER met3 = 13089 um.
Total wire length on LAYER met4 = 22 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45526.
Up-via summary (total 45526):.

------------------------
 FR_MASTERSLICE        0
            li1    22091
           met1    22600
           met2      833
           met3        2
           met4        0
------------------------
                   45526


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.80 (MB), peak = 1115.14 (MB)
Total wire length = 206941 um.
Total wire length on LAYER li1 = 104 um.
Total wire length on LAYER met1 = 118441 um.
Total wire length on LAYER met2 = 75283 um.
Total wire length on LAYER met3 = 13089 um.
Total wire length on LAYER met4 = 22 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45526.
Up-via summary (total 45526):.

------------------------
 FR_MASTERSLICE        0
            li1    22091
           met1    22600
           met2      833
           met3        2
           met4        0
------------------------
                   45526


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.80 (MB), peak = 1115.14 (MB)
Total wire length = 206941 um.
Total wire length on LAYER li1 = 104 um.
Total wire length on LAYER met1 = 118441 um.
Total wire length on LAYER met2 = 75283 um.
Total wire length on LAYER met3 = 13089 um.
Total wire length on LAYER met4 = 22 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45526.
Up-via summary (total 45526):.

------------------------
 FR_MASTERSLICE        0
            li1    22091
           met1    22600
           met2      833
           met3        2
           met4        0
------------------------
                   45526


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.80 (MB), peak = 1115.14 (MB)
Total wire length = 206941 um.
Total wire length on LAYER li1 = 104 um.
Total wire length on LAYER met1 = 118441 um.
Total wire length on LAYER met2 = 75283 um.
Total wire length on LAYER met3 = 13089 um.
Total wire length on LAYER met4 = 22 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45526.
Up-via summary (total 45526):.

------------------------
 FR_MASTERSLICE        0
            li1    22091
           met1    22600
           met2      833
           met3        2
           met4        0
------------------------
                   45526


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1095.80 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.80 (MB), peak = 1115.14 (MB)
Total wire length = 206941 um.
Total wire length on LAYER li1 = 104 um.
Total wire length on LAYER met1 = 118441 um.
Total wire length on LAYER met2 = 75283 um.
Total wire length on LAYER met3 = 13089 um.
Total wire length on LAYER met4 = 22 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45526.
Up-via summary (total 45526):.

------------------------
 FR_MASTERSLICE        0
            li1    22091
           met1    22600
           met2      833
           met3        2
           met4        0
------------------------
                   45526


[INFO DRT-0198] Complete detail routing.
Total wire length = 206941 um.
Total wire length on LAYER li1 = 104 um.
Total wire length on LAYER met1 = 118441 um.
Total wire length on LAYER met2 = 75283 um.
Total wire length on LAYER met3 = 13089 um.
Total wire length on LAYER met4 = 22 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45526.
Up-via summary (total 45526):.

------------------------
 FR_MASTERSLICE        0
            li1    22091
           met1    22600
           met2      833
           met3        2
           met4        0
------------------------
                   45526


[INFO DRT-0267] cpu time = 00:12:38, elapsed time = 00:02:20, memory = 1095.80 (MB), peak = 1115.14 (MB)

[INFO DRT-0180] Post processing.
Saving to /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
[36m[INFO]: No DRC violations after detailed routing.[39m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/22-fastroute.def to /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def[39m
[36m[INFO]: Running SPEF Extraction...[39m
[36m[INFO]: current step index: 25[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ORD-0033] -order_wires is deprecated.
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 59644 components and 246110 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 224024 connections.
[INFO ODB-0133]     Created 5785 nets and 21879 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
[INFO]: Setting RC values...
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of user_proj_example ...
Notice 0: Split top of 2211 T shapes.
[INFO RCX-0435] Reading extraction model file /home/kherman/OpenLane/pdks/sky130A/libs.tech/openlane/rcx_rules.info ...
[INFO RCX-0436] RC segment generation user_proj_example (max_merge_res 50.0) ...
[INFO RCX-0040] Final 29969 rc segments
[INFO RCX-0439] Coupling Cap extraction user_proj_example ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 45190 wires to be extracted
[INFO RCX-0442] 51% completion -- 23149 wires have been extracted
[INFO RCX-0442] 100% completion -- 45190 wires have been extracted
[INFO RCX-0045] Extract 5785 nets, 35425 rsegs, 35425 caps, 52815 ccs
[INFO RCX-0015] Finished extracting user_proj_example.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 5785 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[36m[INFO]: Running Static Timing Analysis...[39m
[36m[INFO]: current step index: 26[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 59644 components and 246110 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 224024 connections.
[INFO ODB-0133]     Created 5785 nets and 21879 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__fill_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__fill_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__tapvpwrvgnd_1 has no liberty cell.
###############################################################################
# Created by write_sdc
# Sun Nov  7 03:21:52 2021
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_propagated_clock [get_clocks {wb_clk_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8621_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.01    0.00    2.01 v input3/A (sky130_fd_sc_hd__buf_12)
                  0.21    0.16    2.16 v input3/X (sky130_fd_sc_hd__buf_12)
   162    0.53                           net3 (net)
                  0.21    0.02    2.18 v _5566_/A (sky130_fd_sc_hd__nor2_1)
                  0.06    0.13    2.31 ^ _5566_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _0426_ (net)
                  0.06    0.00    2.31 ^ _8621_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.31   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.07                           wb_clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.14 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.03                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.14 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    0.37 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_1_0_0_wb_clk_i (net)
                  0.19    0.00    0.37 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.27    0.64 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           clknet_2_0_0_wb_clk_i (net)
                  0.18    0.00    0.65 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.30    1.10    1.75 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    32    0.24                           clknet_3_0_0_wb_clk_i (net)
                  1.30    0.02    1.77 ^ clkbuf_leaf_101_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.35    2.12 ^ clkbuf_leaf_101_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_101_wb_clk_i (net)
                  0.07    0.00    2.12 ^ _8621_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    2.37   clock uncertainty
                          0.00    2.37   clock reconvergence pessimism
                         -0.03    2.33   library hold time
                                  2.33   data required time
-----------------------------------------------------------------------------
                                  2.33   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8622_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.01    0.00    2.01 v input3/A (sky130_fd_sc_hd__buf_12)
                  0.21    0.16    2.16 v input3/X (sky130_fd_sc_hd__buf_12)
   162    0.53                           net3 (net)
                  0.23    0.04    2.20 v _5563_/A (sky130_fd_sc_hd__nor2_1)
                  0.06    0.13    2.33 ^ _5563_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _0427_ (net)
                  0.06    0.00    2.33 ^ _8622_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.33   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.07                           wb_clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.14 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.03                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.14 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    0.37 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_1_0_0_wb_clk_i (net)
                  0.19    0.00    0.37 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.27    0.64 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           clknet_2_0_0_wb_clk_i (net)
                  0.18    0.00    0.65 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.30    1.10    1.75 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    32    0.24                           clknet_3_0_0_wb_clk_i (net)
                  1.30    0.02    1.77 ^ clkbuf_leaf_100_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.37    2.13 ^ clkbuf_leaf_100_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_100_wb_clk_i (net)
                  0.08    0.00    2.13 ^ _8622_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    2.38   clock uncertainty
                          0.00    2.38   clock reconvergence pessimism
                         -0.03    2.35   library hold time
                                  2.35   data required time
-----------------------------------------------------------------------------
                                  2.35   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8623_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.01    0.00    2.01 v input3/A (sky130_fd_sc_hd__buf_12)
                  0.21    0.16    2.16 v input3/X (sky130_fd_sc_hd__buf_12)
   162    0.53                           net3 (net)
                  0.22    0.03    2.19 v _5560_/A (sky130_fd_sc_hd__nor2_1)
                  0.08    0.14    2.33 ^ _5560_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _0428_ (net)
                  0.08    0.00    2.33 ^ _8623_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.33   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.07                           wb_clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.14 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.03                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.14 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    0.37 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_1_0_0_wb_clk_i (net)
                  0.19    0.00    0.37 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.27    0.64 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           clknet_2_0_0_wb_clk_i (net)
                  0.18    0.00    0.65 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.30    1.10    1.75 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    32    0.24                           clknet_3_0_0_wb_clk_i (net)
                  1.30    0.02    1.77 ^ clkbuf_leaf_100_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.37    2.13 ^ clkbuf_leaf_100_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_100_wb_clk_i (net)
                  0.08    0.00    2.13 ^ _8623_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    2.38   clock uncertainty
                          0.00    2.38   clock reconvergence pessimism
                         -0.03    2.35   library hold time
                                  2.35   data required time
-----------------------------------------------------------------------------
                                  2.35   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8620_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.01    0.00    2.01 v input3/A (sky130_fd_sc_hd__buf_12)
                  0.21    0.16    2.16 v input3/X (sky130_fd_sc_hd__buf_12)
   162    0.53                           net3 (net)
                  0.22    0.03    2.19 v _5569_/A (sky130_fd_sc_hd__nor2_1)
                  0.07    0.13    2.32 ^ _5569_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _0425_ (net)
                  0.07    0.00    2.32 ^ _8620_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.32   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.07                           wb_clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.14 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.03                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.14 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    0.37 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_1_0_0_wb_clk_i (net)
                  0.19    0.00    0.37 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.27    0.64 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           clknet_2_0_0_wb_clk_i (net)
                  0.18    0.00    0.65 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.30    1.10    1.75 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    32    0.24                           clknet_3_0_0_wb_clk_i (net)
                  1.30    0.02    1.77 ^ clkbuf_leaf_101_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.35    2.12 ^ clkbuf_leaf_101_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_101_wb_clk_i (net)
                  0.07    0.00    2.12 ^ _8620_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    2.37   clock uncertainty
                          0.00    2.37   clock reconvergence pessimism
                         -0.03    2.33   library hold time
                                  2.33   data required time
-----------------------------------------------------------------------------
                                  2.33   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)


Startpoint: wbs_adr_i[30] (input port clocked by wb_clk_i)
Endpoint: _8399_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ wbs_adr_i[30] (in)
     2    0.01                           wbs_adr_i[30] (net)
                  0.02    0.00    2.01 ^ input9/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.09    2.09 ^ input9/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net9 (net)
                  0.08    0.00    2.09 ^ _4156_/B (sky130_fd_sc_hd__or4_4)
                  0.12    0.17    2.27 ^ _4156_/X (sky130_fd_sc_hd__or4_4)
     6    0.04                           _1014_ (net)
                  0.12    0.01    2.28 ^ _6008_/B (sky130_fd_sc_hd__nor2_1)
                  0.04    0.05    2.33 v _6008_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _0204_ (net)
                  0.04    0.00    2.33 v _8399_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.33   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     2    0.07                           wb_clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.14 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.03                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.14 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    0.37 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_1_0_0_wb_clk_i (net)
                  0.19    0.00    0.37 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.27    0.64 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.03                           clknet_2_0_0_wb_clk_i (net)
                  0.18    0.00    0.65 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.30    1.10    1.75 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    32    0.24                           clknet_3_0_0_wb_clk_i (net)
                  1.30    0.02    1.77 ^ clkbuf_leaf_100_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.37    2.13 ^ clkbuf_leaf_100_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_100_wb_clk_i (net)
                  0.08    0.00    2.13 ^ _8399_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    2.38   clock uncertainty
                          0.00    2.38   clock reconvergence pessimism
                         -0.04    2.34   library hold time
                                  2.34   data required time
-----------------------------------------------------------------------------
                                  2.34   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     2    0.07                           wb_clk_i (net)
                  0.01    0.01   20.01 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   20.16 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.16 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.21   20.37 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_1_1_0_wb_clk_i (net)
                  0.14    0.00   20.37 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.22   20.58 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_2_2_0_wb_clk_i (net)
                  0.09    0.00   20.59 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.61    0.61   21.20 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    26    0.17                           clknet_3_4_0_wb_clk_i (net)
                  0.61    0.01   21.20 v clkbuf_leaf_20_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.42   21.62 v clkbuf_leaf_20_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_leaf_20_wb_clk_i (net)
                  0.05    0.00   21.62 v _5770__1/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.04   21.67 ^ _5770__1/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net74 (net)
                  0.02    0.00   21.67 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.10    0.38   22.04 v _8530_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mic.tmp2 (net)
                  0.10    0.00   22.04 v _7990_/A (sky130_fd_sc_hd__nor2_8)
                  0.17    0.22   22.26 ^ _7990_/Y (sky130_fd_sc_hd__nor2_8)
     2    0.04                           net38 (net)
                  0.17    0.01   22.27 ^ output38/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.27   22.54 ^ output38/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   22.54 ^ io_out[0] (out)
                                 22.54   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -2.00   37.75   output external delay
                                 37.75   data required time
-----------------------------------------------------------------------------
                                 37.75   data required time
                                -22.54   data arrival time
-----------------------------------------------------------------------------
                                 15.21   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.03    0.00    2.02 ^ input3/A (sky130_fd_sc_hd__buf_12)
                  0.61    0.38    2.40 ^ input3/X (sky130_fd_sc_hd__buf_12)
   162    0.56                           net3 (net)
                  0.73    0.23    2.63 ^ _4055_/A (sky130_fd_sc_hd__inv_2)
                  0.11    0.09    2.72 v _4055_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _0944_ (net)
                  0.11    0.00    2.72 v _4056_/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.24    2.96 v _4056_/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.08                           _0945_ (net)
                  0.10    0.02    2.98 v _4470_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.26    3.23 v _4470_/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           _1315_ (net)
                  0.11    0.00    3.24 v _5774_/A (sky130_fd_sc_hd__nand2_1)
                  0.06    0.10    3.34 ^ _5774_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.00                           _2054_ (net)
                  0.06    0.00    3.34 ^ _5777_/A4 (sky130_fd_sc_hd__a41o_1)
                  0.07    0.21    3.54 ^ _5777_/X (sky130_fd_sc_hd__a41o_1)
     1    0.01                           _2057_ (net)
                  0.07    0.00    3.54 ^ _5778_/A (sky130_fd_sc_hd__clkinv_2)
                  0.02    0.05    3.59 v _5778_/Y (sky130_fd_sc_hd__clkinv_2)
     1    0.00                           _0335_ (net)
                  0.02    0.00    3.59 v _8530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.59   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     2    0.07                           wb_clk_i (net)
                  0.01    0.01   20.01 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12   20.13 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.13 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.17   20.30 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_1_1_0_wb_clk_i (net)
                  0.14    0.00   20.30 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.18   20.48 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_2_2_0_wb_clk_i (net)
                  0.09    0.00   20.48 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.61    0.50   20.98 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    26    0.17                           clknet_3_4_0_wb_clk_i (net)
                  0.61    0.00   20.98 v clkbuf_leaf_20_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.34   21.33 v clkbuf_leaf_20_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_leaf_20_wb_clk_i (net)
                  0.05    0.00   21.33 v _5770__1/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.04   21.36 ^ _5770__1/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net74 (net)
                  0.02    0.00   21.36 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   21.11   clock uncertainty
                          0.00   21.11   clock reconvergence pessimism
                         -0.11   21.01   library setup time
                                 21.01   data required time
-----------------------------------------------------------------------------
                                 21.01   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                 17.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8377_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.03    0.00    2.02 ^ input3/A (sky130_fd_sc_hd__buf_12)
                  0.61    0.38    2.40 ^ input3/X (sky130_fd_sc_hd__buf_12)
   162    0.56                           net3 (net)
                  0.75    0.25    2.65 ^ _6120_/A (sky130_fd_sc_hd__or2_1)
                  0.09    0.25    2.90 ^ _6120_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _2246_ (net)
                  0.09    0.00    2.90 ^ _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06    2.97 v _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.04    0.00    2.97 v _6123_/B1 (sky130_fd_sc_hd__o311a_1)
                  0.05    0.13    3.09 v _6123_/X (sky130_fd_sc_hd__o311a_1)
     1    0.00                           _0182_ (net)
                  0.05    0.00    3.09 v _8377_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.09   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     2    0.07                           wb_clk_i (net)
                  0.01    0.01   20.01 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12   20.13 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.13 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.17   20.30 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_1_1_0_wb_clk_i (net)
                  0.14    0.00   20.30 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.18   20.48 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_2_2_0_wb_clk_i (net)
                  0.09    0.00   20.48 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.61    0.50   20.98 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    26    0.17                           clknet_3_4_0_wb_clk_i (net)
                  0.61    0.01   20.99 v clkbuf_leaf_22_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.35   21.33 v clkbuf_leaf_22_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.04                           clknet_leaf_22_wb_clk_i (net)
                  0.06    0.00   21.33 v _5770__5/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.04   21.37 ^ _5770__5/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net78 (net)
                  0.02    0.00   21.37 ^ _6117_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   21.44 ^ _6117_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _2244_ (net)
                  0.04    0.00   21.44 ^ _6118_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07   21.50 ^ _6118_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0162_ (net)
                  0.04    0.00   21.50 ^ _8377_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   21.25   clock uncertainty
                          0.00   21.25   clock reconvergence pessimism
                         -0.12   21.14   library setup time
                                 21.14   data required time
-----------------------------------------------------------------------------
                                 21.14   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                 18.04   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8376_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.03    0.00    2.02 ^ input3/A (sky130_fd_sc_hd__buf_12)
                  0.61    0.38    2.40 ^ input3/X (sky130_fd_sc_hd__buf_12)
   162    0.56                           net3 (net)
                  0.75    0.25    2.65 ^ _6120_/A (sky130_fd_sc_hd__or2_1)
                  0.09    0.25    2.90 ^ _6120_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _2246_ (net)
                  0.09    0.00    2.90 ^ _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06    2.97 v _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.04    0.00    2.97 v _6127_/C1 (sky130_fd_sc_hd__o221a_1)
                  0.04    0.12    3.08 v _6127_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _0181_ (net)
                  0.04    0.00    3.08 v _8376_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     2    0.07                           wb_clk_i (net)
                  0.01    0.01   20.01 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12   20.13 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.13 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.17   20.30 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_1_1_0_wb_clk_i (net)
                  0.14    0.00   20.30 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.18   20.48 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_2_2_0_wb_clk_i (net)
                  0.09    0.00   20.48 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.61    0.50   20.98 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    26    0.17                           clknet_3_4_0_wb_clk_i (net)
                  0.61    0.00   20.98 v clkbuf_leaf_18_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.34   21.33 v clkbuf_leaf_18_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_leaf_18_wb_clk_i (net)
                  0.05    0.00   21.33 v _5770__4/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.04   21.37 ^ _5770__4/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net77 (net)
                  0.02    0.00   21.37 ^ _6124_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   21.43 ^ _6124_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _2249_ (net)
                  0.04    0.00   21.43 ^ _6125_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07   21.49 ^ _6125_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0161_ (net)
                  0.04    0.00   21.49 ^ _8376_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   21.24   clock uncertainty
                          0.00   21.24   clock reconvergence pessimism
                         -0.11   21.13   library setup time
                                 21.13   data required time
-----------------------------------------------------------------------------
                                 21.13   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                 18.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _8375_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.03    0.00    2.02 ^ input3/A (sky130_fd_sc_hd__buf_12)
                  0.61    0.38    2.40 ^ input3/X (sky130_fd_sc_hd__buf_12)
   162    0.56                           net3 (net)
                  0.75    0.25    2.65 ^ _6120_/A (sky130_fd_sc_hd__or2_1)
                  0.09    0.25    2.90 ^ _6120_/X (sky130_fd_sc_hd__or2_1)
     2    0.01                           _2246_ (net)
                  0.09    0.00    2.90 ^ _6121_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06    2.97 v _6121_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _2247_ (net)
                  0.04    0.00    2.97 v _6130_/C1 (sky130_fd_sc_hd__o211a_1)
                  0.04    0.11    3.08 v _6130_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _0180_ (net)
                  0.04    0.00    3.08 v _8375_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.08   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     2    0.07                           wb_clk_i (net)
                  0.01    0.01   20.01 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12   20.13 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.13 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.17   20.30 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_1_1_0_wb_clk_i (net)
                  0.14    0.00   20.30 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.18   20.48 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_2_2_0_wb_clk_i (net)
                  0.09    0.00   20.48 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.61    0.50   20.98 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    26    0.17                           clknet_3_4_0_wb_clk_i (net)
                  0.61    0.00   20.98 v clkbuf_leaf_23_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.34   21.33 v clkbuf_leaf_23_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_leaf_23_wb_clk_i (net)
                  0.05    0.00   21.33 v _5770__3/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.04   21.36 ^ _5770__3/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net76 (net)
                  0.02    0.00   21.37 ^ _6128_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.06   21.43 ^ _6128_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _2251_ (net)
                  0.04    0.00   21.43 ^ _6129_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07   21.50 ^ _6129_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0160_ (net)
                  0.04    0.00   21.50 ^ _8375_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   21.25   clock uncertainty
                          0.00   21.25   clock reconvergence pessimism
                         -0.11   21.14   library setup time
                                 21.14   data required time
-----------------------------------------------------------------------------
                                 21.14   data required time
                                 -3.08   data arrival time
-----------------------------------------------------------------------------
                                 18.06   slack (MET)


max_report_end
timing_report

===========================================================================
report_checks -unique
============================================================================
No paths found.
timing_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _8530_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     2    0.07                           wb_clk_i (net)
                  0.01    0.01   20.01 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15   20.16 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.16 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.21   20.37 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.04                           clknet_1_1_0_wb_clk_i (net)
                  0.14    0.00   20.37 v clkbuf_2_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.22   20.58 v clkbuf_2_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.02                           clknet_2_2_0_wb_clk_i (net)
                  0.09    0.00   20.59 v clkbuf_3_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.61    0.61   21.20 v clkbuf_3_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    26    0.17                           clknet_3_4_0_wb_clk_i (net)
                  0.61    0.01   21.20 v clkbuf_leaf_20_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.42   21.62 v clkbuf_leaf_20_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_leaf_20_wb_clk_i (net)
                  0.05    0.00   21.62 v _5770__1/A (sky130_fd_sc_hd__inv_4)
                  0.02    0.04   21.67 ^ _5770__1/Y (sky130_fd_sc_hd__inv_4)
     1    0.00                           net74 (net)
                  0.02    0.00   21.67 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.10    0.38   22.04 v _8530_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mic.tmp2 (net)
                  0.10    0.00   22.04 v _7990_/A (sky130_fd_sc_hd__nor2_8)
                  0.17    0.22   22.26 ^ _7990_/Y (sky130_fd_sc_hd__nor2_8)
     2    0.04                           net38 (net)
                  0.17    0.01   22.27 ^ output38/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.27   22.54 ^ output38/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   22.54 ^ io_out[0] (out)
                                 22.54   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -2.00   37.75   output external delay
                                 37.75   data required time
-----------------------------------------------------------------------------
                                 37.75   data required time
                                -22.54   data arrival time
-----------------------------------------------------------------------------
                                 15.21   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 15.21

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack -0.03
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_9165_/GATE_N v
   3.64
_8398_/CLK ^
   1.50     -0.07       2.07

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             8.60e-04   8.63e-05   6.85e-09   9.46e-04  44.9%
Combinational          6.36e-04   5.24e-04   1.37e-07   1.16e-03  55.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.50e-03   6.11e-04   1.44e-07   2.11e-03 100.0%
                          71.0%      29.0%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 501737 u^2 98% utilization.
area_report_end
[36m[INFO]: Calculating Runtime From the Start...[39m
[36m[INFO]: Routing completed for user_proj_example/2021.11.07_03.20.14 in 0h4m36s[39m
[36m[INFO]: Writing Powered Verilog...[39m
[36m[INFO]: current step index: 27[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 59644 components and 246110 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 224024 connections.
[INFO ODB-0133]     Created 5785 nets and 21879 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
Top-level design name: user_proj_example
Default power net:  vccd1
Default ground net: vssd1
Found a total of 1 power ports.
Found a total of 1 ground ports.
Modified power connections of 59644 cells (Remaining: 0 ).
[36m[INFO]: Writing Verilog...[39m
[36m[INFO]: current step index: 28[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/27-user_proj_example.powered.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 59644 components and 246110 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 224024 connections.
[INFO ODB-0133]     Created 5785 nets and 21879 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/27-user_proj_example.powered.def
[36m[INFO]: Yosys won't attempt to rewrite verilog, and the OpenROAD output will be used as is.[39m
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v to /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v[39m
[36m[INFO]: Running Magic to generate various views...[39m
[36m[INFO]: Streaming out GDS II...[39m
[36m[INFO]: current step index: 29[39m

Magic 8.3 revision 209 - Compiled on Thu Oct 21 08:30:54 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(vendor): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openlane/scripts/magic/mag_gds.tcl" from command line.
Reading LEF data from file /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 110 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 113 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 121 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 153 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 161 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 166 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 202 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 243 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 284 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 285 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 791 lines.
Reading DEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def.
This action cannot be undone.
  Processed 3 vias total.
  Processed 59644 subcell instances total.
  Processed 611 pins total.
  Processed 2 special nets total.
  Processed 5785 nets total.
DEF read: Processed 170368 lines.
Root cell box:
           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)

microns:  900.00 x 600.00  (  0.00,  0.00 ), ( 900.00,  600.00)  540000.00 
lambda:   90000.00 x 60000.00  (  0.00,  0.00 ), ( 90000.00,  60000.00)  5400000000.00
internal: 180000 x 120000  (     0,  0    ), ( 180000,  120000)  21600000000
   Generating output for cell sky130_fd_sc_hd__decap_8
   Generating output for cell sky130_fd_sc_hd__decap_4
   Generating output for cell sky130_fd_sc_hd__fill_1
   Generating output for cell sky130_fd_sc_hd__decap_3
   Generating output for cell sky130_fd_sc_hd__nand2_2
   Generating output for cell sky130_fd_sc_hd__buf_8
   Generating output for cell sky130_fd_sc_hd__buf_12
   Generating output for cell sky130_fd_sc_hd__decap_6
   Generating output for cell sky130_fd_sc_hd__tapvpwrvgnd_1
   Generating output for cell sky130_fd_sc_hd__buf_6
   Generating output for cell sky130_fd_sc_hd__dlymetal6s2s_1
   Generating output for cell sky130_fd_sc_hd__clkbuf_4
   Generating output for cell sky130_fd_sc_hd__buf_2
   Generating output for cell sky130_fd_sc_hd__dfxtp_1
   Generating output for cell sky130_fd_sc_hd__clkbuf_16
   Generating output for cell sky130_fd_sc_hd__or2_1
   Generating output for cell sky130_fd_sc_hd__clkbuf_1
   Generating output for cell sky130_fd_sc_hd__and2_1
   Generating output for cell sky130_fd_sc_hd__diode_2
   Generating output for cell sky130_fd_sc_hd__or4_4
   Generating output for cell sky130_fd_sc_hd__nand2_1
   Generating output for cell sky130_fd_sc_hd__clkbuf_2
   Generating output for cell sky130_fd_sc_hd__conb_1
   Generating output for cell sky130_fd_sc_hd__decap_12
   Generating output for cell sky130_fd_sc_hd__fill_2
   Generating output for cell sky130_fd_sc_hd__mux2_1
   Generating output for cell sky130_fd_sc_hd__or4b_2
   Generating output for cell sky130_fd_sc_hd__or3_1
   Generating output for cell sky130_fd_sc_hd__a2bb2o_1
   Generating output for cell sky130_fd_sc_hd__a21bo_1
   Generating output for cell sky130_fd_sc_hd__o211a_1
   Generating output for cell sky130_fd_sc_hd__buf_4
   Generating output for cell sky130_fd_sc_hd__clkdlybuf4s25_1
   Generating output for cell sky130_fd_sc_hd__nor2_1
   Generating output for cell sky130_fd_sc_hd__o21a_1
   Generating output for cell sky130_fd_sc_hd__o221a_1
   Generating output for cell sky130_fd_sc_hd__inv_2
   Generating output for cell sky130_fd_sc_hd__o2bb2a_1
   Generating output for cell sky130_fd_sc_hd__clkinv_2
   Generating output for cell sky130_fd_sc_hd__or3_4
   Generating output for cell sky130_fd_sc_hd__clkinv_4
   Generating output for cell sky130_fd_sc_hd__o22a_1
   Generating output for cell sky130_fd_sc_hd__a221o_1
   Generating output for cell sky130_fd_sc_hd__a211oi_1
   Generating output for cell sky130_fd_sc_hd__or4_1
   Generating output for cell sky130_fd_sc_hd__dfxtp_2
   Generating output for cell sky130_fd_sc_hd__o21ai_1
   Generating output for cell sky130_fd_sc_hd__or4bb_2
   Generating output for cell sky130_fd_sc_hd__a22o_1
   Generating output for cell sky130_fd_sc_hd__nor3_1
   Generating output for cell sky130_fd_sc_hd__or3_2
   Generating output for cell sky130_fd_sc_hd__clkdlybuf4s50_1
   Generating output for cell sky130_fd_sc_hd__or2_4
   Generating output for cell sky130_fd_sc_hd__o22a_2
   Generating output for cell sky130_fd_sc_hd__or2b_1
   Generating output for cell sky130_fd_sc_hd__a41o_1
   Generating output for cell sky130_fd_sc_hd__or2_2
   Generating output for cell sky130_fd_sc_hd__a21o_1
   Generating output for cell sky130_fd_sc_hd__or3b_2
   Generating output for cell sky130_fd_sc_hd__o21ba_1
   Generating output for cell sky130_fd_sc_hd__or2b_2
   Generating output for cell sky130_fd_sc_hd__o211ai_1
   Generating output for cell sky130_fd_sc_hd__dfxtp_4
   Generating output for cell sky130_fd_sc_hd__o211ai_2
   Generating output for cell sky130_fd_sc_hd__a31o_4
   Generating output for cell sky130_fd_sc_hd__a2bb2o_4
   Generating output for cell sky130_fd_sc_hd__a2bb2oi_1
   Generating output for cell sky130_fd_sc_hd__dlxtn_4
   Generating output for cell sky130_fd_sc_hd__and4_1
   Generating output for cell sky130_fd_sc_hd__o2111a_1
   Generating output for cell sky130_fd_sc_hd__mux2_4
   Generating output for cell sky130_fd_sc_hd__mux2_2
   Generating output for cell sky130_fd_sc_hd__o2111ai_4
   Generating output for cell sky130_fd_sc_hd__a21oi_1
   Generating output for cell sky130_fd_sc_hd__or4_2
   Generating output for cell sky130_fd_sc_hd__o22ai_1
   Generating output for cell sky130_fd_sc_hd__o221ai_1
   Generating output for cell sky130_fd_sc_hd__or4b_1
   Generating output for cell sky130_fd_sc_hd__a32o_1
   Generating output for cell sky130_fd_sc_hd__o21bai_1
   Generating output for cell sky130_fd_sc_hd__a21bo_2
   Generating output for cell sky130_fd_sc_hd__or4bb_1
   Generating output for cell sky130_fd_sc_hd__o32a_2
   Generating output for cell sky130_fd_sc_hd__a31o_1
   Generating output for cell sky130_fd_sc_hd__a2bb2o_2
   Generating output for cell sky130_fd_sc_hd__a2bb2oi_4
   Generating output for cell sky130_fd_sc_hd__nor2_2
   Generating output for cell sky130_fd_sc_hd__o31a_2
   Generating output for cell sky130_fd_sc_hd__clkbuf_8
   Generating output for cell sky130_fd_sc_hd__a21oi_2
   Generating output for cell sky130_fd_sc_hd__o221a_2
   Generating output for cell sky130_fd_sc_hd__o31a_1
   Generating output for cell sky130_fd_sc_hd__o311a_1
   Generating output for cell sky130_fd_sc_hd__a211o_1
   Generating output for cell sky130_fd_sc_hd__dlxtn_1
   Generating output for cell sky130_fd_sc_hd__o32a_1
   Generating output for cell sky130_fd_sc_hd__a2111o_1
   Generating output for cell sky130_fd_sc_hd__o22ai_2
   Generating output for cell sky130_fd_sc_hd__and3b_1
   Generating output for cell sky130_fd_sc_hd__o2bb2ai_1
   Generating output for cell sky130_fd_sc_hd__dlxtn_2
   Generating output for cell sky130_fd_sc_hd__and4b_1
   Generating output for cell sky130_fd_sc_hd__o31ai_1
   Generating output for cell sky130_fd_sc_hd__and3_1
   Generating output for cell sky130_fd_sc_hd__a311o_1
   Generating output for cell sky130_fd_sc_hd__or3b_1
   Generating output for cell sky130_fd_sc_hd__o31a_4
   Generating output for cell sky130_fd_sc_hd__clkinv_8
   Generating output for cell sky130_fd_sc_hd__o2bb2a_2
   Generating output for cell sky130_fd_sc_hd__a31o_2
   Generating output for cell sky130_fd_sc_hd__o22a_4
   Generating output for cell sky130_fd_sc_hd__o221a_4
   Generating output for cell sky130_fd_sc_hd__nor3_2
   Generating output for cell sky130_fd_sc_hd__a21bo_4
   Generating output for cell sky130_fd_sc_hd__o2bb2ai_4
   Generating output for cell sky130_fd_sc_hd__nor3_4
   Generating output for cell sky130_fd_sc_hd__a221oi_1
   Generating output for cell sky130_fd_sc_hd__o221ai_2
   Generating output for cell sky130_fd_sc_hd__a221o_4
   Generating output for cell sky130_fd_sc_hd__o41a_2
   Generating output for cell sky130_fd_sc_hd__a31oi_4
   Generating output for cell sky130_fd_sc_hd__a21oi_4
   Generating output for cell sky130_fd_sc_hd__o221ai_4
   Generating output for cell sky130_fd_sc_hd__inv_4
   Generating output for cell sky130_fd_sc_hd__nor2_8
   Generating output for cell sky130_fd_sc_hd__a22oi_1
   Generating output for cell sky130_fd_sc_hd__buf_1
   Generating output for cell user_proj_example
[INFO]: GDS Write Complete
[36m[INFO]: current step index: 30[39m

Magic 8.3 revision 209 - Compiled on Thu Oct 21 08:30:54 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(vendor): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openlane/scripts/magic/gds_pointers.tcl" from command line.
Warning: Calma reading is not undoable!  I hope that's OK.
Library written using GDS-II Release 3.0
Library name: user_proj_example
Reading "sky130_fd_sc_hd__decap_8".
Reading "sky130_fd_sc_hd__decap_4".
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__decap_3".
Reading "sky130_fd_sc_hd__nand2_2".
Reading "sky130_fd_sc_hd__buf_8".
Reading "sky130_fd_sc_hd__buf_12".
Reading "sky130_fd_sc_hd__decap_6".
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__buf_6".
Reading "sky130_fd_sc_hd__dlymetal6s2s_1".
Reading "sky130_fd_sc_hd__clkbuf_4".
Reading "sky130_fd_sc_hd__buf_2".
Reading "sky130_fd_sc_hd__dfxtp_1".
Reading "sky130_fd_sc_hd__clkbuf_16".
Reading "sky130_fd_sc_hd__or2_1".
Reading "sky130_fd_sc_hd__clkbuf_1".
Reading "sky130_fd_sc_hd__and2_1".
Reading "sky130_fd_sc_hd__diode_2".
Reading "sky130_fd_sc_hd__or4_4".
Reading "sky130_fd_sc_hd__nand2_1".
Reading "sky130_fd_sc_hd__clkbuf_2".
Reading "sky130_fd_sc_hd__conb_1".
Reading "sky130_fd_sc_hd__decap_12".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__mux2_1".
Reading "sky130_fd_sc_hd__or4b_2".
Reading "sky130_fd_sc_hd__or3_1".
Reading "sky130_fd_sc_hd__a2bb2o_1".
Reading "sky130_fd_sc_hd__a21bo_1".
Reading "sky130_fd_sc_hd__o211a_1".
Reading "sky130_fd_sc_hd__buf_4".
Reading "sky130_fd_sc_hd__clkdlybuf4s25_1".
Reading "sky130_fd_sc_hd__nor2_1".
Reading "sky130_fd_sc_hd__o21a_1".
Reading "sky130_fd_sc_hd__o221a_1".
Reading "sky130_fd_sc_hd__inv_2".
Reading "sky130_fd_sc_hd__o2bb2a_1".
Reading "sky130_fd_sc_hd__clkinv_2".
Reading "sky130_fd_sc_hd__or3_4".
Reading "sky130_fd_sc_hd__clkinv_4".
Reading "sky130_fd_sc_hd__o22a_1".
Reading "sky130_fd_sc_hd__a221o_1".
Reading "sky130_fd_sc_hd__a211oi_1".
Reading "sky130_fd_sc_hd__or4_1".
Reading "sky130_fd_sc_hd__dfxtp_2".
Reading "sky130_fd_sc_hd__o21ai_1".
Reading "sky130_fd_sc_hd__or4bb_2".
Reading "sky130_fd_sc_hd__a22o_1".
Reading "sky130_fd_sc_hd__nor3_1".
Reading "sky130_fd_sc_hd__or3_2".
Reading "sky130_fd_sc_hd__clkdlybuf4s50_1".
Reading "sky130_fd_sc_hd__or2_4".
Reading "sky130_fd_sc_hd__o22a_2".
Reading "sky130_fd_sc_hd__or2b_1".
Reading "sky130_fd_sc_hd__a41o_1".
Reading "sky130_fd_sc_hd__or2_2".
Reading "sky130_fd_sc_hd__a21o_1".
Reading "sky130_fd_sc_hd__or3b_2".
Reading "sky130_fd_sc_hd__o21ba_1".
Reading "sky130_fd_sc_hd__or2b_2".
Reading "sky130_fd_sc_hd__o211ai_1".
Reading "sky130_fd_sc_hd__dfxtp_4".
Reading "sky130_fd_sc_hd__o211ai_2".
Reading "sky130_fd_sc_hd__a31o_4".
Reading "sky130_fd_sc_hd__a2bb2o_4".
Reading "sky130_fd_sc_hd__a2bb2oi_1".
Reading "sky130_fd_sc_hd__dlxtn_4".
Reading "sky130_fd_sc_hd__and4_1".
Reading "sky130_fd_sc_hd__o2111a_1".
Reading "sky130_fd_sc_hd__mux2_4".
Reading "sky130_fd_sc_hd__mux2_2".
Reading "sky130_fd_sc_hd__o2111ai_4".
Reading "sky130_fd_sc_hd__a21oi_1".
Reading "sky130_fd_sc_hd__or4_2".
Reading "sky130_fd_sc_hd__o22ai_1".
Reading "sky130_fd_sc_hd__o221ai_1".
Reading "sky130_fd_sc_hd__or4b_1".
Reading "sky130_fd_sc_hd__a32o_1".
Reading "sky130_fd_sc_hd__o21bai_1".
Reading "sky130_fd_sc_hd__a21bo_2".
Reading "sky130_fd_sc_hd__or4bb_1".
Reading "sky130_fd_sc_hd__o32a_2".
Reading "sky130_fd_sc_hd__a31o_1".
Reading "sky130_fd_sc_hd__a2bb2o_2".
Reading "sky130_fd_sc_hd__a2bb2oi_4".
Reading "sky130_fd_sc_hd__nor2_2".
Reading "sky130_fd_sc_hd__o31a_2".
Reading "sky130_fd_sc_hd__clkbuf_8".
Reading "sky130_fd_sc_hd__a21oi_2".
Reading "sky130_fd_sc_hd__o221a_2".
Reading "sky130_fd_sc_hd__o31a_1".
Reading "sky130_fd_sc_hd__o311a_1".
Reading "sky130_fd_sc_hd__a211o_1".
Reading "sky130_fd_sc_hd__dlxtn_1".
Reading "sky130_fd_sc_hd__o32a_1".
Reading "sky130_fd_sc_hd__a2111o_1".
CIF file read warning: CIF style sky130(vendor): units rescaled by factor of 5 / 1
CIF file read warning: Input off lambda grid by 2/5; snapped to grid.
Reading "sky130_fd_sc_hd__o22ai_2".
Reading "sky130_fd_sc_hd__and3b_1".
Reading "sky130_fd_sc_hd__o2bb2ai_1".
Reading "sky130_fd_sc_hd__dlxtn_2".
Reading "sky130_fd_sc_hd__and4b_1".
Reading "sky130_fd_sc_hd__o31ai_1".
Reading "sky130_fd_sc_hd__and3_1".
Reading "sky130_fd_sc_hd__a311o_1".
Reading "sky130_fd_sc_hd__or3b_1".
Reading "sky130_fd_sc_hd__o31a_4".
Reading "sky130_fd_sc_hd__clkinv_8".
Reading "sky130_fd_sc_hd__o2bb2a_2".
Reading "sky130_fd_sc_hd__a31o_2".
Reading "sky130_fd_sc_hd__o22a_4".
Reading "sky130_fd_sc_hd__o221a_4".
Reading "sky130_fd_sc_hd__nor3_2".
Reading "sky130_fd_sc_hd__a21bo_4".
Reading "sky130_fd_sc_hd__o2bb2ai_4".
Reading "sky130_fd_sc_hd__nor3_4".
Reading "sky130_fd_sc_hd__a221oi_1".
Reading "sky130_fd_sc_hd__o221ai_2".
Reading "sky130_fd_sc_hd__a221o_4".
Reading "sky130_fd_sc_hd__o41a_2".
Reading "sky130_fd_sc_hd__a31oi_4".
Reading "sky130_fd_sc_hd__a21oi_4".
Reading "sky130_fd_sc_hd__o221ai_4".
Reading "sky130_fd_sc_hd__inv_4".
Reading "sky130_fd_sc_hd__nor2_8".
Reading "sky130_fd_sc_hd__a22oi_1".
Reading "sky130_fd_sc_hd__buf_1".
Reading "user_proj_example".
    5000 uses
    10000 uses
    15000 uses
    20000 uses
    25000 uses
    30000 uses
    35000 uses
    40000 uses
    45000 uses
    50000 uses
    55000 uses
[INFO]: Wrote /project/openlane/user_proj_example/runs/user_proj_example/tmp/magic/magic_gds_ptrs.mag including GDS pointers.
[36m[INFO]: current step index: 31[39m

Magic 8.3 revision 209 - Compiled on Thu Oct 21 08:30:54 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(vendor): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openlane/scripts/magic/lef.tcl" from command line.
Reading LEF data from file /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 110 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 113 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 121 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 153 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 161 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 166 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 202 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 243 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 284 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 285 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 791 lines.
user_proj_example: 10000 rects
user_proj_example: 20000 rects
user_proj_example: 30000 rects
user_proj_example: 40000 rects
user_proj_example: 50000 rects
user_proj_example: 60000 rects
user_proj_example: 70000 rects
user_proj_example: 80000 rects
user_proj_example: 90000 rects
user_proj_example: 100000 rects
user_proj_example: 110000 rects
user_proj_example: 120000 rects
user_proj_example: 130000 rects
user_proj_example: 140000 rects
user_proj_example: 150000 rects
user_proj_example: 160000 rects
user_proj_example: 170000 rects
user_proj_example: 180000 rects
user_proj_example: 190000 rects
user_proj_example: 200000 rects
user_proj_example: 210000 rects
user_proj_example: 220000 rects
user_proj_example: 230000 rects
user_proj_example: 240000 rects
user_proj_example: 250000 rects
user_proj_example: 260000 rects
user_proj_example: 270000 rects
user_proj_example: 280000 rects
user_proj_example: 290000 rects
user_proj_example: 300000 rects
user_proj_example: 310000 rects
user_proj_example: 320000 rects
user_proj_example: 330000 rects
user_proj_example: 340000 rects
user_proj_example: 350000 rects
user_proj_example: 360000 rects
user_proj_example: 370000 rects
user_proj_example: 380000 rects
user_proj_example: 390000 rects
user_proj_example: 400000 rects
user_proj_example: 410000 rects
[INFO]: Writing abstract LEF
Generating LEF output /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.lef for cell user_proj_example:
Diagnostic:  Write LEF header for cell user_proj_example
Diagnostic:  Writing LEF output for cell user_proj_example
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_3" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__decap_3.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_3.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__tapvpwrvgnd_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__tapvpwrvgnd_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__tapvpwrvgnd_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_12" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__decap_12.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_12.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__decap_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_16" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkbuf_16.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_16.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__fill_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__fill_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__fill_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__diode_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__diode_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__diode_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__buf_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__buf_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_8" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__decap_8.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_8.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__fill_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__fill_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__fill_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__conb_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__conb_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__conb_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_6" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__decap_6.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_6.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkdlybuf4s50_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkdlybuf4s50_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkdlybuf4s50_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dfxtp_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__dfxtp_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dfxtp_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkdlybuf4s25_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkdlybuf4s25_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkdlybuf4s25_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o221a_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o221a_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o221a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkbuf_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dlymetal6s2s_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__dlymetal6s2s_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dlymetal6s2s_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__buf_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__buf_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor2_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nor2_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21o_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a21o_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkinv_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkinv_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkinv_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o21ai_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o21ai_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o21ai_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a2bb2oi_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a2bb2oi_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a2bb2oi_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a2bb2o_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a2bb2o_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a2bb2o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o32a_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o32a_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o32a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__inv_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__inv_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__inv_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nand2_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nand2_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nand2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o22a_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o22a_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o22a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o211a_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o211a_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o211a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and2_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__and2_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or2_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or2_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkbuf_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o21a_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o21a_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o21a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a31o_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a31o_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a31o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dfxtp_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__dfxtp_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dfxtp_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__buf_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__buf_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__inv_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__inv_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__inv_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a22o_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a22o_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a22o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21oi_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a21oi_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21oi_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o311a_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o311a_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o311a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o2bb2a_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o2bb2a_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o2bb2a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or4_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or4_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or4_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and4_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__and4_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and4_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a22oi_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a22oi_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a22oi_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a41o_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a41o_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a41o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor2_8" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nor2_8.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor2_8.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor3_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nor3_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor3_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a221oi_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a221oi_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a221oi_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_8" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkbuf_8.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_8.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o221ai_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o221ai_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o221ai_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o221ai_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o221ai_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o221ai_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o221ai_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o221ai_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o221ai_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__mux2_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__mux2_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__mux2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a2bb2o_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a2bb2o_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a2bb2o_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__mux2_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__mux2_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__mux2_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or2_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or2_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or2_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21oi_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a21oi_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21oi_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a2bb2oi_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a2bb2oi_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a2bb2oi_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__mux2_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__mux2_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__mux2_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21oi_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a21oi_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21oi_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a31oi_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a31oi_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a31oi_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o22a_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o22a_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o22a_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21bo_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a21bo_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21bo_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o41a_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o41a_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o41a_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a221o_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a221o_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a221o_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkbuf_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or3_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or3_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or3_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dlxtn_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__dlxtn_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dlxtn_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or2b_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or2b_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or2b_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o31a_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o31a_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o31a_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a221o_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a221o_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a221o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor3_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nor3_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor3_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and3_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__and3_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and3_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o22ai_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o22ai_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o22ai_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21bo_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a21bo_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21bo_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o2bb2ai_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o2bb2ai_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o2bb2ai_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21bo_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a21bo_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21bo_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dfxtp_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__dfxtp_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dfxtp_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor3_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nor3_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor3_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o221a_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o221a_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o221a_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a311o_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a311o_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a311o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a31o_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a31o_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a31o_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or3_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or3_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or3_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o2bb2a_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o2bb2a_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o2bb2a_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or3_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or3_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or3_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkinv_8" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkinv_8.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkinv_8.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or4_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or4_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or4_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__buf_8" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__buf_8.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_8.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o31a_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o31a_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o31a_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or3b_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or3b_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or3b_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o22a_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o22a_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o22a_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dlxtn_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__dlxtn_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dlxtn_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or2_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or2_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or2_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dlxtn_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__dlxtn_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dlxtn_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a2111o_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a2111o_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a2111o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o31ai_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o31ai_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o31ai_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__buf_12" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__buf_12.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_12.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and4b_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__and4b_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and4b_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o2bb2ai_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o2bb2ai_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o2bb2ai_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o21ba_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o21ba_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o21ba_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a32o_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a32o_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a32o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a211oi_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a211oi_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a211oi_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and3b_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__and3b_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and3b_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o22ai_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o22ai_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o22ai_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o31a_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o31a_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o31a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor2_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nor2_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor2_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a211o_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a211o_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a211o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a2bb2o_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a2bb2o_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a2bb2o_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__buf_6" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__buf_6.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_6.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o221a_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o221a_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o221a_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or4_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or4_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or4_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or4bb_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or4bb_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or4bb_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o32a_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o32a_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o32a_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkinv_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__clkinv_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkinv_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o21bai_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o21bai_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o21bai_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or4b_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or4b_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or4b_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o2111ai_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o2111ai_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o2111ai_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o211ai_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o211ai_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o211ai_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o2111a_1" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o2111a_1.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o2111a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o211ai_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__o211ai_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o211ai_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a31o_4" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__a31o_4.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a31o_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or2b_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or2b_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or2b_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or3b_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or3b_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or3b_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nand2_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__nand2_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nand2_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or4bb_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or4bb_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or4bb_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or4b_2" at bad file path /project/openlane/user_proj_example/runs/user_proj_example/results/magic/sky130_fd_sc_hd__or4b_2.mag.
The cell exists in the search paths at /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or4b_2.mag.
The discovered version will be used.
Diagnostic:  Scale value is 0.005000
Processing timestamp mismatches: sky130_fd_sc_hd__or4b_2, sky130_fd_sc_hd__or4bb_2, sky130_fd_sc_hd__nand2_2, sky130_fd_sc_hd__or3b_2, sky130_fd_sc_hd__or2b_2, sky130_fd_sc_hd__a31o_4, sky130_fd_sc_hd__o211ai_2, sky130_fd_sc_hd__o2111a_1, sky130_fd_sc_hd__o211ai_1, sky130_fd_sc_hd__o2111ai_4, sky130_fd_sc_hd__or4b_1, sky130_fd_sc_hd__o21bai_1, sky130_fd_sc_hd__clkinv_4, sky130_fd_sc_hd__o32a_2, sky130_fd_sc_hd__or4bb_1, sky130_fd_sc_hd__or4_4, sky130_fd_sc_hd__o221a_2, sky130_fd_sc_hd__buf_6, sky130_fd_sc_hd__a2bb2o_2, sky130_fd_sc_hd__a211o_1, sky130_fd_sc_hd__nor2_2, sky130_fd_sc_hd__o31a_1, sky130_fd_sc_hd__o22ai_2, sky130_fd_sc_hd__and3b_1, sky130_fd_sc_hd__a211oi_1, sky130_fd_sc_hd__a32o_1, sky130_fd_sc_hd__o21ba_1, sky130_fd_sc_hd__o2bb2ai_1, sky130_fd_sc_hd__and4b_1, sky130_fd_sc_hd__buf_12, sky130_fd_sc_hd__o31ai_1, sky130_fd_sc_hd__a2111o_1, sky130_fd_sc_hd__dlxtn_2, sky130_fd_sc_hd__or2_4, sky130_fd_sc_hd__dlxtn_4, sky130_fd_sc_hd__o22a_2, sky130_fd_sc_hd__or3b_1, sky130_fd_sc_hd__o31a_4, sky130_fd_sc_hd__buf_8, sky130_fd_sc_hd__or4_1, sky130_fd_sc_hd__clkinv_8, sky130_fd_sc_hd__or3_1, sky130_fd_sc_hd__o2bb2a_2, sky130_fd_sc_hd__or3_4, sky130_fd_sc_hd__a31o_2, sky130_fd_sc_hd__a311o_1, sky130_fd_sc_hd__o221a_4, sky130_fd_sc_hd__nor3_2, sky130_fd_sc_hd__dfxtp_4, sky130_fd_sc_hd__a21bo_4, sky130_fd_sc_hd__o2bb2ai_4, sky130_fd_sc_hd__a21bo_1, sky130_fd_sc_hd__o22ai_1, sky130_fd_sc_hd__and3_1, sky130_fd_sc_hd__nor3_4, sky130_fd_sc_hd__a221o_1, sky130_fd_sc_hd__o31a_2, sky130_fd_sc_hd__or2b_1, sky130_fd_sc_hd__dlxtn_1, sky130_fd_sc_hd__or3_2, sky130_fd_sc_hd__clkbuf_1, sky130_fd_sc_hd__a221o_4, sky130_fd_sc_hd__o41a_2, sky130_fd_sc_hd__a21bo_2, sky130_fd_sc_hd__o22a_4, sky130_fd_sc_hd__a31oi_4, sky130_fd_sc_hd__a21oi_4, sky130_fd_sc_hd__mux2_4, sky130_fd_sc_hd__a2bb2oi_4, sky130_fd_sc_hd__a21oi_2, sky130_fd_sc_hd__or2_2, sky130_fd_sc_hd__mux2_2, sky130_fd_sc_hd__a2bb2o_4, sky130_fd_sc_hd__mux2_1, sky130_fd_sc_hd__o221ai_2, sky130_fd_sc_hd__o221ai_1, sky130_fd_sc_hd__o221ai_4, sky130_fd_sc_hd__clkbuf_8, sky130_fd_sc_hd__a221oi_1, sky130_fd_sc_hd__nor3_1, sky130_fd_sc_hd__nor2_8, sky130_fd_sc_hd__a41o_1, sky130_fd_sc_hd__a22oi_1, sky130_fd_sc_hd__and4_1, sky130_fd_sc_hd__or4_2, sky130_fd_sc_hd__o2bb2a_1, sky130_fd_sc_hd__o311a_1, sky130_fd_sc_hd__a21oi_1, sky130_fd_sc_hd__a22o_1, sky130_fd_sc_hd__inv_4, sky130_fd_sc_hd__buf_1, sky130_fd_sc_hd__dfxtp_2, sky130_fd_sc_hd__a31o_1, sky130_fd_sc_hd__o21a_1, sky130_fd_sc_hd__clkbuf_4, sky130_fd_sc_hd__or2_1, sky130_fd_sc_hd__and2_1, sky130_fd_sc_hd__o211a_1, sky130_fd_sc_hd__o22a_1, sky130_fd_sc_hd__nand2_1, sky130_fd_sc_hd__inv_2, sky130_fd_sc_hd__o32a_1, sky130_fd_sc_hd__a2bb2o_1, sky130_fd_sc_hd__a2bb2oi_1, sky130_fd_sc_hd__o21ai_1, sky130_fd_sc_hd__clkinv_2, sky130_fd_sc_hd__a21o_1, sky130_fd_sc_hd__nor2_1, sky130_fd_sc_hd__buf_4, sky130_fd_sc_hd__dlymetal6s2s_1, sky130_fd_sc_hd__clkbuf_2, sky130_fd_sc_hd__o221a_1, sky130_fd_sc_hd__clkdlybuf4s25_1, sky130_fd_sc_hd__dfxtp_1, sky130_fd_sc_hd__clkdlybuf4s50_1, sky130_fd_sc_hd__decap_6, sky130_fd_sc_hd__conb_1, sky130_fd_sc_hd__fill_2, sky130_fd_sc_hd__decap_8, sky130_fd_sc_hd__buf_2, sky130_fd_sc_hd__diode_2, sky130_fd_sc_hd__fill_1, sky130_fd_sc_hd__clkbuf_16, sky130_fd_sc_hd__decap_4, sky130_fd_sc_hd__decap_12, sky130_fd_sc_hd__tapvpwrvgnd_1, sky130_fd_sc_hd__decap_3.
[INFO]: LEF Write Complete
Using technology "sky130A", version 1.0.234-0-g14db32a
[36m[INFO]: current step index: 32[39m

Magic 8.3 revision 209 - Compiled on Thu Oct 21 08:30:54 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(vendor): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openlane/scripts/magic/maglef.tcl" from command line.
Reading LEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.lef.
This action cannot be undone.
LEF read: Processed 5559 lines.
[INFO]: DONE GENERATING MAGLEF VIEW
[36m[INFO]: Running Klayout to re-generate GDS-II...[39m
[36m[INFO]: Streaming out GDS II...[39m
[36m[INFO]: current step index: 33[39m
Using Techfile: /home/kherman/OpenLane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
Using DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
Design Name: user_proj_example
Output GDS will be: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.gds
Extra GDSes:
/home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_12.gds /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_4.gds /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_8.gds /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fakediode_2.gds /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__decap_12.gds
[INFO] Clearing cells...
[INFO] Merging GDS files...
	/home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_12.gds
	/home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_4.gds
	/home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_8.gds
	/home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fakediode_2.gds
	/home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds
	/home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__decap_12.gds
[INFO] Copying toplevel cell 'user_proj_example'
WARNING: no fill config file specified
[INFO] Checking for missing GDS...
[INFO] All LEF cells have matching GDS cells
[INFO] Writing out GDS '/project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.gds'
Done
[36m[INFO]: Back-up GDS-II streamed out.[39m
[36m[INFO]: Running XOR on the layouts using Klayout...[39m
[36m[INFO]: current step index: 34[39m
First Layout: /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.gds
Second Layout: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.gds
Design Name: user_proj_example
Output GDS will be: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.xor.gds
Reading /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.gds ..
Reading /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.gds ..
--- Running XOR for 10/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 5114 (flat)  5 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 5114 (flat)  5 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 5114
"output" in: xor.drc:41
    Polygons (raw): 5114 (flat)  5 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
--- Running XOR for 11/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 1293 (flat)  15 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 1293 (flat)  15 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 1293
"output" in: xor.drc:41
    Polygons (raw): 1293 (flat)  15 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
--- Running XOR for 11/2 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 12
"output" in: xor.drc:41
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
--- Running XOR for 122/16 ---
"input" in: xor.drc:38
    Polygons (raw): 53271 (flat)  132 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 53271 (flat)  132 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.450s  Memory: 629.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
--- Running XOR for 14/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 1
"output" in: xor.drc:41
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
--- Running XOR for 235/4 ---
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 1
"output" in: xor.drc:41
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
--- Running XOR for 236/0 ---
"input" in: xor.drc:38
    Polygons (raw): 44433 (flat)  124 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 44433 (flat)  124 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.390s  Memory: 653.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
--- Running XOR for 3/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
"input" in: xor.drc:38
    Polygons (raw): 22197 (flat)  107 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
"^" in: xor.drc:38
    Polygons (raw): 22197 (flat)  107 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
XOR differences: 22197
"output" in: xor.drc:41
    Polygons (raw): 22197 (flat)  107 (hierarchical)
    Elapsed: 0.020s  Memory: 653.00M
--- Running XOR for 4/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
"input" in: xor.drc:38
    Polygons (raw): 22091 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
"^" in: xor.drc:38
    Polygons (raw): 22091 (flat)  1 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
XOR differences: 22091
"output" in: xor.drc:41
    Polygons (raw): 22091 (flat)  1 (hierarchical)
    Elapsed: 0.030s  Memory: 653.00M
--- Running XOR for 5/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
"input" in: xor.drc:38
    Polygons (raw): 82142 (flat)  36176 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
"^" in: xor.drc:38
    Polygons (raw): 82142 (flat)  36176 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
XOR differences: 82142
"output" in: xor.drc:41
    Polygons (raw): 82142 (flat)  36176 (hierarchical)
    Elapsed: 0.050s  Memory: 653.00M
--- Running XOR for 6/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
"input" in: xor.drc:38
    Polygons (raw): 28990 (flat)  6 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
"^" in: xor.drc:38
    Polygons (raw): 28990 (flat)  6 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
XOR differences: 28990
"output" in: xor.drc:41
    Polygons (raw): 28990 (flat)  6 (hierarchical)
    Elapsed: 0.030s  Memory: 653.00M
--- Running XOR for 64/16 ---
"input" in: xor.drc:38
    Polygons (raw): 53267 (flat)  131 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
"input" in: xor.drc:38
    Polygons (raw): 53267 (flat)  131 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.440s  Memory: 653.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
--- Running XOR for 64/20 ---
"input" in: xor.drc:38
    Polygons (raw): 59644 (flat)  127 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
"input" in: xor.drc:38
    Polygons (raw): 59644 (flat)  127 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.640s  Memory: 677.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
--- Running XOR for 64/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.110s  Memory: 677.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
--- Running XOR for 64/59 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.110s  Memory: 677.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
--- Running XOR for 65/20 ---
"input" in: xor.drc:38
    Polygons (raw): 92222 (flat)  354 (hierarchical)
    Elapsed: 0.000s  Memory: 677.00M
"input" in: xor.drc:38
    Polygons (raw): 92222 (flat)  354 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.620s  Memory: 677.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 677.00M
--- Running XOR for 65/44 ---
"input" in: xor.drc:38
    Polygons (raw): 14552 (flat)  2 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"input" in: xor.drc:38
    Polygons (raw): 14552 (flat)  2 (hierarchical)
    Elapsed: 0.000s  Memory: 677.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.120s  Memory: 677.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 677.00M
--- Running XOR for 66/15 ---
"input" in: xor.drc:38
    Polygons (raw): 414 (flat)  2 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"input" in: xor.drc:38
    Polygons (raw): 414 (flat)  2 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.050s  Memory: 677.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 677.00M
--- Running XOR for 66/20 ---
"input" in: xor.drc:38
    Polygons (raw): 102973 (flat)  620 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"input" in: xor.drc:38
    Polygons (raw): 102973 (flat)  620 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 1.220s  Memory: 677.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 677.00M
--- Running XOR for 66/44 ---
"input" in: xor.drc:38
    Polygons (raw): 622511 (flat)  3724 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"input" in: xor.drc:38
    Polygons (raw): 622511 (flat)  3724 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 3.560s  Memory: 677.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 677.00M
--- Running XOR for 67/16 ---
"input" in: xor.drc:38
    Polygons (raw): 64564 (flat)  997 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"input" in: xor.drc:38
    Polygons (raw): 64564 (flat)  997 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.340s  Memory: 677.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 677.00M
--- Running XOR for 67/20 ---
"input" in: xor.drc:38
    Polygons (raw): 194864 (flat)  23029 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"input" in: xor.drc:38
    Polygons (raw): 172879 (flat)  1044 (hierarchical)
    Elapsed: 0.010s  Memory: 677.00M
"^" in: xor.drc:38
    Polygons (raw): 1719 (flat)  1719 (hierarchical)
    Elapsed: 2.690s  Memory: 690.00M
XOR differences: 1719
"output" in: xor.drc:41
    Polygons (raw): 1719 (flat)  1719 (hierarchical)
    Elapsed: 0.010s  Memory: 690.00M
--- Running XOR for 67/44 ---
"input" in: xor.drc:38
    Polygons (raw): 846115 (flat)  24317 (hierarchical)
    Elapsed: 0.010s  Memory: 690.00M
"input" in: xor.drc:38
    Polygons (raw): 824024 (flat)  2226 (hierarchical)
    Elapsed: 0.010s  Memory: 690.00M
"^" in: xor.drc:38
    Polygons (raw): 22091 (flat)  22091 (hierarchical)
    Elapsed: 4.220s  Memory: 690.00M
XOR differences: 22091
"output" in: xor.drc:41
    Polygons (raw): 22091 (flat)  22091 (hierarchical)
    Elapsed: 0.010s  Memory: 690.00M
--- Running XOR for 67/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 690.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 690.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.060s  Memory: 690.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 690.00M
--- Running XOR for 68/16 ---
"input" in: xor.drc:38
    Polygons (raw): 120144 (flat)  256 (hierarchical)
    Elapsed: 0.000s  Memory: 690.00M
"input" in: xor.drc:38
    Polygons (raw): 120144 (flat)  256 (hierarchical)
    Elapsed: 0.000s  Memory: 690.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.820s  Memory: 690.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 690.00M
--- Running XOR for 68/20 ---
"input" in: xor.drc:38
    Polygons (raw): 223759 (flat)  103084 (hierarchical)
    Elapsed: 0.000s  Memory: 690.00M
"input" in: xor.drc:38
    Polygons (raw): 120945 (flat)  270 (hierarchical)
    Elapsed: 0.000s  Memory: 690.00M
"^" in: xor.drc:38
    Polygons (raw): 18764 (flat)  18764 (hierarchical)
    Elapsed: 1.380s  Memory: 707.00M
XOR differences: 18764
"output" in: xor.drc:41
    Polygons (raw): 18764 (flat)  18764 (hierarchical)
    Elapsed: 0.020s  Memory: 707.00M
--- Running XOR for 68/44 ---
"input" in: xor.drc:38
    Polygons (raw): 28990 (flat)  28990 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 28990 (flat)  28990 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
XOR differences: 28990
"output" in: xor.drc:41
    Polygons (raw): 28990 (flat)  28990 (hierarchical)
    Elapsed: 0.020s  Memory: 707.00M
--- Running XOR for 68/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.140s  Memory: 707.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
--- Running XOR for 69/16 ---
"input" in: xor.drc:38
    Polygons (raw): 609 (flat)  609 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 609 (flat)  609 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
XOR differences: 609
"output" in: xor.drc:41
    Polygons (raw): 609 (flat)  609 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 69/20 ---
"input" in: xor.drc:38
    Polygons (raw): 40918 (flat)  40918 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 40918 (flat)  40918 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
XOR differences: 40918
"output" in: xor.drc:41
    Polygons (raw): 40918 (flat)  40918 (hierarchical)
    Elapsed: 0.020s  Memory: 707.00M
--- Running XOR for 69/44 ---
"input" in: xor.drc:38
    Polygons (raw): 5945 (flat)  5945 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 5945 (flat)  5945 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
XOR differences: 5945
"output" in: xor.drc:41
    Polygons (raw): 5945 (flat)  5945 (hierarchical)
    Elapsed: 0.020s  Memory: 707.00M
--- Running XOR for 69/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 7/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 41562 (flat)  15577 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 41562 (flat)  15577 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
XOR differences: 41562
"output" in: xor.drc:41
    Polygons (raw): 41562 (flat)  15577 (hierarchical)
    Elapsed: 0.030s  Memory: 707.00M
--- Running XOR for 7/2 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 609 (flat)  609 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 609 (flat)  609 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
XOR differences: 609
"output" in: xor.drc:41
    Polygons (raw): 609 (flat)  609 (hierarchical)
    Elapsed: 0.020s  Memory: 707.00M
--- Running XOR for 70/20 ---
"input" in: xor.drc:38
    Polygons (raw): 3359 (flat)  3359 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 3359 (flat)  3359 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
XOR differences: 3359
"output" in: xor.drc:41
    Polygons (raw): 3359 (flat)  3359 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 70/44 ---
"input" in: xor.drc:38
    Polygons (raw): 5114 (flat)  5114 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 5114 (flat)  5114 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
XOR differences: 5114
"output" in: xor.drc:41
    Polygons (raw): 5114 (flat)  5114 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 71/16 ---
"input" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
XOR differences: 12
"output" in: xor.drc:41
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 71/20 ---
"input" in: xor.drc:38
    Polygons (raw): 15 (flat)  15 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 15 (flat)  15 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
XOR differences: 15
"output" in: xor.drc:41
    Polygons (raw): 15 (flat)  15 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 71/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 72/10 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
XOR differences: 1
"output" in: xor.drc:41
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 78/44 ---
"input" in: xor.drc:38
    Polygons (raw): 60500 (flat)  129 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 60500 (flat)  129 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.480s  Memory: 707.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 8/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 5945 (flat)  5 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 5945 (flat)  5 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
XOR differences: 5945
"output" in: xor.drc:41
    Polygons (raw): 5945 (flat)  5 (hierarchical)
    Elapsed: 0.020s  Memory: 707.00M
--- Running XOR for 81/14 ---
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
XOR differences: 1
"output" in: xor.drc:41
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 81/23 ---
"input" in: xor.drc:38
    Polygons (raw): 2437 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 2437 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.060s  Memory: 707.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 81/4 ---
"input" in: xor.drc:38
    Polygons (raw): 59644 (flat)  127 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 59644 (flat)  127 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.510s  Memory: 707.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 83/44 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.120s  Memory: 707.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 9/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 3857 (flat)  470 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 3857 (flat)  470 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
XOR differences: 3857
"output" in: xor.drc:41
    Polygons (raw): 3857 (flat)  470 (hierarchical)
    Elapsed: 0.020s  Memory: 707.00M
--- Running XOR for 93/44 ---
"input" in: xor.drc:38
    Polygons (raw): 66920 (flat)  128 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 66920 (flat)  128 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.620s  Memory: 707.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
--- Running XOR for 94/20 ---
"input" in: xor.drc:38
    Polygons (raw): 66920 (flat)  128 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 66920 (flat)  128 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.680s  Memory: 707.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
--- Running XOR for 95/20 ---
"input" in: xor.drc:38
    Polygons (raw): 42299 (flat)  140 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
"input" in: xor.drc:38
    Polygons (raw): 42299 (flat)  140 (hierarchical)
    Elapsed: 0.010s  Memory: 707.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.450s  Memory: 707.00M
XOR differences: 0
"output" in: xor.drc:41
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 707.00M
Writing layout file: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.xor.gds ..
Total elapsed: 22.860s  Memory: 707.00M
[36m[INFO]: current step index: 35[39m
First Layout: /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.gds
Second Layout: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.gds
Design Name: user_proj_example
Output GDS will be: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.xor.xml
Reading /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.gds ..
Reading /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.gds ..
--- Running XOR for 10/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 5114 (flat)  5 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 5114 (flat)  5 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 5114
"output" in: xor.drc:40
    Polygons (raw): 5114 (flat)  5 (hierarchical)
    Elapsed: 0.020s  Memory: 629.00M
--- Running XOR for 11/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 1293 (flat)  15 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 1293 (flat)  15 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
XOR differences: 1293
"output" in: xor.drc:40
    Polygons (raw): 1293 (flat)  15 (hierarchical)
    Elapsed: 0.020s  Memory: 629.00M
--- Running XOR for 11/2 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 12
"output" in: xor.drc:40
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
--- Running XOR for 122/16 ---
"input" in: xor.drc:38
    Polygons (raw): 53271 (flat)  132 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 53271 (flat)  132 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.450s  Memory: 629.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
--- Running XOR for 14/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 1
"output" in: xor.drc:40
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
--- Running XOR for 235/4 ---
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
XOR differences: 1
"output" in: xor.drc:40
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
--- Running XOR for 236/0 ---
"input" in: xor.drc:38
    Polygons (raw): 44433 (flat)  124 (hierarchical)
    Elapsed: 0.000s  Memory: 629.00M
"input" in: xor.drc:38
    Polygons (raw): 44433 (flat)  124 (hierarchical)
    Elapsed: 0.010s  Memory: 629.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.400s  Memory: 653.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
--- Running XOR for 3/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
"input" in: xor.drc:38
    Polygons (raw): 22197 (flat)  107 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
"^" in: xor.drc:38
    Polygons (raw): 22197 (flat)  107 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
XOR differences: 22197
"output" in: xor.drc:40
    Polygons (raw): 22197 (flat)  107 (hierarchical)
    Elapsed: 0.020s  Memory: 653.00M
--- Running XOR for 4/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
"input" in: xor.drc:38
    Polygons (raw): 22091 (flat)  1 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
"^" in: xor.drc:38
    Polygons (raw): 22091 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
XOR differences: 22091
"output" in: xor.drc:40
    Polygons (raw): 22091 (flat)  1 (hierarchical)
    Elapsed: 0.020s  Memory: 653.00M
--- Running XOR for 5/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
"input" in: xor.drc:38
    Polygons (raw): 82142 (flat)  36176 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
"^" in: xor.drc:38
    Polygons (raw): 82142 (flat)  36176 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
XOR differences: 82142
"output" in: xor.drc:40
    Polygons (raw): 82142 (flat)  36176 (hierarchical)
    Elapsed: 0.030s  Memory: 653.00M
--- Running XOR for 6/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
"input" in: xor.drc:38
    Polygons (raw): 28990 (flat)  6 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
"^" in: xor.drc:38
    Polygons (raw): 28990 (flat)  6 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
XOR differences: 28990
"output" in: xor.drc:40
    Polygons (raw): 28990 (flat)  6 (hierarchical)
    Elapsed: 0.010s  Memory: 653.00M
--- Running XOR for 64/16 ---
"input" in: xor.drc:38
    Polygons (raw): 53267 (flat)  131 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
"input" in: xor.drc:38
    Polygons (raw): 53267 (flat)  131 (hierarchical)
    Elapsed: 0.000s  Memory: 653.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.440s  Memory: 656.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 656.00M
--- Running XOR for 64/20 ---
"input" in: xor.drc:38
    Polygons (raw): 59644 (flat)  127 (hierarchical)
    Elapsed: 0.010s  Memory: 656.00M
"input" in: xor.drc:38
    Polygons (raw): 59644 (flat)  127 (hierarchical)
    Elapsed: 0.010s  Memory: 656.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.660s  Memory: 670.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
--- Running XOR for 64/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 670.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.110s  Memory: 670.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
--- Running XOR for 64/59 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 670.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.110s  Memory: 670.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
--- Running XOR for 65/20 ---
"input" in: xor.drc:38
    Polygons (raw): 92222 (flat)  354 (hierarchical)
    Elapsed: 0.000s  Memory: 670.00M
"input" in: xor.drc:38
    Polygons (raw): 92222 (flat)  354 (hierarchical)
    Elapsed: 0.000s  Memory: 670.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.610s  Memory: 670.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 670.00M
--- Running XOR for 65/44 ---
"input" in: xor.drc:38
    Polygons (raw): 14552 (flat)  2 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
"input" in: xor.drc:38
    Polygons (raw): 14552 (flat)  2 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.120s  Memory: 670.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
--- Running XOR for 66/15 ---
"input" in: xor.drc:38
    Polygons (raw): 414 (flat)  2 (hierarchical)
    Elapsed: 0.000s  Memory: 670.00M
"input" in: xor.drc:38
    Polygons (raw): 414 (flat)  2 (hierarchical)
    Elapsed: 0.000s  Memory: 670.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.040s  Memory: 670.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
--- Running XOR for 66/20 ---
"input" in: xor.drc:38
    Polygons (raw): 102973 (flat)  620 (hierarchical)
    Elapsed: 0.000s  Memory: 670.00M
"input" in: xor.drc:38
    Polygons (raw): 102973 (flat)  620 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 1.210s  Memory: 670.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
--- Running XOR for 66/44 ---
"input" in: xor.drc:38
    Polygons (raw): 622511 (flat)  3724 (hierarchical)
    Elapsed: 0.000s  Memory: 670.00M
"input" in: xor.drc:38
    Polygons (raw): 622511 (flat)  3724 (hierarchical)
    Elapsed: 0.000s  Memory: 670.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 3.560s  Memory: 670.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
--- Running XOR for 67/16 ---
"input" in: xor.drc:38
    Polygons (raw): 64564 (flat)  997 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
"input" in: xor.drc:38
    Polygons (raw): 64564 (flat)  997 (hierarchical)
    Elapsed: 0.000s  Memory: 670.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.330s  Memory: 670.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 670.00M
--- Running XOR for 67/20 ---
"input" in: xor.drc:38
    Polygons (raw): 194864 (flat)  23029 (hierarchical)
    Elapsed: 0.000s  Memory: 670.00M
"input" in: xor.drc:38
    Polygons (raw): 172879 (flat)  1044 (hierarchical)
    Elapsed: 0.000s  Memory: 670.00M
"^" in: xor.drc:38
    Polygons (raw): 1719 (flat)  1719 (hierarchical)
    Elapsed: 2.680s  Memory: 698.00M
XOR differences: 1719
"output" in: xor.drc:40
    Polygons (raw): 1719 (flat)  1719 (hierarchical)
    Elapsed: 0.000s  Memory: 698.00M
--- Running XOR for 67/44 ---
"input" in: xor.drc:38
    Polygons (raw): 846115 (flat)  24317 (hierarchical)
    Elapsed: 0.010s  Memory: 698.00M
"input" in: xor.drc:38
    Polygons (raw): 824024 (flat)  2226 (hierarchical)
    Elapsed: 0.010s  Memory: 698.00M
"^" in: xor.drc:38
    Polygons (raw): 22091 (flat)  22091 (hierarchical)
    Elapsed: 4.230s  Memory: 698.00M
XOR differences: 22091
"output" in: xor.drc:40
    Polygons (raw): 22091 (flat)  22091 (hierarchical)
    Elapsed: 0.040s  Memory: 698.00M
--- Running XOR for 67/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 698.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 698.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.060s  Memory: 698.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 698.00M
--- Running XOR for 68/16 ---
"input" in: xor.drc:38
    Polygons (raw): 120144 (flat)  256 (hierarchical)
    Elapsed: 0.000s  Memory: 698.00M
"input" in: xor.drc:38
    Polygons (raw): 120144 (flat)  256 (hierarchical)
    Elapsed: 0.010s  Memory: 698.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.820s  Memory: 698.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 698.00M
--- Running XOR for 68/20 ---
"input" in: xor.drc:38
    Polygons (raw): 223759 (flat)  103084 (hierarchical)
    Elapsed: 0.000s  Memory: 698.00M
"input" in: xor.drc:38
    Polygons (raw): 120945 (flat)  270 (hierarchical)
    Elapsed: 0.010s  Memory: 698.00M
"^" in: xor.drc:38
    Polygons (raw): 18764 (flat)  18764 (hierarchical)
    Elapsed: 1.390s  Memory: 715.00M
XOR differences: 18764
"output" in: xor.drc:40
    Polygons (raw): 18764 (flat)  18764 (hierarchical)
    Elapsed: 0.050s  Memory: 715.00M
--- Running XOR for 68/44 ---
"input" in: xor.drc:38
    Polygons (raw): 28990 (flat)  28990 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
"^" in: xor.drc:38
    Polygons (raw): 28990 (flat)  28990 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
XOR differences: 28990
"output" in: xor.drc:40
    Polygons (raw): 28990 (flat)  28990 (hierarchical)
    Elapsed: 0.040s  Memory: 715.00M
--- Running XOR for 68/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.130s  Memory: 715.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
--- Running XOR for 69/16 ---
"input" in: xor.drc:38
    Polygons (raw): 609 (flat)  609 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
"^" in: xor.drc:38
    Polygons (raw): 609 (flat)  609 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
XOR differences: 609
"output" in: xor.drc:40
    Polygons (raw): 609 (flat)  609 (hierarchical)
    Elapsed: 0.020s  Memory: 715.00M
--- Running XOR for 69/20 ---
"input" in: xor.drc:38
    Polygons (raw): 40918 (flat)  40918 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
"^" in: xor.drc:38
    Polygons (raw): 40918 (flat)  40918 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
XOR differences: 40918
"output" in: xor.drc:40
    Polygons (raw): 40918 (flat)  40918 (hierarchical)
    Elapsed: 0.040s  Memory: 715.00M
--- Running XOR for 69/44 ---
"input" in: xor.drc:38
    Polygons (raw): 5945 (flat)  5945 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
"^" in: xor.drc:38
    Polygons (raw): 5945 (flat)  5945 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
XOR differences: 5945
"output" in: xor.drc:40
    Polygons (raw): 5945 (flat)  5945 (hierarchical)
    Elapsed: 0.020s  Memory: 715.00M
--- Running XOR for 69/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.020s  Memory: 715.00M
--- Running XOR for 7/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
"input" in: xor.drc:38
    Polygons (raw): 41562 (flat)  15577 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
"^" in: xor.drc:38
    Polygons (raw): 41562 (flat)  15577 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
XOR differences: 41562
"output" in: xor.drc:40
    Polygons (raw): 41562 (flat)  15577 (hierarchical)
    Elapsed: 0.030s  Memory: 715.00M
--- Running XOR for 7/2 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
"input" in: xor.drc:38
    Polygons (raw): 609 (flat)  609 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
"^" in: xor.drc:38
    Polygons (raw): 609 (flat)  609 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
XOR differences: 609
"output" in: xor.drc:40
    Polygons (raw): 609 (flat)  609 (hierarchical)
    Elapsed: 0.020s  Memory: 715.00M
--- Running XOR for 70/20 ---
"input" in: xor.drc:38
    Polygons (raw): 3359 (flat)  3359 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
"^" in: xor.drc:38
    Polygons (raw): 3359 (flat)  3359 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
XOR differences: 3359
"output" in: xor.drc:40
    Polygons (raw): 3359 (flat)  3359 (hierarchical)
    Elapsed: 0.020s  Memory: 715.00M
--- Running XOR for 70/44 ---
"input" in: xor.drc:38
    Polygons (raw): 5114 (flat)  5114 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 715.00M
"^" in: xor.drc:38
    Polygons (raw): 5114 (flat)  5114 (hierarchical)
    Elapsed: 0.010s  Memory: 715.00M
XOR differences: 5114
"output" in: xor.drc:40
    Polygons (raw): 5114 (flat)  5114 (hierarchical)
    Elapsed: 0.020s  Memory: 717.00M
--- Running XOR for 71/16 ---
"input" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
"^" in: xor.drc:38
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.000s  Memory: 717.00M
XOR differences: 12
"output" in: xor.drc:40
    Polygons (raw): 12 (flat)  12 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
--- Running XOR for 71/20 ---
"input" in: xor.drc:38
    Polygons (raw): 15 (flat)  15 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
"^" in: xor.drc:38
    Polygons (raw): 15 (flat)  15 (hierarchical)
    Elapsed: 0.000s  Memory: 717.00M
XOR differences: 15
"output" in: xor.drc:40
    Polygons (raw): 15 (flat)  15 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
--- Running XOR for 71/5 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
--- Running XOR for 72/10 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 717.00M
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
XOR differences: 1
"output" in: xor.drc:40
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.020s  Memory: 717.00M
--- Running XOR for 78/44 ---
"input" in: xor.drc:38
    Polygons (raw): 60500 (flat)  129 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
"input" in: xor.drc:38
    Polygons (raw): 60500 (flat)  129 (hierarchical)
    Elapsed: 0.010s  Memory: 717.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.490s  Memory: 745.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 745.00M
--- Running XOR for 8/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 745.00M
"input" in: xor.drc:38
    Polygons (raw): 5945 (flat)  5 (hierarchical)
    Elapsed: 0.000s  Memory: 745.00M
"^" in: xor.drc:38
    Polygons (raw): 5945 (flat)  5 (hierarchical)
    Elapsed: 0.010s  Memory: 745.00M
XOR differences: 5945
"output" in: xor.drc:40
    Polygons (raw): 5945 (flat)  5 (hierarchical)
    Elapsed: 0.020s  Memory: 745.00M
--- Running XOR for 81/14 ---
"input" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.000s  Memory: 745.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 745.00M
"^" in: xor.drc:38
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 745.00M
XOR differences: 1
"output" in: xor.drc:40
    Polygons (raw): 1 (flat)  1 (hierarchical)
    Elapsed: 0.010s  Memory: 745.00M
--- Running XOR for 81/23 ---
"input" in: xor.drc:38
    Polygons (raw): 2437 (flat)  1 (hierarchical)
    Elapsed: 0.000s  Memory: 745.00M
"input" in: xor.drc:38
    Polygons (raw): 2437 (flat)  1 (hierarchical)
    Elapsed: 0.000s  Memory: 745.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.050s  Memory: 745.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 745.00M
--- Running XOR for 81/4 ---
"input" in: xor.drc:38
    Polygons (raw): 59644 (flat)  127 (hierarchical)
    Elapsed: 0.010s  Memory: 745.00M
"input" in: xor.drc:38
    Polygons (raw): 59644 (flat)  127 (hierarchical)
    Elapsed: 0.000s  Memory: 745.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.510s  Memory: 759.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 759.00M
--- Running XOR for 83/44 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 759.00M
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 759.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.130s  Memory: 759.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 759.00M
--- Running XOR for 9/0 ---
"input" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 759.00M
"input" in: xor.drc:38
    Polygons (raw): 3857 (flat)  470 (hierarchical)
    Elapsed: 0.010s  Memory: 759.00M
"^" in: xor.drc:38
    Polygons (raw): 3857 (flat)  470 (hierarchical)
    Elapsed: 0.010s  Memory: 759.00M
XOR differences: 3857
"output" in: xor.drc:40
    Polygons (raw): 3857 (flat)  470 (hierarchical)
    Elapsed: 0.010s  Memory: 759.00M
--- Running XOR for 93/44 ---
"input" in: xor.drc:38
    Polygons (raw): 66920 (flat)  128 (hierarchical)
    Elapsed: 0.000s  Memory: 759.00M
"input" in: xor.drc:38
    Polygons (raw): 66920 (flat)  128 (hierarchical)
    Elapsed: 0.000s  Memory: 759.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.610s  Memory: 761.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 761.00M
--- Running XOR for 94/20 ---
"input" in: xor.drc:38
    Polygons (raw): 66920 (flat)  128 (hierarchical)
    Elapsed: 0.000s  Memory: 761.00M
"input" in: xor.drc:38
    Polygons (raw): 66920 (flat)  128 (hierarchical)
    Elapsed: 0.000s  Memory: 761.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.680s  Memory: 762.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.000s  Memory: 762.00M
--- Running XOR for 95/20 ---
"input" in: xor.drc:38
    Polygons (raw): 42299 (flat)  140 (hierarchical)
    Elapsed: 0.010s  Memory: 762.00M
"input" in: xor.drc:38
    Polygons (raw): 42299 (flat)  140 (hierarchical)
    Elapsed: 0.010s  Memory: 762.00M
"^" in: xor.drc:38
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.450s  Memory: 762.00M
XOR differences: 0
"output" in: xor.drc:40
    Polygons (raw): 0 (flat)  0 (hierarchical)
    Elapsed: 0.010s  Memory: 762.00M
Writing report database: /project/openlane/user_proj_example/runs/user_proj_example/results/klayout/user_proj_example.xor.xml ..
Total elapsed: 25.500s  Memory: 762.00M
[36m[INFO]: Klayout XOR Complete[39m
[36m[INFO]: Running Magic Spice Export from LEF...[39m
[36m[INFO]: current step index: 36[39m

Magic 8.3 revision 209 - Compiled on Thu Oct 21 08:30:54 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(vendor): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/project/openlane/user_proj_example/runs/user_proj_example/tmp/magic_spice.tcl" from command line.
Reading LEF data from file /home/kherman/OpenLane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 110 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 113 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 121 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 153 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 161 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 166 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 202 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 243 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 284 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 285 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 791 lines.
Reading DEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def.
This action cannot be undone.
  Processed 3 vias total.
  Processed 59644 subcell instances total.
  Processed 611 pins total.
  Processed 2 special nets total.
  Processed 5785 nets total.
DEF read: Processed 170368 lines.
Processing user_proj_example
Extracting sky130_fd_sc_hd__buf_1 into sky130_fd_sc_hd__buf_1.ext:
Extracting sky130_fd_sc_hd__a22oi_1 into sky130_fd_sc_hd__a22oi_1.ext:
Extracting sky130_fd_sc_hd__nor2_8 into sky130_fd_sc_hd__nor2_8.ext:
Extracting sky130_fd_sc_hd__inv_4 into sky130_fd_sc_hd__inv_4.ext:
Extracting sky130_fd_sc_hd__o221ai_4 into sky130_fd_sc_hd__o221ai_4.ext:
Extracting sky130_fd_sc_hd__a21oi_4 into sky130_fd_sc_hd__a21oi_4.ext:
Extracting sky130_fd_sc_hd__a31oi_4 into sky130_fd_sc_hd__a31oi_4.ext:
Extracting sky130_fd_sc_hd__o41a_2 into sky130_fd_sc_hd__o41a_2.ext:
Extracting sky130_fd_sc_hd__a221o_4 into sky130_fd_sc_hd__a221o_4.ext:
Extracting sky130_fd_sc_hd__o221ai_2 into sky130_fd_sc_hd__o221ai_2.ext:
Extracting sky130_fd_sc_hd__a221oi_1 into sky130_fd_sc_hd__a221oi_1.ext:
Extracting sky130_fd_sc_hd__nor3_4 into sky130_fd_sc_hd__nor3_4.ext:
Extracting sky130_fd_sc_hd__o2bb2ai_4 into sky130_fd_sc_hd__o2bb2ai_4.ext:
Extracting sky130_fd_sc_hd__a21bo_4 into sky130_fd_sc_hd__a21bo_4.ext:
Extracting sky130_fd_sc_hd__nor3_2 into sky130_fd_sc_hd__nor3_2.ext:
Extracting sky130_fd_sc_hd__o221a_4 into sky130_fd_sc_hd__o221a_4.ext:
Extracting sky130_fd_sc_hd__o22a_4 into sky130_fd_sc_hd__o22a_4.ext:
Extracting sky130_fd_sc_hd__a31o_2 into sky130_fd_sc_hd__a31o_2.ext:
Extracting sky130_fd_sc_hd__o2bb2a_2 into sky130_fd_sc_hd__o2bb2a_2.ext:
Extracting sky130_fd_sc_hd__clkinv_8 into sky130_fd_sc_hd__clkinv_8.ext:
Extracting sky130_fd_sc_hd__o31a_4 into sky130_fd_sc_hd__o31a_4.ext:
Extracting sky130_fd_sc_hd__or3b_1 into sky130_fd_sc_hd__or3b_1.ext:
Extracting sky130_fd_sc_hd__a311o_1 into sky130_fd_sc_hd__a311o_1.ext:
Extracting sky130_fd_sc_hd__and3_1 into sky130_fd_sc_hd__and3_1.ext:
Extracting sky130_fd_sc_hd__o31ai_1 into sky130_fd_sc_hd__o31ai_1.ext:
Extracting sky130_fd_sc_hd__and4b_1 into sky130_fd_sc_hd__and4b_1.ext:
Extracting sky130_fd_sc_hd__dlxtn_2 into sky130_fd_sc_hd__dlxtn_2.ext:
Extracting sky130_fd_sc_hd__o2bb2ai_1 into sky130_fd_sc_hd__o2bb2ai_1.ext:
Extracting sky130_fd_sc_hd__and3b_1 into sky130_fd_sc_hd__and3b_1.ext:
Extracting sky130_fd_sc_hd__o22ai_2 into sky130_fd_sc_hd__o22ai_2.ext:
Extracting sky130_fd_sc_hd__a2111o_1 into sky130_fd_sc_hd__a2111o_1.ext:
Extracting sky130_fd_sc_hd__o32a_1 into sky130_fd_sc_hd__o32a_1.ext:
Extracting sky130_fd_sc_hd__dlxtn_1 into sky130_fd_sc_hd__dlxtn_1.ext:
Extracting sky130_fd_sc_hd__a211o_1 into sky130_fd_sc_hd__a211o_1.ext:
Extracting sky130_fd_sc_hd__o311a_1 into sky130_fd_sc_hd__o311a_1.ext:
Extracting sky130_fd_sc_hd__o31a_1 into sky130_fd_sc_hd__o31a_1.ext:
Extracting sky130_fd_sc_hd__o221a_2 into sky130_fd_sc_hd__o221a_2.ext:
Extracting sky130_fd_sc_hd__a21oi_2 into sky130_fd_sc_hd__a21oi_2.ext:
Extracting sky130_fd_sc_hd__clkbuf_8 into sky130_fd_sc_hd__clkbuf_8.ext:
Extracting sky130_fd_sc_hd__o31a_2 into sky130_fd_sc_hd__o31a_2.ext:
Extracting sky130_fd_sc_hd__nor2_2 into sky130_fd_sc_hd__nor2_2.ext:
Extracting sky130_fd_sc_hd__a2bb2oi_4 into sky130_fd_sc_hd__a2bb2oi_4.ext:
Extracting sky130_fd_sc_hd__a2bb2o_2 into sky130_fd_sc_hd__a2bb2o_2.ext:
Extracting sky130_fd_sc_hd__a31o_1 into sky130_fd_sc_hd__a31o_1.ext:
Extracting sky130_fd_sc_hd__o32a_2 into sky130_fd_sc_hd__o32a_2.ext:
Extracting sky130_fd_sc_hd__or4bb_1 into sky130_fd_sc_hd__or4bb_1.ext:
Extracting sky130_fd_sc_hd__a21bo_2 into sky130_fd_sc_hd__a21bo_2.ext:
Extracting sky130_fd_sc_hd__o21bai_1 into sky130_fd_sc_hd__o21bai_1.ext:
Extracting sky130_fd_sc_hd__a32o_1 into sky130_fd_sc_hd__a32o_1.ext:
Extracting sky130_fd_sc_hd__or4b_1 into sky130_fd_sc_hd__or4b_1.ext:
Extracting sky130_fd_sc_hd__o221ai_1 into sky130_fd_sc_hd__o221ai_1.ext:
Extracting sky130_fd_sc_hd__o22ai_1 into sky130_fd_sc_hd__o22ai_1.ext:
Extracting sky130_fd_sc_hd__or4_2 into sky130_fd_sc_hd__or4_2.ext:
Extracting sky130_fd_sc_hd__a21oi_1 into sky130_fd_sc_hd__a21oi_1.ext:
Extracting sky130_fd_sc_hd__o2111ai_4 into sky130_fd_sc_hd__o2111ai_4.ext:
Extracting sky130_fd_sc_hd__mux2_2 into sky130_fd_sc_hd__mux2_2.ext:
Extracting sky130_fd_sc_hd__mux2_4 into sky130_fd_sc_hd__mux2_4.ext:
Extracting sky130_fd_sc_hd__o2111a_1 into sky130_fd_sc_hd__o2111a_1.ext:
Extracting sky130_fd_sc_hd__and4_1 into sky130_fd_sc_hd__and4_1.ext:
Extracting sky130_fd_sc_hd__dlxtn_4 into sky130_fd_sc_hd__dlxtn_4.ext:
Extracting sky130_fd_sc_hd__a2bb2oi_1 into sky130_fd_sc_hd__a2bb2oi_1.ext:
Extracting sky130_fd_sc_hd__a2bb2o_4 into sky130_fd_sc_hd__a2bb2o_4.ext:
Extracting sky130_fd_sc_hd__a31o_4 into sky130_fd_sc_hd__a31o_4.ext:
Extracting sky130_fd_sc_hd__o211ai_2 into sky130_fd_sc_hd__o211ai_2.ext:
Extracting sky130_fd_sc_hd__dfxtp_4 into sky130_fd_sc_hd__dfxtp_4.ext:
Extracting sky130_fd_sc_hd__o211ai_1 into sky130_fd_sc_hd__o211ai_1.ext:
Extracting sky130_fd_sc_hd__or2b_2 into sky130_fd_sc_hd__or2b_2.ext:
Extracting sky130_fd_sc_hd__o21ba_1 into sky130_fd_sc_hd__o21ba_1.ext:
Extracting sky130_fd_sc_hd__or3b_2 into sky130_fd_sc_hd__or3b_2.ext:
Extracting sky130_fd_sc_hd__a21o_1 into sky130_fd_sc_hd__a21o_1.ext:
Extracting sky130_fd_sc_hd__or2_2 into sky130_fd_sc_hd__or2_2.ext:
Extracting sky130_fd_sc_hd__a41o_1 into sky130_fd_sc_hd__a41o_1.ext:
Extracting sky130_fd_sc_hd__or2b_1 into sky130_fd_sc_hd__or2b_1.ext:
Extracting sky130_fd_sc_hd__o22a_2 into sky130_fd_sc_hd__o22a_2.ext:
Extracting sky130_fd_sc_hd__or2_4 into sky130_fd_sc_hd__or2_4.ext:
Extracting sky130_fd_sc_hd__clkdlybuf4s50_1 into sky130_fd_sc_hd__clkdlybuf4s50_1.ext:
Extracting sky130_fd_sc_hd__or3_2 into sky130_fd_sc_hd__or3_2.ext:
Extracting sky130_fd_sc_hd__nor3_1 into sky130_fd_sc_hd__nor3_1.ext:
Extracting sky130_fd_sc_hd__a22o_1 into sky130_fd_sc_hd__a22o_1.ext:
Extracting sky130_fd_sc_hd__or4bb_2 into sky130_fd_sc_hd__or4bb_2.ext:
Extracting sky130_fd_sc_hd__o21ai_1 into sky130_fd_sc_hd__o21ai_1.ext:
Extracting sky130_fd_sc_hd__dfxtp_2 into sky130_fd_sc_hd__dfxtp_2.ext:
Extracting sky130_fd_sc_hd__or4_1 into sky130_fd_sc_hd__or4_1.ext:
Extracting sky130_fd_sc_hd__a211oi_1 into sky130_fd_sc_hd__a211oi_1.ext:
Extracting sky130_fd_sc_hd__a221o_1 into sky130_fd_sc_hd__a221o_1.ext:
Extracting sky130_fd_sc_hd__o22a_1 into sky130_fd_sc_hd__o22a_1.ext:
Extracting sky130_fd_sc_hd__clkinv_4 into sky130_fd_sc_hd__clkinv_4.ext:
Extracting sky130_fd_sc_hd__or3_4 into sky130_fd_sc_hd__or3_4.ext:
Extracting sky130_fd_sc_hd__clkinv_2 into sky130_fd_sc_hd__clkinv_2.ext:
Extracting sky130_fd_sc_hd__o2bb2a_1 into sky130_fd_sc_hd__o2bb2a_1.ext:
Extracting sky130_fd_sc_hd__inv_2 into sky130_fd_sc_hd__inv_2.ext:
Extracting sky130_fd_sc_hd__o221a_1 into sky130_fd_sc_hd__o221a_1.ext:
Extracting sky130_fd_sc_hd__o21a_1 into sky130_fd_sc_hd__o21a_1.ext:
Extracting sky130_fd_sc_hd__nor2_1 into sky130_fd_sc_hd__nor2_1.ext:
Extracting sky130_fd_sc_hd__clkdlybuf4s25_1 into sky130_fd_sc_hd__clkdlybuf4s25_1.ext:
Extracting sky130_fd_sc_hd__buf_4 into sky130_fd_sc_hd__buf_4.ext:
Extracting sky130_fd_sc_hd__o211a_1 into sky130_fd_sc_hd__o211a_1.ext:
Extracting sky130_fd_sc_hd__a21bo_1 into sky130_fd_sc_hd__a21bo_1.ext:
Extracting sky130_fd_sc_hd__a2bb2o_1 into sky130_fd_sc_hd__a2bb2o_1.ext:
Extracting sky130_fd_sc_hd__or3_1 into sky130_fd_sc_hd__or3_1.ext:
Extracting sky130_fd_sc_hd__or4b_2 into sky130_fd_sc_hd__or4b_2.ext:
Extracting sky130_fd_sc_hd__mux2_1 into sky130_fd_sc_hd__mux2_1.ext:
Extracting sky130_fd_sc_hd__fill_2 into sky130_fd_sc_hd__fill_2.ext:
Extracting sky130_fd_sc_hd__decap_12 into sky130_fd_sc_hd__decap_12.ext:
Extracting sky130_fd_sc_hd__conb_1 into sky130_fd_sc_hd__conb_1.ext:
Extracting sky130_fd_sc_hd__clkbuf_2 into sky130_fd_sc_hd__clkbuf_2.ext:
Extracting sky130_fd_sc_hd__nand2_1 into sky130_fd_sc_hd__nand2_1.ext:
Extracting sky130_fd_sc_hd__or4_4 into sky130_fd_sc_hd__or4_4.ext:
Extracting sky130_fd_sc_hd__diode_2 into sky130_fd_sc_hd__diode_2.ext:
Extracting sky130_fd_sc_hd__and2_1 into sky130_fd_sc_hd__and2_1.ext:
Extracting sky130_fd_sc_hd__clkbuf_1 into sky130_fd_sc_hd__clkbuf_1.ext:
Extracting sky130_fd_sc_hd__or2_1 into sky130_fd_sc_hd__or2_1.ext:
Extracting sky130_fd_sc_hd__clkbuf_16 into sky130_fd_sc_hd__clkbuf_16.ext:
Extracting sky130_fd_sc_hd__dfxtp_1 into sky130_fd_sc_hd__dfxtp_1.ext:
Extracting sky130_fd_sc_hd__buf_2 into sky130_fd_sc_hd__buf_2.ext:
Extracting sky130_fd_sc_hd__clkbuf_4 into sky130_fd_sc_hd__clkbuf_4.ext:
Extracting sky130_fd_sc_hd__dlymetal6s2s_1 into sky130_fd_sc_hd__dlymetal6s2s_1.ext:
Extracting sky130_fd_sc_hd__buf_6 into sky130_fd_sc_hd__buf_6.ext:
Extracting sky130_fd_sc_hd__tapvpwrvgnd_1 into sky130_fd_sc_hd__tapvpwrvgnd_1.ext:
Extracting sky130_fd_sc_hd__decap_6 into sky130_fd_sc_hd__decap_6.ext:
Extracting sky130_fd_sc_hd__buf_12 into sky130_fd_sc_hd__buf_12.ext:
Extracting sky130_fd_sc_hd__buf_8 into sky130_fd_sc_hd__buf_8.ext:
Extracting sky130_fd_sc_hd__nand2_2 into sky130_fd_sc_hd__nand2_2.ext:
Extracting sky130_fd_sc_hd__decap_3 into sky130_fd_sc_hd__decap_3.ext:
Extracting sky130_fd_sc_hd__fill_1 into sky130_fd_sc_hd__fill_1.ext:
Extracting sky130_fd_sc_hd__decap_4 into sky130_fd_sc_hd__decap_4.ext:
Extracting sky130_fd_sc_hd__decap_8 into sky130_fd_sc_hd__decap_8.ext:
Extracting user_proj_example into user_proj_example.ext:
exttospice finished.
Using technology "sky130A", version 1.0.234-0-g14db32a
[36m[INFO]: No Illegal overlaps detected during extraction.[39m
[36m[INFO]: Running LEF LVS...[39m
[36m[INFO]: /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.spice against /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v[39m
[36m[INFO]: current step index: 37[39m
Netgen 1.5.191 compiled on Thu Oct 21 08:33:49 UTC 2021
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
Generating JSON file result
Reading netlist file /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.spice
Reading netlist file /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v
Warning:  A case-insensitive file has been read and so the	verilog file must be treated case-insensitive to match.
Creating placeholder cell definition for module sky130_fd_sc_hd__diode_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_3.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_12.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_6.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__tapvpwrvgnd_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__inv_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__o221a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkinv_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__or4_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a211oi_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o211a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o31a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor3_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o21ai_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o311a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o21a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or3_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__nand2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__nand2_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__or4_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__or4b_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkinv_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__dlymetal6s2s_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_6.
Creating placeholder cell definition for module sky130_fd_sc_hd__a2bb2o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21bo_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or3_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__or3_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o22a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o2111ai_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__or2b_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a41o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or4_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__a22oi_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21oi_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a2bb2oi_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a22o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a31o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o2bb2a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o32a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__and2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or2_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__a221oi_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__mux2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__mux2_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__mux2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a221o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o22ai_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or4bb_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o21bai_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o21ba_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o32a_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__or2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__inv_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__and4_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__and3_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or4bb_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__or3b_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__and4b_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_12.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor3_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor3_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o31ai_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__and3b_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a311o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a2111o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a221o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a211o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a32o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor2_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__o22a_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__or4b_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o221ai_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o2111a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o211ai_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or2b_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__or3b_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__a2bb2o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a31o_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkinv_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__o221ai_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__a31o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21bo_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__a2bb2oi_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a2bb2o_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__o31a_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__o221ai_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o221a_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__o22a_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21oi_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__o221a_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21bo_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o2bb2ai_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o41a_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21oi_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a31oi_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o22ai_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__o2bb2a_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__o2bb2ai_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o211ai_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor2_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__o31a_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__conb_1.
Note:  Implicit pin HI in instance _7996_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin LO in instance _7995_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _7997_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _7998_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _7999_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8000_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8001_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8002_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8003_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8004_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8005_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8006_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8007_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8008_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8009_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8010_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8011_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8012_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8013_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8014_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8015_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8016_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8017_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8018_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8019_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8020_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8021_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8022_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8023_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8024_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8025_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8026_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8027_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8028_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8029_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8030_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8031_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8032_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8033_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8034_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8035_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8036_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8037_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8038_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8039_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8040_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8041_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8042_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8043_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8044_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8045_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8046_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8047_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8048_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8049_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8050_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8051_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8052_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8053_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8054_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8055_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8056_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8057_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8058_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8059_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8060_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8061_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8062_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8063_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8064_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8065_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8066_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8067_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8068_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8069_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8070_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8071_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8072_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8073_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8074_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8075_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8076_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8077_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8078_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8079_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8080_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8081_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8082_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8083_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8084_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8085_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8086_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8087_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8088_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8089_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8090_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8091_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8092_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8093_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8094_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8095_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8096_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8097_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8098_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8099_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8100_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8101_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8102_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8103_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8104_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8105_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8106_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8107_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8108_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8109_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8110_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8111_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8112_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8113_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8114_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8115_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8116_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8117_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8118_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8119_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8120_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8121_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8122_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8123_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8124_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8125_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8126_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8127_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8128_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8129_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8130_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8131_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8132_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8133_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8134_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8135_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8136_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8137_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8138_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8139_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8140_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8141_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8142_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8143_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8144_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8145_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8146_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8147_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8148_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8149_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8150_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8151_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8152_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8153_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8154_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8155_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8156_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8157_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8158_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8159_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8160_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8161_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8162_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8163_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8164_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8165_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8166_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8167_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8168_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8169_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8170_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8171_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8172_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8173_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8174_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8175_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8176_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8177_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8178_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8179_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8180_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8181_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8182_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8183_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8184_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8185_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8186_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8187_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8188_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8189_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8190_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8191_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8192_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8193_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8194_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8195_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8196_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8197_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8198_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8199_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8200_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Note:  Implicit pin HI in instance _8201_ of sky130_fd_sc_hd__conb_1 in cell user_proj_example
Creating placeholder cell definition for module sky130_fd_sc_hd__dfxtp_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__dfxtp_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__dfxtp_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__dlxtn_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__dlxtn_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__dlxtn_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_16.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkdlybuf4s25_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkdlybuf4s50_1.
Reading setup file /home/kherman/OpenLane/pdks/sky130A/libs.tech/netgen/sky130A_setup.tcl
Comparison output logged to file /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.lef.log
Logging to file "/project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.lef.log" enabled
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_12'
Circuit sky130_fd_sc_hd__decap_12 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_12'
Circuit sky130_fd_sc_hd__decap_12 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_12 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__fill_1'
Circuit sky130_fd_sc_hd__fill_1 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__fill_1'
Circuit sky130_fd_sc_hd__fill_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__fill_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_6'
Circuit sky130_fd_sc_hd__decap_6 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_6'
Circuit sky130_fd_sc_hd__decap_6 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_6 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_4'
Circuit sky130_fd_sc_hd__decap_4 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_4'
Circuit sky130_fd_sc_hd__decap_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_8'
Circuit sky130_fd_sc_hd__decap_8 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_8'
Circuit sky130_fd_sc_hd__decap_8 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_8 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2_1'
Circuit sky130_fd_sc_hd__or2_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2_1'
Circuit sky130_fd_sc_hd__or2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__fill_2'
Circuit sky130_fd_sc_hd__fill_2 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__fill_2'
Circuit sky130_fd_sc_hd__fill_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__fill_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__inv_2'
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__inv_2'
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__inv_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__diode_2'
Circuit sky130_fd_sc_hd__diode_2 contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__diode_2'
Circuit sky130_fd_sc_hd__diode_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__diode_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o22a_1'
Circuit sky130_fd_sc_hd__o22a_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o22a_1'
Circuit sky130_fd_sc_hd__o22a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o22a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2bb2o_1'
Circuit sky130_fd_sc_hd__a2bb2o_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2bb2o_1'
Circuit sky130_fd_sc_hd__a2bb2o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a2bb2o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfxtp_1'
Circuit sky130_fd_sc_hd__dfxtp_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfxtp_1'
Circuit sky130_fd_sc_hd__dfxtp_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dfxtp_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o221a_1'
Circuit sky130_fd_sc_hd__o221a_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o221a_1'
Circuit sky130_fd_sc_hd__o221a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o221a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_2'
Circuit sky130_fd_sc_hd__clkbuf_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_2'
Circuit sky130_fd_sc_hd__clkbuf_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets, and 2 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_3'
Circuit sky130_fd_sc_hd__decap_3 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_3'
Circuit sky130_fd_sc_hd__decap_3 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_3 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'
Circuit sky130_fd_sc_hd__clkbuf_16 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'
Circuit sky130_fd_sc_hd__clkbuf_16 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_16 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux2_1'
Circuit sky130_fd_sc_hd__mux2_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux2_1'
Circuit sky130_fd_sc_hd__mux2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__mux2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__conb_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o22ai_1'
Circuit sky130_fd_sc_hd__o22ai_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o22ai_1'
Circuit sky130_fd_sc_hd__o22ai_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o22ai_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2bb2o_4'
Circuit sky130_fd_sc_hd__a2bb2o_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2bb2o_4'
Circuit sky130_fd_sc_hd__a2bb2o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a2bb2o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dlymetal6s2s_1'
Circuit sky130_fd_sc_hd__dlymetal6s2s_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dlymetal6s2s_1'
Circuit sky130_fd_sc_hd__dlymetal6s2s_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dlymetal6s2s_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_4'
Circuit sky130_fd_sc_hd__clkbuf_4 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_4'
Circuit sky130_fd_sc_hd__clkbuf_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_2'
Circuit sky130_fd_sc_hd__buf_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_2'
Circuit sky130_fd_sc_hd__buf_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4_1'
Circuit sky130_fd_sc_hd__or4_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4_1'
Circuit sky130_fd_sc_hd__or4_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or4_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o211a_1'
Circuit sky130_fd_sc_hd__o211a_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o211a_1'
Circuit sky130_fd_sc_hd__o211a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o211a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o32a_1'
Circuit sky130_fd_sc_hd__o32a_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o32a_1'
Circuit sky130_fd_sc_hd__o32a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o32a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a22o_1'
Circuit sky130_fd_sc_hd__a22o_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a22o_1'
Circuit sky130_fd_sc_hd__a22o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a22o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21oi_1'
Circuit sky130_fd_sc_hd__a21oi_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21oi_1'
Circuit sky130_fd_sc_hd__a21oi_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21oi_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dlxtn_1'
Circuit sky130_fd_sc_hd__dlxtn_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dlxtn_1'
Circuit sky130_fd_sc_hd__dlxtn_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dlxtn_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and2_1'
Circuit sky130_fd_sc_hd__and2_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and2_1'
Circuit sky130_fd_sc_hd__and2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3_4'
Circuit sky130_fd_sc_hd__or3_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3_4'
Circuit sky130_fd_sc_hd__or3_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or3_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21ai_1'
Circuit sky130_fd_sc_hd__o21ai_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21ai_1'
Circuit sky130_fd_sc_hd__o21ai_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o21ai_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and4_1'
Circuit sky130_fd_sc_hd__and4_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and4_1'
Circuit sky130_fd_sc_hd__and4_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and4_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkdlybuf4s25_1'
Circuit sky130_fd_sc_hd__clkdlybuf4s25_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkdlybuf4s25_1'
Circuit sky130_fd_sc_hd__clkdlybuf4s25_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkdlybuf4s25_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkdlybuf4s50_1'
Circuit sky130_fd_sc_hd__clkdlybuf4s50_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkdlybuf4s50_1'
Circuit sky130_fd_sc_hd__clkdlybuf4s50_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkdlybuf4s50_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfxtp_2'
Circuit sky130_fd_sc_hd__dfxtp_2 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfxtp_2'
Circuit sky130_fd_sc_hd__dfxtp_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dfxtp_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2b_1'
Circuit sky130_fd_sc_hd__or2b_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2b_1'
Circuit sky130_fd_sc_hd__or2b_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or2b_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o211ai_1'
Circuit sky130_fd_sc_hd__o211ai_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o211ai_1'
Circuit sky130_fd_sc_hd__o211ai_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o211ai_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2bb2oi_1'
Circuit sky130_fd_sc_hd__a2bb2oi_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2bb2oi_1'
Circuit sky130_fd_sc_hd__a2bb2oi_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a2bb2oi_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkinv_2'
Circuit sky130_fd_sc_hd__clkinv_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkinv_2'
Circuit sky130_fd_sc_hd__clkinv_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkinv_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_12'
Circuit sky130_fd_sc_hd__buf_12 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_12'
Circuit sky130_fd_sc_hd__buf_12 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_12 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a221oi_1'
Circuit sky130_fd_sc_hd__a221oi_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a221oi_1'
Circuit sky130_fd_sc_hd__a221oi_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a221oi_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a32o_1'
Circuit sky130_fd_sc_hd__a32o_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a32o_1'
Circuit sky130_fd_sc_hd__a32o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a32o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfxtp_4'
Circuit sky130_fd_sc_hd__dfxtp_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfxtp_4'
Circuit sky130_fd_sc_hd__dfxtp_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dfxtp_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_1'
Circuit sky130_fd_sc_hd__nor2_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_1'
Circuit sky130_fd_sc_hd__nor2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o2111ai_4'
Circuit sky130_fd_sc_hd__o2111ai_4 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o2111ai_4'
Circuit sky130_fd_sc_hd__o2111ai_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o2111ai_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a221o_1'
Circuit sky130_fd_sc_hd__a221o_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a221o_1'
Circuit sky130_fd_sc_hd__a221o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a221o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a311o_1'
Circuit sky130_fd_sc_hd__a311o_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a311o_1'
Circuit sky130_fd_sc_hd__a311o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a311o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3_1'
Circuit sky130_fd_sc_hd__or3_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3_1'
Circuit sky130_fd_sc_hd__or3_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or3_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand2_1'
Circuit sky130_fd_sc_hd__nand2_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand2_1'
Circuit sky130_fd_sc_hd__nand2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nand2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2_4'
Circuit sky130_fd_sc_hd__or2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2_4'
Circuit sky130_fd_sc_hd__or2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a41o_1'
Circuit sky130_fd_sc_hd__a41o_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a41o_1'
Circuit sky130_fd_sc_hd__a41o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a41o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux2_4'
Circuit sky130_fd_sc_hd__mux2_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux2_4'
Circuit sky130_fd_sc_hd__mux2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__mux2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21ba_1'
Circuit sky130_fd_sc_hd__o21ba_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21ba_1'
Circuit sky130_fd_sc_hd__o21ba_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o21ba_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a22oi_1'
Circuit sky130_fd_sc_hd__a22oi_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a22oi_1'
Circuit sky130_fd_sc_hd__a22oi_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a22oi_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21bo_1'
Circuit sky130_fd_sc_hd__a21bo_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21bo_1'
Circuit sky130_fd_sc_hd__a21bo_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21bo_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2_2'
Circuit sky130_fd_sc_hd__or2_2 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2_2'
Circuit sky130_fd_sc_hd__or2_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or2_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand2_2'
Circuit sky130_fd_sc_hd__nand2_2 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand2_2'
Circuit sky130_fd_sc_hd__nand2_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nand2_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dlxtn_4'
Circuit sky130_fd_sc_hd__dlxtn_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dlxtn_4'
Circuit sky130_fd_sc_hd__dlxtn_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dlxtn_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o311a_1'
Circuit sky130_fd_sc_hd__o311a_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o311a_1'
Circuit sky130_fd_sc_hd__o311a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o311a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o211ai_2'
Circuit sky130_fd_sc_hd__o211ai_2 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o211ai_2'
Circuit sky130_fd_sc_hd__o211ai_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o211ai_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21oi_2'
Circuit sky130_fd_sc_hd__a21oi_2 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21oi_2'
Circuit sky130_fd_sc_hd__a21oi_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21oi_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux2_2'
Circuit sky130_fd_sc_hd__mux2_2 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux2_2'
Circuit sky130_fd_sc_hd__mux2_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__mux2_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4bb_2'
Circuit sky130_fd_sc_hd__or4bb_2 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4bb_2'
Circuit sky130_fd_sc_hd__or4bb_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or4bb_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o221ai_2'
Circuit sky130_fd_sc_hd__o221ai_2 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o221ai_2'
Circuit sky130_fd_sc_hd__o221ai_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o221ai_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_4'
Circuit sky130_fd_sc_hd__buf_4 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_4'
Circuit sky130_fd_sc_hd__buf_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a31o_1'
Circuit sky130_fd_sc_hd__a31o_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a31o_1'
Circuit sky130_fd_sc_hd__a31o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a31o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21a_1'
Circuit sky130_fd_sc_hd__o21a_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21a_1'
Circuit sky130_fd_sc_hd__o21a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o21a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3_2'
Circuit sky130_fd_sc_hd__or3_2 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3_2'
Circuit sky130_fd_sc_hd__or3_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or3_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o2bb2a_1'
Circuit sky130_fd_sc_hd__o2bb2a_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o2bb2a_1'
Circuit sky130_fd_sc_hd__o2bb2a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o2bb2a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21o_1'
Circuit sky130_fd_sc_hd__a21o_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21o_1'
Circuit sky130_fd_sc_hd__a21o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o31ai_1'
Circuit sky130_fd_sc_hd__o31ai_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o31ai_1'
Circuit sky130_fd_sc_hd__o31ai_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o31ai_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2bb2oi_4'
Circuit sky130_fd_sc_hd__a2bb2oi_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2bb2oi_4'
Circuit sky130_fd_sc_hd__a2bb2oi_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a2bb2oi_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor3_1'
Circuit sky130_fd_sc_hd__nor3_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor3_1'
Circuit sky130_fd_sc_hd__nor3_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor3_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_1'
Circuit sky130_fd_sc_hd__buf_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_1'
Circuit sky130_fd_sc_hd__buf_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2111o_1'
Circuit sky130_fd_sc_hd__a2111o_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2111o_1'
Circuit sky130_fd_sc_hd__a2111o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a2111o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21oi_4'
Circuit sky130_fd_sc_hd__a21oi_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21oi_4'
Circuit sky130_fd_sc_hd__a21oi_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21oi_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o31a_2'
Circuit sky130_fd_sc_hd__o31a_2 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o31a_2'
Circuit sky130_fd_sc_hd__o31a_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o31a_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o22a_2'
Circuit sky130_fd_sc_hd__o22a_2 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o22a_2'
Circuit sky130_fd_sc_hd__o22a_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o22a_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21bo_2'
Circuit sky130_fd_sc_hd__a21bo_2 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21bo_2'
Circuit sky130_fd_sc_hd__a21bo_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21bo_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dlxtn_2'
Circuit sky130_fd_sc_hd__dlxtn_2 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dlxtn_2'
Circuit sky130_fd_sc_hd__dlxtn_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dlxtn_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a211oi_1'
Circuit sky130_fd_sc_hd__a211oi_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a211oi_1'
Circuit sky130_fd_sc_hd__a211oi_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a211oi_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_6'
Circuit sky130_fd_sc_hd__buf_6 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_6'
Circuit sky130_fd_sc_hd__buf_6 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_6 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2bb2o_2'
Circuit sky130_fd_sc_hd__a2bb2o_2 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2bb2o_2'
Circuit sky130_fd_sc_hd__a2bb2o_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a2bb2o_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o2bb2ai_4'
Circuit sky130_fd_sc_hd__o2bb2ai_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o2bb2ai_4'
Circuit sky130_fd_sc_hd__o2bb2ai_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o2bb2ai_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and3_1'
Circuit sky130_fd_sc_hd__and3_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and3_1'
Circuit sky130_fd_sc_hd__and3_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and3_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o31a_1'
Circuit sky130_fd_sc_hd__o31a_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o31a_1'
Circuit sky130_fd_sc_hd__o31a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o31a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o2bb2a_2'
Circuit sky130_fd_sc_hd__o2bb2a_2 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o2bb2a_2'
Circuit sky130_fd_sc_hd__o2bb2a_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o2bb2a_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_2'
Circuit sky130_fd_sc_hd__nor2_2 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_2'
Circuit sky130_fd_sc_hd__nor2_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor2_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_8'
Circuit sky130_fd_sc_hd__clkbuf_8 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_8'
Circuit sky130_fd_sc_hd__clkbuf_8 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_8 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4_4'
Circuit sky130_fd_sc_hd__or4_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4_4'
Circuit sky130_fd_sc_hd__or4_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or4_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o2bb2ai_1'
Circuit sky130_fd_sc_hd__o2bb2ai_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o2bb2ai_1'
Circuit sky130_fd_sc_hd__o2bb2ai_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o2bb2ai_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor3_4'
Circuit sky130_fd_sc_hd__nor3_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor3_4'
Circuit sky130_fd_sc_hd__nor3_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor3_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4bb_1'
Circuit sky130_fd_sc_hd__or4bb_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4bb_1'
Circuit sky130_fd_sc_hd__or4bb_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or4bb_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor3_2'
Circuit sky130_fd_sc_hd__nor3_2 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor3_2'
Circuit sky130_fd_sc_hd__nor3_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor3_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o221ai_4'
Circuit sky130_fd_sc_hd__o221ai_4 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o221ai_4'
Circuit sky130_fd_sc_hd__o221ai_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o221ai_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o31a_4'
Circuit sky130_fd_sc_hd__o31a_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o31a_4'
Circuit sky130_fd_sc_hd__o31a_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o31a_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkinv_4'
Circuit sky130_fd_sc_hd__clkinv_4 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkinv_4'
Circuit sky130_fd_sc_hd__clkinv_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkinv_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_8'
Circuit sky130_fd_sc_hd__nor2_8 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_8'
Circuit sky130_fd_sc_hd__nor2_8 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor2_8 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o22a_4'
Circuit sky130_fd_sc_hd__o22a_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o22a_4'
Circuit sky130_fd_sc_hd__o22a_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o22a_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_8'
Circuit sky130_fd_sc_hd__buf_8 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_8'
Circuit sky130_fd_sc_hd__buf_8 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_8 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkinv_8'
Circuit sky130_fd_sc_hd__clkinv_8 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkinv_8'
Circuit sky130_fd_sc_hd__clkinv_8 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkinv_8 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o2111a_1'
Circuit sky130_fd_sc_hd__o2111a_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o2111a_1'
Circuit sky130_fd_sc_hd__o2111a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o2111a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4b_1'
Circuit sky130_fd_sc_hd__or4b_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4b_1'
Circuit sky130_fd_sc_hd__or4b_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or4b_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a211o_1'
Circuit sky130_fd_sc_hd__a211o_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a211o_1'
Circuit sky130_fd_sc_hd__a211o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a211o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o41a_2'
Circuit sky130_fd_sc_hd__o41a_2 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o41a_2'
Circuit sky130_fd_sc_hd__o41a_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o41a_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4_2'
Circuit sky130_fd_sc_hd__or4_2 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4_2'
Circuit sky130_fd_sc_hd__or4_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or4_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and3b_1'
Circuit sky130_fd_sc_hd__and3b_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and3b_1'
Circuit sky130_fd_sc_hd__and3b_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and3b_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__inv_4'
Circuit sky130_fd_sc_hd__inv_4 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__inv_4'
Circuit sky130_fd_sc_hd__inv_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__inv_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o22ai_2'
Circuit sky130_fd_sc_hd__o22ai_2 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o22ai_2'
Circuit sky130_fd_sc_hd__o22ai_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o22ai_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o221a_2'
Circuit sky130_fd_sc_hd__o221a_2 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o221a_2'
Circuit sky130_fd_sc_hd__o221a_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o221a_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a31oi_4'
Circuit sky130_fd_sc_hd__a31oi_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a31oi_4'
Circuit sky130_fd_sc_hd__a31oi_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a31oi_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21bo_4'
Circuit sky130_fd_sc_hd__a21bo_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21bo_4'
Circuit sky130_fd_sc_hd__a21bo_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21bo_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4b_2'
Circuit sky130_fd_sc_hd__or4b_2 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4b_2'
Circuit sky130_fd_sc_hd__or4b_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or4b_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o221ai_1'
Circuit sky130_fd_sc_hd__o221ai_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o221ai_1'
Circuit sky130_fd_sc_hd__o221ai_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o221ai_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a221o_4'
Circuit sky130_fd_sc_hd__a221o_4 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a221o_4'
Circuit sky130_fd_sc_hd__a221o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a221o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a31o_2'
Circuit sky130_fd_sc_hd__a31o_2 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a31o_2'
Circuit sky130_fd_sc_hd__a31o_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a31o_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o32a_2'
Circuit sky130_fd_sc_hd__o32a_2 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o32a_2'
Circuit sky130_fd_sc_hd__o32a_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o32a_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o221a_4'
Circuit sky130_fd_sc_hd__o221a_4 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o221a_4'
Circuit sky130_fd_sc_hd__o221a_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o221a_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a31o_4'
Circuit sky130_fd_sc_hd__a31o_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a31o_4'
Circuit sky130_fd_sc_hd__a31o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a31o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and4b_1'
Circuit sky130_fd_sc_hd__and4b_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and4b_1'
Circuit sky130_fd_sc_hd__and4b_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and4b_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21bai_1'
Circuit sky130_fd_sc_hd__o21bai_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21bai_1'
Circuit sky130_fd_sc_hd__o21bai_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o21bai_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3b_1'
Circuit sky130_fd_sc_hd__or3b_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3b_1'
Circuit sky130_fd_sc_hd__or3b_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or3b_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3b_2'
Circuit sky130_fd_sc_hd__or3b_2 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3b_2'
Circuit sky130_fd_sc_hd__or3b_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or3b_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2b_2'
Circuit sky130_fd_sc_hd__or2b_2 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2b_2'
Circuit sky130_fd_sc_hd__or2b_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or2b_2 contains no devices.
Contents of circuit 1:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 59644 device instances.
  Class: sky130_fd_sc_hd__a41o_1 instances:  10
  Class: sky130_fd_sc_hd__o2111ai_4 instances:   8
  Class: sky130_fd_sc_hd__clkdlybuf4s25_1 instances:  71
  Class: sky130_fd_sc_hd__a31o_1 instances:  11
  Class: sky130_fd_sc_hd__a31o_2 instances:   1
  Class: sky130_fd_sc_hd__a31o_4 instances:   1
  Class: sky130_fd_sc_hd__a21o_1 instances:   3
  Class: sky130_fd_sc_hd__a2bb2oi_1 instances:  15
  Class: sky130_fd_sc_hd__a2bb2oi_4 instances:   5
  Class: sky130_fd_sc_hd__clkbuf_16 instances: 106
  Class: sky130_fd_sc_hd__dfxtp_1 instances: 695
  Class: sky130_fd_sc_hd__dfxtp_2 instances:  50
  Class: sky130_fd_sc_hd__o31ai_1 instances:   1
  Class: sky130_fd_sc_hd__dfxtp_4 instances:  26
  Class: sky130_fd_sc_hd__or4_1 instances:  13
  Class: sky130_fd_sc_hd__or4_2 instances:   6
  Class: sky130_fd_sc_hd__or4_4 instances:   3
  Class: sky130_fd_sc_hd__buf_1 instances:   8
  Class: sky130_fd_sc_hd__a31oi_4 instances:   1
  Class: sky130_fd_sc_hd__buf_2 instances: 129
  Class: sky130_fd_sc_hd__buf_4 instances:  14
  Class: sky130_fd_sc_hd__buf_6 instances:   6
  Class: sky130_fd_sc_hd__buf_8 instances:  12
  Class: sky130_fd_sc_hd__a2bb2o_1 instances: 418
  Class: sky130_fd_sc_hd__a2bb2o_2 instances:   4
  Class: sky130_fd_sc_hd__a2bb2o_4 instances:   6
  Class: sky130_fd_sc_hd__and3b_1 instances:   1
  Class: sky130_fd_sc_hd__o221ai_1 instances:   4
  Class: sky130_fd_sc_hd__o221ai_2 instances:   8
  Class: sky130_fd_sc_hd__o221ai_4 instances:   4
  Class: sky130_fd_sc_hd__and4_1 instances:  74
  Class: sky130_fd_sc_hd__inv_2 instances: 430
  Class: sky130_fd_sc_hd__inv_4 instances:   5
  Class: sky130_fd_sc_hd__clkbuf_1 instances:  83
  Class: sky130_fd_sc_hd__clkbuf_2 instances: 428
  Class: sky130_fd_sc_hd__clkbuf_4 instances:  49
  Class: sky130_fd_sc_hd__clkbuf_8 instances:   2
  Class: sky130_fd_sc_hd__or3_1 instances:  10
  Class: sky130_fd_sc_hd__or3_2 instances:  10
  Class: sky130_fd_sc_hd__or3_4 instances:  14
  Class: sky130_fd_sc_hd__o21ba_1 instances:  52
  Class: sky130_fd_sc_hd__conb_1 instances: 207
  Class: sky130_fd_sc_hd__buf_12 instances:   5
  Class: sky130_fd_sc_hd__a21bo_1 instances:  53
  Class: sky130_fd_sc_hd__a21bo_2 instances:   4
  Class: sky130_fd_sc_hd__a21bo_4 instances:   1
  Class: sky130_fd_sc_hd__a221oi_1 instances:  15
  Class: sky130_fd_sc_hd__clkinv_2 instances:  40
  Class: sky130_fd_sc_hd__clkinv_4 instances:   6
  Class: sky130_fd_sc_hd__clkinv_8 instances:   1
  Class: sky130_fd_sc_hd__and3_1 instances:   6
  Class: sky130_fd_sc_hd__clkdlybuf4s50_1 instances:  15
  Class: sky130_fd_sc_hd__a2111o_1 instances:   4
  Class: sky130_fd_sc_hd__decap_3 instances: 1120
  Class: sky130_fd_sc_hd__decap_4 instances: 5012
  Class: sky130_fd_sc_hd__decap_6 instances: 6142
  Class: sky130_fd_sc_hd__decap_8 instances: 1738
  Class: sky130_fd_sc_hd__or2_1 instances: 285
  Class: sky130_fd_sc_hd__or2_2 instances:  15
  Class: sky130_fd_sc_hd__or2_4 instances:  11
  Class: sky130_fd_sc_hd__nand2_1 instances:  40
  Class: sky130_fd_sc_hd__nand2_2 instances:   2
  Class: sky130_fd_sc_hd__mux2_1 instances: 127
  Class: sky130_fd_sc_hd__mux2_2 instances:  19
  Class: sky130_fd_sc_hd__mux2_4 instances:   3
  Class: sky130_fd_sc_hd__o2bb2ai_1 instances:   2
  Class: sky130_fd_sc_hd__o2bb2ai_4 instances:   1
  Class: sky130_fd_sc_hd__a211oi_1 instances:  10
  Class: sky130_fd_sc_hd__and2_1 instances:  20
  Class: sky130_fd_sc_hd__or4b_1 instances:   1
  Class: sky130_fd_sc_hd__or4b_2 instances:   1
  Class: sky130_fd_sc_hd__o32a_1 instances:  24
  Class: sky130_fd_sc_hd__o32a_2 instances:   1
  Class: sky130_fd_sc_hd__o22a_1 instances: 342
  Class: sky130_fd_sc_hd__o22a_2 instances:   4
  Class: sky130_fd_sc_hd__o22a_4 instances:   2
  Class: sky130_fd_sc_hd__o221a_1 instances: 713
  Class: sky130_fd_sc_hd__o221a_2 instances:   1
  Class: sky130_fd_sc_hd__o221a_4 instances:   1
  Class: sky130_fd_sc_hd__dlxtn_1 instances:  22
  Class: sky130_fd_sc_hd__dlxtn_2 instances:   2
  Class: sky130_fd_sc_hd__o21bai_1 instances:   1
  Class: sky130_fd_sc_hd__dlxtn_4 instances:  29
  Class: sky130_fd_sc_hd__o211a_1 instances:  37
  Class: sky130_fd_sc_hd__diode_2 instances: 2437
  Class: sky130_fd_sc_hd__a221o_1 instances:  49
  Class: sky130_fd_sc_hd__a221o_4 instances:   1
  Class: sky130_fd_sc_hd__a211o_1 instances:   3
  Class: sky130_fd_sc_hd__o2111a_1 instances:   1
  Class: sky130_fd_sc_hd__or3b_1 instances:   1
  Class: sky130_fd_sc_hd__or3b_2 instances:   1
  Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 129
  Class: sky130_fd_sc_hd__or4bb_1 instances:   2
  Class: sky130_fd_sc_hd__nor3_1 instances:   4
  Class: sky130_fd_sc_hd__or4bb_2 instances:   1
  Class: sky130_fd_sc_hd__nor3_2 instances:   1
  Class: sky130_fd_sc_hd__nor3_4 instances:   1
  Class: sky130_fd_sc_hd__a32o_1 instances:   5
  Class: sky130_fd_sc_hd__o41a_2 instances:   1
  Class: sky130_fd_sc_hd__a22o_1 instances:  53
  Class: sky130_fd_sc_hd__o31a_1 instances:   2
  Class: sky130_fd_sc_hd__o31a_2 instances:   3
  Class: sky130_fd_sc_hd__o31a_4 instances:   1
  Class: sky130_fd_sc_hd__o2bb2a_1 instances:  20
  Class: sky130_fd_sc_hd__o2bb2a_2 instances:   1
  Class: sky130_fd_sc_hd__o21a_1 instances:  13
  Class: sky130_fd_sc_hd__o311a_1 instances:   7
  Class: sky130_fd_sc_hd__o22ai_1 instances:   6
  Class: sky130_fd_sc_hd__o22ai_2 instances:   1
  Class: sky130_fd_sc_hd__a22oi_1 instances:   2
  Class: sky130_fd_sc_hd__and4b_1 instances:   1
  Class: sky130_fd_sc_hd__o21ai_1 instances:  37
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 7276
  Class: sky130_fd_sc_hd__a21oi_1 instances:  42
  Class: sky130_fd_sc_hd__a21oi_2 instances:   3
  Class: sky130_fd_sc_hd__a21oi_4 instances:   1
  Class: sky130_fd_sc_hd__a311o_1 instances:   6
  Class: sky130_fd_sc_hd__fill_1 instances: 7291
  Class: sky130_fd_sc_hd__fill_2 instances: 644
  Class: sky130_fd_sc_hd__o211ai_1 instances:  15
  Class: sky130_fd_sc_hd__o211ai_2 instances:   2
  Class: sky130_fd_sc_hd__decap_12 instances: 22566
  Class: sky130_fd_sc_hd__or2b_1 instances:  30
  Class: sky130_fd_sc_hd__or2b_2 instances:   1
  Class: sky130_fd_sc_hd__nor2_1 instances:  98
  Class: sky130_fd_sc_hd__nor2_2 instances:   2
  Class: sky130_fd_sc_hd__nor2_8 instances:   1
Circuit contains 5665 nets, and 331 disconnected pins.
Contents of circuit 2:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 59644 device instances.
  Class: sky130_fd_sc_hd__a41o_1 instances:  10
  Class: sky130_fd_sc_hd__o2111ai_4 instances:   8
  Class: sky130_fd_sc_hd__clkdlybuf4s25_1 instances:  71
  Class: sky130_fd_sc_hd__a31o_1 instances:  11
  Class: sky130_fd_sc_hd__a31o_2 instances:   1
  Class: sky130_fd_sc_hd__a31o_4 instances:   1
  Class: sky130_fd_sc_hd__a21o_1 instances:   3
  Class: sky130_fd_sc_hd__a2bb2oi_1 instances:  15
  Class: sky130_fd_sc_hd__a2bb2oi_4 instances:   5
  Class: sky130_fd_sc_hd__clkbuf_16 instances: 106
  Class: sky130_fd_sc_hd__dfxtp_1 instances: 695
  Class: sky130_fd_sc_hd__dfxtp_2 instances:  50
  Class: sky130_fd_sc_hd__dfxtp_4 instances:  26
  Class: sky130_fd_sc_hd__o31ai_1 instances:   1
  Class: sky130_fd_sc_hd__or4_1 instances:  13
  Class: sky130_fd_sc_hd__or4_2 instances:   6
  Class: sky130_fd_sc_hd__or4_4 instances:   3
  Class: sky130_fd_sc_hd__buf_1 instances:   8
  Class: sky130_fd_sc_hd__a31oi_4 instances:   1
  Class: sky130_fd_sc_hd__buf_2 instances: 129
  Class: sky130_fd_sc_hd__buf_4 instances:  14
  Class: sky130_fd_sc_hd__buf_6 instances:   6
  Class: sky130_fd_sc_hd__buf_8 instances:  12
  Class: sky130_fd_sc_hd__a2bb2o_1 instances: 418
  Class: sky130_fd_sc_hd__a2bb2o_2 instances:   4
  Class: sky130_fd_sc_hd__a2bb2o_4 instances:   6
  Class: sky130_fd_sc_hd__and3b_1 instances:   1
  Class: sky130_fd_sc_hd__o221ai_1 instances:   4
  Class: sky130_fd_sc_hd__o221ai_2 instances:   8
  Class: sky130_fd_sc_hd__o221ai_4 instances:   4
  Class: sky130_fd_sc_hd__and4_1 instances:  74
  Class: sky130_fd_sc_hd__inv_2 instances: 430
  Class: sky130_fd_sc_hd__inv_4 instances:   5
  Class: sky130_fd_sc_hd__clkbuf_1 instances:  83
  Class: sky130_fd_sc_hd__clkbuf_2 instances: 428
  Class: sky130_fd_sc_hd__clkbuf_4 instances:  49
  Class: sky130_fd_sc_hd__clkbuf_8 instances:   2
  Class: sky130_fd_sc_hd__or3_1 instances:  10
  Class: sky130_fd_sc_hd__or3_2 instances:  10
  Class: sky130_fd_sc_hd__or3_4 instances:  14
  Class: sky130_fd_sc_hd__o21ba_1 instances:  52
  Class: sky130_fd_sc_hd__conb_1 instances: 207
  Class: sky130_fd_sc_hd__buf_12 instances:   5
  Class: sky130_fd_sc_hd__a21bo_1 instances:  53
  Class: sky130_fd_sc_hd__a21bo_2 instances:   4
  Class: sky130_fd_sc_hd__a21bo_4 instances:   1
  Class: sky130_fd_sc_hd__a221oi_1 instances:  15
  Class: sky130_fd_sc_hd__clkinv_2 instances:  40
  Class: sky130_fd_sc_hd__clkinv_4 instances:   6
  Class: sky130_fd_sc_hd__clkinv_8 instances:   1
  Class: sky130_fd_sc_hd__and3_1 instances:   6
  Class: sky130_fd_sc_hd__clkdlybuf4s50_1 instances:  15
  Class: sky130_fd_sc_hd__a2111o_1 instances:   4
  Class: sky130_fd_sc_hd__decap_3 instances: 1120
  Class: sky130_fd_sc_hd__decap_4 instances: 5012
  Class: sky130_fd_sc_hd__decap_6 instances: 6142
  Class: sky130_fd_sc_hd__decap_8 instances: 1738
  Class: sky130_fd_sc_hd__or2_1 instances: 285
  Class: sky130_fd_sc_hd__or2_2 instances:  15
  Class: sky130_fd_sc_hd__or2_4 instances:  11
  Class: sky130_fd_sc_hd__nand2_1 instances:  40
  Class: sky130_fd_sc_hd__nand2_2 instances:   2
  Class: sky130_fd_sc_hd__mux2_1 instances: 127
  Class: sky130_fd_sc_hd__mux2_2 instances:  19
  Class: sky130_fd_sc_hd__mux2_4 instances:   3
  Class: sky130_fd_sc_hd__o2bb2ai_1 instances:   2
  Class: sky130_fd_sc_hd__o2bb2ai_4 instances:   1
  Class: sky130_fd_sc_hd__and2_1 instances:  20
  Class: sky130_fd_sc_hd__a211oi_1 instances:  10
  Class: sky130_fd_sc_hd__or4b_1 instances:   1
  Class: sky130_fd_sc_hd__or4b_2 instances:   1
  Class: sky130_fd_sc_hd__o32a_1 instances:  24
  Class: sky130_fd_sc_hd__o32a_2 instances:   1
  Class: sky130_fd_sc_hd__o22a_1 instances: 342
  Class: sky130_fd_sc_hd__o22a_2 instances:   4
  Class: sky130_fd_sc_hd__o22a_4 instances:   2
  Class: sky130_fd_sc_hd__o221a_1 instances: 713
  Class: sky130_fd_sc_hd__o221a_2 instances:   1
  Class: sky130_fd_sc_hd__dlxtn_1 instances:  22
  Class: sky130_fd_sc_hd__o221a_4 instances:   1
  Class: sky130_fd_sc_hd__dlxtn_2 instances:   2
  Class: sky130_fd_sc_hd__o21bai_1 instances:   1
  Class: sky130_fd_sc_hd__dlxtn_4 instances:  29
  Class: sky130_fd_sc_hd__o211a_1 instances:  37
  Class: sky130_fd_sc_hd__diode_2 instances: 2437
  Class: sky130_fd_sc_hd__a221o_1 instances:  49
  Class: sky130_fd_sc_hd__a221o_4 instances:   1
  Class: sky130_fd_sc_hd__a211o_1 instances:   3
  Class: sky130_fd_sc_hd__o2111a_1 instances:   1
  Class: sky130_fd_sc_hd__or3b_1 instances:   1
  Class: sky130_fd_sc_hd__or3b_2 instances:   1
  Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 129
  Class: sky130_fd_sc_hd__or4bb_1 instances:   2
  Class: sky130_fd_sc_hd__or4bb_2 instances:   1
  Class: sky130_fd_sc_hd__nor3_1 instances:   4
  Class: sky130_fd_sc_hd__nor3_2 instances:   1
  Class: sky130_fd_sc_hd__nor3_4 instances:   1
  Class: sky130_fd_sc_hd__a32o_1 instances:   5
  Class: sky130_fd_sc_hd__o41a_2 instances:   1
  Class: sky130_fd_sc_hd__a22o_1 instances:  53
  Class: sky130_fd_sc_hd__o31a_1 instances:   2
  Class: sky130_fd_sc_hd__o31a_2 instances:   3
  Class: sky130_fd_sc_hd__o31a_4 instances:   1
  Class: sky130_fd_sc_hd__o2bb2a_1 instances:  20
  Class: sky130_fd_sc_hd__o2bb2a_2 instances:   1
  Class: sky130_fd_sc_hd__o21a_1 instances:  13
  Class: sky130_fd_sc_hd__o311a_1 instances:   7
  Class: sky130_fd_sc_hd__o22ai_1 instances:   6
  Class: sky130_fd_sc_hd__o22ai_2 instances:   1
  Class: sky130_fd_sc_hd__a22oi_1 instances:   2
  Class: sky130_fd_sc_hd__and4b_1 instances:   1
  Class: sky130_fd_sc_hd__o21ai_1 instances:  37
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 7276
  Class: sky130_fd_sc_hd__a21oi_1 instances:  42
  Class: sky130_fd_sc_hd__a21oi_2 instances:   3
  Class: sky130_fd_sc_hd__a21oi_4 instances:   1
  Class: sky130_fd_sc_hd__a311o_1 instances:   6
  Class: sky130_fd_sc_hd__fill_1 instances: 7291
  Class: sky130_fd_sc_hd__fill_2 instances: 644
  Class: sky130_fd_sc_hd__o211ai_1 instances:  15
  Class: sky130_fd_sc_hd__o211ai_2 instances:   2
  Class: sky130_fd_sc_hd__decap_12 instances: 22566
  Class: sky130_fd_sc_hd__or2b_1 instances:  30
  Class: sky130_fd_sc_hd__or2b_2 instances:   1
  Class: sky130_fd_sc_hd__nor2_1 instances:  98
  Class: sky130_fd_sc_hd__nor2_2 instances:   2
  Class: sky130_fd_sc_hd__nor2_8 instances:   1
Circuit contains 5665 nets, and 329 disconnected pins.

Circuit was modified by parallel/series device merging.
New circuit summary:

Contents of circuit 1:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 5877 device instances.
  Class: sky130_fd_sc_hd__a41o_1 instances:  10
  Class: sky130_fd_sc_hd__o2111ai_4 instances:   8
  Class: sky130_fd_sc_hd__clkdlybuf4s25_1 instances:  71
  Class: sky130_fd_sc_hd__a31o_1 instances:  11
  Class: sky130_fd_sc_hd__a31o_2 instances:   1
  Class: sky130_fd_sc_hd__a31o_4 instances:   1
  Class: sky130_fd_sc_hd__a21o_1 instances:   3
  Class: sky130_fd_sc_hd__a2bb2oi_1 instances:  15
  Class: sky130_fd_sc_hd__a2bb2oi_4 instances:   5
  Class: sky130_fd_sc_hd__clkbuf_16 instances: 106
  Class: sky130_fd_sc_hd__dfxtp_1 instances: 695
  Class: sky130_fd_sc_hd__dfxtp_2 instances:  50
  Class: sky130_fd_sc_hd__o31ai_1 instances:   1
  Class: sky130_fd_sc_hd__dfxtp_4 instances:  26
  Class: sky130_fd_sc_hd__or4_1 instances:  13
  Class: sky130_fd_sc_hd__or4_2 instances:   6
  Class: sky130_fd_sc_hd__or4_4 instances:   3
  Class: sky130_fd_sc_hd__buf_1 instances:   8
  Class: sky130_fd_sc_hd__a31oi_4 instances:   1
  Class: sky130_fd_sc_hd__buf_2 instances: 129
  Class: sky130_fd_sc_hd__buf_4 instances:  14
  Class: sky130_fd_sc_hd__buf_6 instances:   6
  Class: sky130_fd_sc_hd__buf_8 instances:  12
  Class: sky130_fd_sc_hd__a2bb2o_1 instances: 418
  Class: sky130_fd_sc_hd__a2bb2o_2 instances:   4
  Class: sky130_fd_sc_hd__a2bb2o_4 instances:   6
  Class: sky130_fd_sc_hd__and3b_1 instances:   1
  Class: sky130_fd_sc_hd__o221ai_1 instances:   4
  Class: sky130_fd_sc_hd__o221ai_2 instances:   8
  Class: sky130_fd_sc_hd__o221ai_4 instances:   4
  Class: sky130_fd_sc_hd__and4_1 instances:  74
  Class: sky130_fd_sc_hd__inv_2 instances: 430
  Class: sky130_fd_sc_hd__inv_4 instances:   5
  Class: sky130_fd_sc_hd__clkbuf_1 instances:  83
  Class: sky130_fd_sc_hd__clkbuf_2 instances: 428
  Class: sky130_fd_sc_hd__clkbuf_4 instances:  49
  Class: sky130_fd_sc_hd__clkbuf_8 instances:   2
  Class: sky130_fd_sc_hd__or3_1 instances:  10
  Class: sky130_fd_sc_hd__or3_2 instances:  10
  Class: sky130_fd_sc_hd__or3_4 instances:  14
  Class: sky130_fd_sc_hd__o21ba_1 instances:  52
  Class: sky130_fd_sc_hd__conb_1 instances: 207
  Class: sky130_fd_sc_hd__buf_12 instances:   5
  Class: sky130_fd_sc_hd__a21bo_1 instances:  53
  Class: sky130_fd_sc_hd__a21bo_2 instances:   4
  Class: sky130_fd_sc_hd__a21bo_4 instances:   1
  Class: sky130_fd_sc_hd__a221oi_1 instances:  15
  Class: sky130_fd_sc_hd__clkinv_2 instances:  40
  Class: sky130_fd_sc_hd__clkinv_4 instances:   6
  Class: sky130_fd_sc_hd__clkinv_8 instances:   1
  Class: sky130_fd_sc_hd__and3_1 instances:   6
  Class: sky130_fd_sc_hd__clkdlybuf4s50_1 instances:  15
  Class: sky130_fd_sc_hd__a2111o_1 instances:   4
  Class: sky130_fd_sc_hd__decap_3 instances:   1
  Class: sky130_fd_sc_hd__decap_4 instances:   1
  Class: sky130_fd_sc_hd__decap_6 instances:   1
  Class: sky130_fd_sc_hd__decap_8 instances:   1
  Class: sky130_fd_sc_hd__or2_1 instances: 285
  Class: sky130_fd_sc_hd__or2_2 instances:  15
  Class: sky130_fd_sc_hd__or2_4 instances:  11
  Class: sky130_fd_sc_hd__nand2_1 instances:  40
  Class: sky130_fd_sc_hd__nand2_2 instances:   2
  Class: sky130_fd_sc_hd__mux2_1 instances: 127
  Class: sky130_fd_sc_hd__mux2_2 instances:  19
  Class: sky130_fd_sc_hd__mux2_4 instances:   3
  Class: sky130_fd_sc_hd__o2bb2ai_1 instances:   2
  Class: sky130_fd_sc_hd__o2bb2ai_4 instances:   1
  Class: sky130_fd_sc_hd__a211oi_1 instances:  10
  Class: sky130_fd_sc_hd__and2_1 instances:  20
  Class: sky130_fd_sc_hd__or4b_1 instances:   1
  Class: sky130_fd_sc_hd__or4b_2 instances:   1
  Class: sky130_fd_sc_hd__o32a_1 instances:  24
  Class: sky130_fd_sc_hd__o32a_2 instances:   1
  Class: sky130_fd_sc_hd__o22a_1 instances: 342
  Class: sky130_fd_sc_hd__o22a_2 instances:   4
  Class: sky130_fd_sc_hd__o22a_4 instances:   2
  Class: sky130_fd_sc_hd__o221a_1 instances: 713
  Class: sky130_fd_sc_hd__o221a_2 instances:   1
  Class: sky130_fd_sc_hd__o221a_4 instances:   1
  Class: sky130_fd_sc_hd__dlxtn_1 instances:  22
  Class: sky130_fd_sc_hd__dlxtn_2 instances:   2
  Class: sky130_fd_sc_hd__o21bai_1 instances:   1
  Class: sky130_fd_sc_hd__dlxtn_4 instances:  29
  Class: sky130_fd_sc_hd__o211a_1 instances:  37
  Class: sky130_fd_sc_hd__diode_2 instances: 451
  Class: sky130_fd_sc_hd__a221o_1 instances:  49
  Class: sky130_fd_sc_hd__a221o_4 instances:   1
  Class: sky130_fd_sc_hd__a211o_1 instances:   3
  Class: sky130_fd_sc_hd__o2111a_1 instances:   1
  Class: sky130_fd_sc_hd__or3b_1 instances:   1
  Class: sky130_fd_sc_hd__or3b_2 instances:   1
  Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 129
  Class: sky130_fd_sc_hd__or4bb_1 instances:   2
  Class: sky130_fd_sc_hd__nor3_1 instances:   4
  Class: sky130_fd_sc_hd__or4bb_2 instances:   1
  Class: sky130_fd_sc_hd__nor3_2 instances:   1
  Class: sky130_fd_sc_hd__nor3_4 instances:   1
  Class: sky130_fd_sc_hd__a32o_1 instances:   5
  Class: sky130_fd_sc_hd__o41a_2 instances:   1
  Class: sky130_fd_sc_hd__a22o_1 instances:  53
  Class: sky130_fd_sc_hd__o31a_1 instances:   2
  Class: sky130_fd_sc_hd__o31a_2 instances:   3
  Class: sky130_fd_sc_hd__o31a_4 instances:   1
  Class: sky130_fd_sc_hd__o2bb2a_1 instances:  20
  Class: sky130_fd_sc_hd__o2bb2a_2 instances:   1
  Class: sky130_fd_sc_hd__o21a_1 instances:  13
  Class: sky130_fd_sc_hd__o311a_1 instances:   7
  Class: sky130_fd_sc_hd__o22ai_1 instances:   6
  Class: sky130_fd_sc_hd__o22ai_2 instances:   1
  Class: sky130_fd_sc_hd__a22oi_1 instances:   2
  Class: sky130_fd_sc_hd__and4b_1 instances:   1
  Class: sky130_fd_sc_hd__o21ai_1 instances:  37
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances:   1
  Class: sky130_fd_sc_hd__a21oi_1 instances:  42
  Class: sky130_fd_sc_hd__a21oi_2 instances:   3
  Class: sky130_fd_sc_hd__a21oi_4 instances:   1
  Class: sky130_fd_sc_hd__a311o_1 instances:   6
  Class: sky130_fd_sc_hd__fill_1 instances:   1
  Class: sky130_fd_sc_hd__fill_2 instances:   1
  Class: sky130_fd_sc_hd__o211ai_1 instances:  15
  Class: sky130_fd_sc_hd__o211ai_2 instances:   2
  Class: sky130_fd_sc_hd__decap_12 instances:   1
  Class: sky130_fd_sc_hd__or2b_1 instances:  30
  Class: sky130_fd_sc_hd__or2b_2 instances:   1
  Class: sky130_fd_sc_hd__nor2_1 instances:  98
  Class: sky130_fd_sc_hd__nor2_2 instances:   2
  Class: sky130_fd_sc_hd__nor2_8 instances:   1
Circuit contains 5665 nets, and 331 disconnected pins.
Contents of circuit 2:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 5877 device instances.
  Class: sky130_fd_sc_hd__a41o_1 instances:  10
  Class: sky130_fd_sc_hd__o2111ai_4 instances:   8
  Class: sky130_fd_sc_hd__clkdlybuf4s25_1 instances:  71
  Class: sky130_fd_sc_hd__a31o_1 instances:  11
  Class: sky130_fd_sc_hd__a31o_2 instances:   1
  Class: sky130_fd_sc_hd__a31o_4 instances:   1
  Class: sky130_fd_sc_hd__a21o_1 instances:   3
  Class: sky130_fd_sc_hd__a2bb2oi_1 instances:  15
  Class: sky130_fd_sc_hd__a2bb2oi_4 instances:   5
  Class: sky130_fd_sc_hd__clkbuf_16 instances: 106
  Class: sky130_fd_sc_hd__dfxtp_1 instances: 695
  Class: sky130_fd_sc_hd__dfxtp_2 instances:  50
  Class: sky130_fd_sc_hd__dfxtp_4 instances:  26
  Class: sky130_fd_sc_hd__o31ai_1 instances:   1
  Class: sky130_fd_sc_hd__or4_1 instances:  13
  Class: sky130_fd_sc_hd__or4_2 instances:   6
  Class: sky130_fd_sc_hd__or4_4 instances:   3
  Class: sky130_fd_sc_hd__buf_1 instances:   8
  Class: sky130_fd_sc_hd__a31oi_4 instances:   1
  Class: sky130_fd_sc_hd__buf_2 instances: 129
  Class: sky130_fd_sc_hd__buf_4 instances:  14
  Class: sky130_fd_sc_hd__buf_6 instances:   6
  Class: sky130_fd_sc_hd__buf_8 instances:  12
  Class: sky130_fd_sc_hd__a2bb2o_1 instances: 418
  Class: sky130_fd_sc_hd__a2bb2o_2 instances:   4
  Class: sky130_fd_sc_hd__a2bb2o_4 instances:   6
  Class: sky130_fd_sc_hd__and3b_1 instances:   1
  Class: sky130_fd_sc_hd__o221ai_1 instances:   4
  Class: sky130_fd_sc_hd__o221ai_2 instances:   8
  Class: sky130_fd_sc_hd__o221ai_4 instances:   4
  Class: sky130_fd_sc_hd__and4_1 instances:  74
  Class: sky130_fd_sc_hd__inv_2 instances: 430
  Class: sky130_fd_sc_hd__inv_4 instances:   5
  Class: sky130_fd_sc_hd__clkbuf_1 instances:  83
  Class: sky130_fd_sc_hd__clkbuf_2 instances: 428
  Class: sky130_fd_sc_hd__clkbuf_4 instances:  49
  Class: sky130_fd_sc_hd__clkbuf_8 instances:   2
  Class: sky130_fd_sc_hd__or3_1 instances:  10
  Class: sky130_fd_sc_hd__or3_2 instances:  10
  Class: sky130_fd_sc_hd__or3_4 instances:  14
  Class: sky130_fd_sc_hd__o21ba_1 instances:  52
  Class: sky130_fd_sc_hd__conb_1 instances: 207
  Class: sky130_fd_sc_hd__buf_12 instances:   5
  Class: sky130_fd_sc_hd__a21bo_1 instances:  53
  Class: sky130_fd_sc_hd__a21bo_2 instances:   4
  Class: sky130_fd_sc_hd__a21bo_4 instances:   1
  Class: sky130_fd_sc_hd__a221oi_1 instances:  15
  Class: sky130_fd_sc_hd__clkinv_2 instances:  40
  Class: sky130_fd_sc_hd__clkinv_4 instances:   6
  Class: sky130_fd_sc_hd__clkinv_8 instances:   1
  Class: sky130_fd_sc_hd__and3_1 instances:   6
  Class: sky130_fd_sc_hd__clkdlybuf4s50_1 instances:  15
  Class: sky130_fd_sc_hd__a2111o_1 instances:   4
  Class: sky130_fd_sc_hd__decap_3 instances:   1
  Class: sky130_fd_sc_hd__decap_4 instances:   1
  Class: sky130_fd_sc_hd__decap_6 instances:   1
  Class: sky130_fd_sc_hd__decap_8 instances:   1
  Class: sky130_fd_sc_hd__or2_1 instances: 285
  Class: sky130_fd_sc_hd__or2_2 instances:  15
  Class: sky130_fd_sc_hd__or2_4 instances:  11
  Class: sky130_fd_sc_hd__nand2_1 instances:  40
  Class: sky130_fd_sc_hd__nand2_2 instances:   2
  Class: sky130_fd_sc_hd__mux2_1 instances: 127
  Class: sky130_fd_sc_hd__mux2_2 instances:  19
  Class: sky130_fd_sc_hd__mux2_4 instances:   3
  Class: sky130_fd_sc_hd__o2bb2ai_1 instances:   2
  Class: sky130_fd_sc_hd__o2bb2ai_4 instances:   1
  Class: sky130_fd_sc_hd__and2_1 instances:  20
  Class: sky130_fd_sc_hd__a211oi_1 instances:  10
  Class: sky130_fd_sc_hd__or4b_1 instances:   1
  Class: sky130_fd_sc_hd__or4b_2 instances:   1
  Class: sky130_fd_sc_hd__o32a_1 instances:  24
  Class: sky130_fd_sc_hd__o32a_2 instances:   1
  Class: sky130_fd_sc_hd__o22a_1 instances: 342
  Class: sky130_fd_sc_hd__o22a_2 instances:   4
  Class: sky130_fd_sc_hd__o22a_4 instances:   2
  Class: sky130_fd_sc_hd__o221a_1 instances: 713
  Class: sky130_fd_sc_hd__o221a_2 instances:   1
  Class: sky130_fd_sc_hd__dlxtn_1 instances:  22
  Class: sky130_fd_sc_hd__o221a_4 instances:   1
  Class: sky130_fd_sc_hd__dlxtn_2 instances:   2
  Class: sky130_fd_sc_hd__o21bai_1 instances:   1
  Class: sky130_fd_sc_hd__dlxtn_4 instances:  29
  Class: sky130_fd_sc_hd__o211a_1 instances:  37
  Class: sky130_fd_sc_hd__diode_2 instances: 451
  Class: sky130_fd_sc_hd__a221o_1 instances:  49
  Class: sky130_fd_sc_hd__a221o_4 instances:   1
  Class: sky130_fd_sc_hd__a211o_1 instances:   3
  Class: sky130_fd_sc_hd__o2111a_1 instances:   1
  Class: sky130_fd_sc_hd__or3b_1 instances:   1
  Class: sky130_fd_sc_hd__or3b_2 instances:   1
  Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances: 129
  Class: sky130_fd_sc_hd__or4bb_1 instances:   2
  Class: sky130_fd_sc_hd__or4bb_2 instances:   1
  Class: sky130_fd_sc_hd__nor3_1 instances:   4
  Class: sky130_fd_sc_hd__nor3_2 instances:   1
  Class: sky130_fd_sc_hd__nor3_4 instances:   1
  Class: sky130_fd_sc_hd__a32o_1 instances:   5
  Class: sky130_fd_sc_hd__o41a_2 instances:   1
  Class: sky130_fd_sc_hd__a22o_1 instances:  53
  Class: sky130_fd_sc_hd__o31a_1 instances:   2
  Class: sky130_fd_sc_hd__o31a_2 instances:   3
  Class: sky130_fd_sc_hd__o31a_4 instances:   1
  Class: sky130_fd_sc_hd__o2bb2a_1 instances:  20
  Class: sky130_fd_sc_hd__o2bb2a_2 instances:   1
  Class: sky130_fd_sc_hd__o21a_1 instances:  13
  Class: sky130_fd_sc_hd__o311a_1 instances:   7
  Class: sky130_fd_sc_hd__o22ai_1 instances:   6
  Class: sky130_fd_sc_hd__o22ai_2 instances:   1
  Class: sky130_fd_sc_hd__a22oi_1 instances:   2
  Class: sky130_fd_sc_hd__and4b_1 instances:   1
  Class: sky130_fd_sc_hd__o21ai_1 instances:  37
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances:   1
  Class: sky130_fd_sc_hd__a21oi_1 instances:  42
  Class: sky130_fd_sc_hd__a21oi_2 instances:   3
  Class: sky130_fd_sc_hd__a21oi_4 instances:   1
  Class: sky130_fd_sc_hd__a311o_1 instances:   6
  Class: sky130_fd_sc_hd__fill_1 instances:   1
  Class: sky130_fd_sc_hd__fill_2 instances:   1
  Class: sky130_fd_sc_hd__o211ai_1 instances:  15
  Class: sky130_fd_sc_hd__o211ai_2 instances:   2
  Class: sky130_fd_sc_hd__decap_12 instances:   1
  Class: sky130_fd_sc_hd__or2b_1 instances:  30
  Class: sky130_fd_sc_hd__or2b_2 instances:   1
  Class: sky130_fd_sc_hd__nor2_1 instances:  98
  Class: sky130_fd_sc_hd__nor2_2 instances:   2
  Class: sky130_fd_sc_hd__nor2_8 instances:   1
Circuit contains 5665 nets, and 329 disconnected pins.

Circuit 1 contains 5877 devices, Circuit 2 contains 5877 devices.
Circuit 1 contains 5665 nets,    Circuit 2 contains 5665 nets.

Circuits match with 7 symmetries.
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match uniquely.
Circuits match correctly.
Result: Circuits match uniquely.
Logging to file "/project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.lef.log" disabled
LVS Done.
LVS reports no net, device, pin, or property mismatches.

Total errors = 0
[36m[INFO]: No LVS mismatches.[39m
[36m[INFO]: Running Magic DRC...[39m
[36m[INFO]: current step index: 38[39m

Magic 8.3 revision 209 - Compiled on Thu Oct 21 08:30:54 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(vendor): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openlane/scripts/magic/drc.tcl" from command line.
Warning: Calma reading is not undoable!  I hope that's OK.
Library written using GDS-II Release 3.0
Library name: user_proj_example
Reading "sky130_fd_sc_hd__decap_8".
Reading "sky130_fd_sc_hd__decap_4".
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__decap_3".
Reading "sky130_fd_sc_hd__nand2_2".
Reading "sky130_fd_sc_hd__buf_8".
Reading "sky130_fd_sc_hd__buf_12".
Reading "sky130_fd_sc_hd__decap_6".
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__buf_6".
Reading "sky130_fd_sc_hd__dlymetal6s2s_1".
Reading "sky130_fd_sc_hd__clkbuf_4".
Reading "sky130_fd_sc_hd__buf_2".
Reading "sky130_fd_sc_hd__dfxtp_1".
Reading "sky130_fd_sc_hd__clkbuf_16".
Reading "sky130_fd_sc_hd__or2_1".
Reading "sky130_fd_sc_hd__clkbuf_1".
Reading "sky130_fd_sc_hd__and2_1".
Reading "sky130_fd_sc_hd__diode_2".
Reading "sky130_fd_sc_hd__or4_4".
Reading "sky130_fd_sc_hd__nand2_1".
Reading "sky130_fd_sc_hd__clkbuf_2".
Reading "sky130_fd_sc_hd__conb_1".
Reading "sky130_fd_sc_hd__decap_12".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__mux2_1".
Reading "sky130_fd_sc_hd__or4b_2".
Reading "sky130_fd_sc_hd__or3_1".
Reading "sky130_fd_sc_hd__a2bb2o_1".
Reading "sky130_fd_sc_hd__a21bo_1".
Reading "sky130_fd_sc_hd__o211a_1".
Reading "sky130_fd_sc_hd__buf_4".
Reading "sky130_fd_sc_hd__clkdlybuf4s25_1".
Reading "sky130_fd_sc_hd__nor2_1".
Reading "sky130_fd_sc_hd__o21a_1".
Reading "sky130_fd_sc_hd__o221a_1".
Reading "sky130_fd_sc_hd__inv_2".
Reading "sky130_fd_sc_hd__o2bb2a_1".
Reading "sky130_fd_sc_hd__clkinv_2".
Reading "sky130_fd_sc_hd__or3_4".
Reading "sky130_fd_sc_hd__clkinv_4".
Reading "sky130_fd_sc_hd__o22a_1".
Reading "sky130_fd_sc_hd__a221o_1".
Reading "sky130_fd_sc_hd__a211oi_1".
Reading "sky130_fd_sc_hd__or4_1".
Reading "sky130_fd_sc_hd__dfxtp_2".
Reading "sky130_fd_sc_hd__o21ai_1".
Reading "sky130_fd_sc_hd__or4bb_2".
Reading "sky130_fd_sc_hd__a22o_1".
Reading "sky130_fd_sc_hd__nor3_1".
Reading "sky130_fd_sc_hd__or3_2".
Reading "sky130_fd_sc_hd__clkdlybuf4s50_1".
Reading "sky130_fd_sc_hd__or2_4".
Reading "sky130_fd_sc_hd__o22a_2".
Reading "sky130_fd_sc_hd__or2b_1".
Reading "sky130_fd_sc_hd__a41o_1".
Reading "sky130_fd_sc_hd__or2_2".
Reading "sky130_fd_sc_hd__a21o_1".
Reading "sky130_fd_sc_hd__or3b_2".
Reading "sky130_fd_sc_hd__o21ba_1".
Reading "sky130_fd_sc_hd__or2b_2".
Reading "sky130_fd_sc_hd__o211ai_1".
Reading "sky130_fd_sc_hd__dfxtp_4".
Reading "sky130_fd_sc_hd__o211ai_2".
Reading "sky130_fd_sc_hd__a31o_4".
Reading "sky130_fd_sc_hd__a2bb2o_4".
Reading "sky130_fd_sc_hd__a2bb2oi_1".
Reading "sky130_fd_sc_hd__dlxtn_4".
Reading "sky130_fd_sc_hd__and4_1".
Reading "sky130_fd_sc_hd__o2111a_1".
Reading "sky130_fd_sc_hd__mux2_4".
Reading "sky130_fd_sc_hd__mux2_2".
Reading "sky130_fd_sc_hd__o2111ai_4".
Reading "sky130_fd_sc_hd__a21oi_1".
Reading "sky130_fd_sc_hd__or4_2".
Reading "sky130_fd_sc_hd__o22ai_1".
Reading "sky130_fd_sc_hd__o221ai_1".
Reading "sky130_fd_sc_hd__or4b_1".
Reading "sky130_fd_sc_hd__a32o_1".
Reading "sky130_fd_sc_hd__o21bai_1".
Reading "sky130_fd_sc_hd__a21bo_2".
Reading "sky130_fd_sc_hd__or4bb_1".
Reading "sky130_fd_sc_hd__o32a_2".
Reading "sky130_fd_sc_hd__a31o_1".
Reading "sky130_fd_sc_hd__a2bb2o_2".
Reading "sky130_fd_sc_hd__a2bb2oi_4".
Reading "sky130_fd_sc_hd__nor2_2".
Reading "sky130_fd_sc_hd__o31a_2".
Reading "sky130_fd_sc_hd__clkbuf_8".
Reading "sky130_fd_sc_hd__a21oi_2".
Reading "sky130_fd_sc_hd__o221a_2".
Reading "sky130_fd_sc_hd__o31a_1".
Reading "sky130_fd_sc_hd__o311a_1".
Reading "sky130_fd_sc_hd__a211o_1".
Reading "sky130_fd_sc_hd__dlxtn_1".
Reading "sky130_fd_sc_hd__o32a_1".
Reading "sky130_fd_sc_hd__a2111o_1".
CIF file read warning: CIF style sky130(vendor): units rescaled by factor of 5 / 1
CIF file read warning: Input off lambda grid by 2/5; snapped to grid.
Reading "sky130_fd_sc_hd__o22ai_2".
Reading "sky130_fd_sc_hd__and3b_1".
Reading "sky130_fd_sc_hd__o2bb2ai_1".
Reading "sky130_fd_sc_hd__dlxtn_2".
Reading "sky130_fd_sc_hd__and4b_1".
Reading "sky130_fd_sc_hd__o31ai_1".
Reading "sky130_fd_sc_hd__and3_1".
Reading "sky130_fd_sc_hd__a311o_1".
Reading "sky130_fd_sc_hd__or3b_1".
Reading "sky130_fd_sc_hd__o31a_4".
Reading "sky130_fd_sc_hd__clkinv_8".
Reading "sky130_fd_sc_hd__o2bb2a_2".
Reading "sky130_fd_sc_hd__a31o_2".
Reading "sky130_fd_sc_hd__o22a_4".
Reading "sky130_fd_sc_hd__o221a_4".
Reading "sky130_fd_sc_hd__nor3_2".
Reading "sky130_fd_sc_hd__a21bo_4".
Reading "sky130_fd_sc_hd__o2bb2ai_4".
Reading "sky130_fd_sc_hd__nor3_4".
Reading "sky130_fd_sc_hd__a221oi_1".
Reading "sky130_fd_sc_hd__o221ai_2".
Reading "sky130_fd_sc_hd__a221o_4".
Reading "sky130_fd_sc_hd__o41a_2".
Reading "sky130_fd_sc_hd__a31oi_4".
Reading "sky130_fd_sc_hd__a21oi_4".
Reading "sky130_fd_sc_hd__o221ai_4".
Reading "sky130_fd_sc_hd__inv_4".
Reading "sky130_fd_sc_hd__nor2_8".
Reading "sky130_fd_sc_hd__a22oi_1".
Reading "sky130_fd_sc_hd__buf_1".
Reading "user_proj_example".
    5000 uses
    10000 uses
    15000 uses
    20000 uses
    25000 uses
    30000 uses
    35000 uses
    40000 uses
    45000 uses
    50000 uses
    55000 uses
[INFO]: Loading user_proj_example

DRC style is now "drc(full)"
Loading DRC CIF style.
No errors found.
[INFO]: COUNT: 0
[INFO]: Should be divided by 3 or 4
[INFO]: DRC Checking DONE (/project/openlane/user_proj_example/runs/user_proj_example/reports/magic/38-magic.drc)
[INFO]: Saving mag view with DRC errors(/project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.drc.mag)
[INFO]: Saved
[36m[INFO]: Converting Magic DRC Violations to Magic Readable Format...[39m
[36m[INFO]: Converting Magic DRC Violations to Klayout XML Database...[39m
[36m[INFO]: Converting DRC Violations to RDB Format...[39m
[36m[INFO]: Converted DRC Violations to RDB Format[39m
[36m[INFO]: No DRC violations after GDS streaming out.[39m
[36m[INFO]: Running Antenna Checks...[39m
[36m[INFO]: Running OpenROAD Antenna Rule Checker...[39m
[36m[INFO]: current step index: 39[39m
OpenROAD GITDIR-NOTFOUND 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ORD-0033] -order_wires is deprecated.
[INFO ODB-0127] Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 59644 components and 246110 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 224024 connections.
[INFO ODB-0133]     Created 5785 nets and 21879 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/23-user_proj_example.def
Notice 0: Split top of 2211 T shapes.
[INFO ANT-0001] Found 4 pin violations.
[INFO ANT-0002] Found 4 net violations in 5785 nets.
[36m[INFO]: current step index: 40[39m
[36m[INFO]: Running CVC[39m
[36m[INFO]: current step index: 41[39m
CVC: Circuit Validation Check  Version 1.1.0
CVC: Log output to /project/openlane/user_proj_example/runs/user_proj_example/results/cvc/cvc_user_proj_example.log
CVC: Error output to /project/openlane/user_proj_example/runs/user_proj_example/results/cvc/cvc_user_proj_example.error.gz
CVC: Debug output to /project/openlane/user_proj_example/runs/user_proj_example/results/cvc/cvc_user_proj_example.debug.gz
CVC: Start: Sun Nov  7 03:28:41 2021

Using the following parameters for CVC (Circuit Validation Check) from /openlane/scripts/cvc/sky130A/cvcrc.sky130A
CVC_TOP = 'user_proj_example'
CVC_NETLIST = '/project/openlane/user_proj_example/runs/user_proj_example/results/cvc/user_proj_example.cdl'
CVC_MODE = 'user_proj_example'
CVC_MODEL_FILE = '/openlane/scripts/cvc/sky130A/cvc.sky130A.models'
CVC_POWER_FILE = '/project/openlane/user_proj_example/runs/user_proj_example/results/cvc/user_proj_example.power'
CVC_FUSE_FILE = ''
CVC_REPORT_FILE = '/project/openlane/user_proj_example/runs/user_proj_example/results/cvc/cvc_user_proj_example.log'
CVC_REPORT_TITLE = 'CVC $CVC_TOP'
CVC_CIRCUIT_ERROR_LIMIT = '100'
CVC_SEARCH_LIMIT = '100'
CVC_LEAK_LIMIT = '0.0002'
CVC_SOI = 'false'
CVC_SCRC = 'false'
CVC_VTH_GATES = 'false'
CVC_MIN_VTH_GATES = 'false'
CVC_IGNORE_VTH_FLOATING = 'false'
CVC_IGNORE_NO_LEAK_FLOATING = 'false'
CVC_LEAK_OVERVOLTAGE = 'true'
CVC_LOGIC_DIODES = 'false'
CVC_ANALOG_GATES = 'true'
CVC_BACKUP_RESULTS = 'false'
CVC_MOS_DIODE_ERROR_THRESHOLD = '0'
CVC_SHORT_ERROR_THRESHOLD = '0'
CVC_BIAS_ERROR_THRESHOLD = '0'
CVC_FORWARD_ERROR_THRESHOLD = '0'
CVC_FLOATING_ERROR_THRESHOLD = '0'
CVC_GATE_ERROR_THRESHOLD = '0'
CVC_LEAK?_ERROR_THRESHOLD = '0'
CVC_EXPECTED_ERROR_THRESHOLD = '0'
CVC_OVERVOLTAGE_ERROR_THRESHOLD = '0'
CVC_PARALLEL_CIRCUIT_PORT_LIMIT = '0'
CVC_CELL_ERROR_LIMIT_FILE = ''
CVC_CELL_CHECKSUM_FILE = ''
CVC_LARGE_CIRCUIT_SIZE = '10000000'
CVC_NET_CHECK_FILE = ''
CVC_MODEL_CHECK_FILE = ''
End of parameters

CVC: Reading device model settings...
CVC: Reading power settings...
CVC: Parsing netlist /project/openlane/user_proj_example/runs/user_proj_example/results/cvc/user_proj_example.cdl

Cdl fixed data size 942930
Usage CDL: Time: 0  Memory: 36652  I/O: 8  Swap: 0
CVC: Counting and linking...
CVC: Assigning IDs ...
Usage DB: Time: 0  Memory: 41144  I/O: 8  Swap: 0
CVC: 59645(59645) instances, 28276(28276) nets, 128148(128148) devices.
Setting power for mode...
Setting models...
CVC: Setting models ...
Setting model tolerances...
CVC: Shorting switches...
 model short...
	Shorted 414 short
Setting instance power...
CVC: Linking devices...

Usage EQUIV: Time: 0  Memory: 51288  I/O: 64  Swap: 0
Power nets 377
CVC: Shorting non conducting resistors...
CVC: Calculating resistor voltages...
Usage RES: Time: 0  Memory: 51288  I/O: 64  Swap: 0
Power nets 377
CVC: Calculating min/max voltages...
Processing trivial nets found 9451 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX1: Time: 0  Memory: 52140  I/O: 64  Swap: 0
Power nets 10718
! Checking forward bias diode errors: 

! Checking nmos source/drain vs bias errors: 

! Checking nmos gate vs source errors: 

! Checking pmos source/drain vs bias errors: 

! Checking pmos gate vs source errors: 

Usage ERROR: Time: 0  Memory: 52140  I/O: 72  Swap: 0
Saving min/max voltages...
CVC: Propagating Simulation voltages 1...
Usage SIM1: Time: 0  Memory: 52932  I/O: 72  Swap: 0
Power nets 10718
Saving simulation voltages...
CVC: Propagating Simulation voltages 3...
Usage SIM2: Time: 0  Memory: 53196  I/O: 72  Swap: 0
Power nets 10718
Added 0 latch voltages
CVC: Calculating min/max voltages...
Processing trivial nets found 9451 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX2: Time: 0  Memory: 53988  I/O: 72  Swap: 0
Power nets 21059
! Checking overvoltage errors

! Checking nmos possible leak errors: 

! Checking pmos possible leak errors: 

! Checking mos floating input errors:

! Checking expected values:

CVC: Error Counts
CVC: Fuse Problems:         0
CVC: Min Voltage Conflicts: 0
CVC: Max Voltage Conflicts: 0
CVC: Leaks:                 0
CVC: LDD drain->source:     0
CVC: HI-Z Inputs:           0
CVC: Forward Bias Diodes:   0
CVC: NMOS Source vs Bulk:   0
CVC: NMOS Gate vs Source:   0
CVC: NMOS Possible Leaks:   0
CVC: PMOS Source vs Bulk:   0
CVC: PMOS Gate vs Source:   0
CVC: PMOS Possible Leaks:   0
CVC: Overvoltage-VBG:       0
CVC: Overvoltage-VBS:       0
CVC: Overvoltage-VDS:       0
CVC: Overvoltage-VGS:       0
CVC: Model errors:          0
CVC: Unexpected voltage :   0
CVC: Total:                 0
Usage Total: Time: 0  Memory: 54516  I/O: 112  Swap: 0
Virtual net update/access 232511/9646367
CVC: Log output to /project/openlane/user_proj_example/runs/user_proj_example/results/cvc/cvc_user_proj_example.log
CVC: End: Sun Nov  7 03:28:42 2021

[36m[INFO]: Saving Magic Views in /project[39m
[36m[INFO]: Calculating Runtime From the Start...[39m
[36m[INFO]: flow completed for user_proj_example/2021.11.07_03.20.14 in 0h8m28s[39m
[36m[INFO]: Saving Runtime Environment[39m
[36m[INFO]: Generating Final Summary Report...[39m
[36m[INFO]: Design Name: user_proj_example
Run Directory: /project/openlane/user_proj_example/runs/user_proj_example
----------------------------------------

Magic DRC Summary:
Source: /project/openlane/user_proj_example/runs/user_proj_example/reports/magic/38-magic.drc
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs_parsed.lef.log
LVS reports no net, device, pin, or property mismatches.
Total errors = 0
----------------------------------------

Antenna Summary:
Source: /project/openlane/user_proj_example/runs/user_proj_example/reports/routing/40-antenna.rpt
Number of pins violated: 4
Number of nets violated: 4[39m
[36m[INFO]: check full report here: /project/openlane/user_proj_example/runs/user_proj_example/reports/final_summary_report.csv[39m
[36m[INFO]: There are no max slew violations in the design at the typical corner.[39m
[31m[ERROR]: There are hold violations in the design at the typical corner. Please refer to /project/openlane/user_proj_example/runs/user_proj_example/reports/routing/25-spef_extraction_sta.min.rpt.[39m
[36m[INFO]: Calculating Runtime From the Start...[39m
[36m[INFO]: flow failed for user_proj_example/2021.11.07_03.20.14 in 0h8m30s[39m
[36m[INFO]: Generating Final Summary Report...[39m
[36m[INFO]: Design Name: user_proj_example
Run Directory: /project/openlane/user_proj_example/runs/user_proj_example
----------------------------------------

Magic DRC Summary:
Source: /project/openlane/user_proj_example/runs/user_proj_example/reports/magic/38-magic.drc
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs_parsed.lef.log
LVS reports no net, device, pin, or property mismatches.
Total errors = 0
----------------------------------------

Antenna Summary:
Source: /project/openlane/user_proj_example/runs/user_proj_example/reports/routing/40-antenna.rpt
Number of pins violated: 4
Number of nets violated: 4[39m
[36m[INFO]: check full report here: /project/openlane/user_proj_example/runs/user_proj_example/reports/final_summary_report.csv[39m
[36m[INFO]: Saving Runtime Environment[39m
[31m[ERROR]: Flow Failed.[39m

    while executing
"check_hold_violations -report_file $hold_report -corner "typical" -quit_on_vios $::env(QUIT_ON_HOLD_VIOLATIONS)"
    (procedure "check_timing_violations" line 16)
    invoked from within
"check_timing_violations"
    (procedure "run_non_interactive_mode" line 71)
    invoked from within
"run_non_interactive_mode {*}$argv"
    invoked from within
"if { [info exists flags_map(-interactive)] || [info exists flags_map(-it)] } {
	puts_info "Running interactively"
	if { [info exists arg_values(-file)..."
    (file "/openlane/flow.tcl" line 356)
make[1]: Leaving directory '/home/kherman/caravel_user_project/openlane'
