DIGEST bd011fabc0fe229c514d3df8596986ac
FDc_circuit_analysis
R766:770 Coq.Reals.Reals <> <> lib
R772:774 Coq.micromega.Lra <> <> lib
R776:778 Coq.micromega.Lia <> <> lib
R780:788 Coq.ssr.ssreflect <> <> lib
R806:819 Coq.Lists.List <> <> lib
R829:841 Coq.Lists.List ListNotations <> mod
sec 1561:1571 <> Ac_analysis
R1906:1909 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R1906:1909 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R1954:1956 Coq.Reals.Rdefinitions <> ::R_scope:x_'<'_x not
R1960:1962 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R1954:1956 Coq.Reals.Rdefinitions <> ::R_scope:x_'<'_x not
R1960:1962 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R2004:2006 Coq.Reals.Rdefinitions <> ::R_scope:x_'<'_x not
R2010:2012 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2004:2006 Coq.Reals.Rdefinitions <> ::R_scope:x_'<'_x not
R2010:2012 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2026:2042 Coq.Reals.RIneq <> Rmult_lt_0_compat thm
R1976:1992 Coq.Reals.RIneq <> Rplus_lt_0_compat thm
R1921:1930 Coq.Init.Logic <> not_eq_sym thm
R1933:1942 Coq.Reals.RIneq <> Rlt_not_eq thm
sec 2110:2111 Ac_analysis A1
var 2363:2366 Ac_analysis.A1 vout
var 2368:2370 Ac_analysis.A1 vin
var 2372:2373 Ac_analysis.A1 v1
var 2375:2376 Ac_analysis.A1 gm
var 2378:2379 Ac_analysis.A1 R1
var 2381:2382 Ac_analysis.A1 R2
var 2384:2385 Ac_analysis.A1 R3
R2389:2389 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
var 2463:2468 Ac_analysis.A1 circl1
R2480:2482 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2474:2476 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2472:2473 Dc_circuit_analysis <> Ac_analysis.A1.v1 var
R2477:2479 Dc_circuit_analysis <> Ac_analysis.A1.vin var
R2485:2488 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2496:2496 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2483:2484 Dc_circuit_analysis <> Ac_analysis.A1.R2 var
R2491:2493 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R2489:2490 Dc_circuit_analysis <> Ac_analysis.A1.R1 var
R2494:2495 Dc_circuit_analysis <> Ac_analysis.A1.R2 var
var 2573:2578 Ac_analysis.A1 circl2
R2586:2589 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2582:2585 Dc_circuit_analysis <> Ac_analysis.A1.vout var
R2599:2601 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2594:2596 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2590:2591 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R2592:2593 Dc_circuit_analysis <> Ac_analysis.A1.gm var
R2597:2598 Dc_circuit_analysis <> Ac_analysis.A1.v1 var
R2602:2603 Dc_circuit_analysis <> Ac_analysis.A1.R3 var
prf 2720:2730 <> transfer_f1
R2743:2745 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2737:2739 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2733:2736 Dc_circuit_analysis <> Ac_analysis.A1.vout var
R2740:2742 Dc_circuit_analysis <> Ac_analysis.A1.vin var
R2760:2763 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2771:2771 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2755:2757 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2750:2752 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2746:2747 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R2748:2749 Dc_circuit_analysis <> Ac_analysis.A1.gm var
R2753:2754 Dc_circuit_analysis <> Ac_analysis.A1.R2 var
R2758:2759 Dc_circuit_analysis <> Ac_analysis.A1.R3 var
R2766:2768 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R2764:2765 Dc_circuit_analysis <> Ac_analysis.A1.R1 var
R2769:2770 Dc_circuit_analysis <> Ac_analysis.A1.R2 var
R2806:2809 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2817:2817 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2801:2803 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2796:2798 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2792:2793 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R2794:2795 Dc_circuit_analysis <> Ac_analysis.A1.gm var
R2799:2800 Dc_circuit_analysis <> Ac_analysis.A1.R2 var
R2804:2805 Dc_circuit_analysis <> Ac_analysis.A1.R3 var
R2812:2814 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R2810:2811 Dc_circuit_analysis <> Ac_analysis.A1.R1 var
R2815:2816 Dc_circuit_analysis <> Ac_analysis.A1.R2 var
R2835:2838 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2853:2853 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2830:2832 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2826:2827 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R2828:2829 Dc_circuit_analysis <> Ac_analysis.A1.gm var
R2833:2834 Dc_circuit_analysis <> Ac_analysis.A1.R3 var
R2841:2844 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2852:2852 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2839:2840 Dc_circuit_analysis <> Ac_analysis.A1.R2 var
R2847:2849 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R2845:2846 Dc_circuit_analysis <> Ac_analysis.A1.R1 var
R2850:2851 Dc_circuit_analysis <> Ac_analysis.A1.R2 var
R2806:2809 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2817:2817 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2801:2803 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2796:2798 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2792:2793 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R2794:2795 Dc_circuit_analysis <> Ac_analysis.A1.gm var
R2799:2800 Dc_circuit_analysis <> Ac_analysis.A1.R2 var
R2804:2805 Dc_circuit_analysis <> Ac_analysis.A1.R3 var
R2812:2814 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R2810:2811 Dc_circuit_analysis <> Ac_analysis.A1.R1 var
R2815:2816 Dc_circuit_analysis <> Ac_analysis.A1.R2 var
R2835:2838 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2853:2853 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2830:2832 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2826:2827 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R2828:2829 Dc_circuit_analysis <> Ac_analysis.A1.gm var
R2833:2834 Dc_circuit_analysis <> Ac_analysis.A1.R3 var
R2841:2844 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2852:2852 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2839:2840 Dc_circuit_analysis <> Ac_analysis.A1.R2 var
R2847:2849 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R2845:2846 Dc_circuit_analysis <> Ac_analysis.A1.R1 var
R2850:2851 Dc_circuit_analysis <> Ac_analysis.A1.R2 var
R2875:2880 Dc_circuit_analysis <> Ac_analysis.A1.circl1 var
R2875:2880 Dc_circuit_analysis <> Ac_analysis.A1.circl1 var
R2875:2880 Dc_circuit_analysis <> Ac_analysis.A1.circl1 var
R2903:2906 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2915:2915 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2898:2900 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2894:2895 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R2896:2897 Dc_circuit_analysis <> Ac_analysis.A1.gm var
R2901:2902 Dc_circuit_analysis <> Ac_analysis.A1.R3 var
R2909:2911 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2907:2908 Dc_circuit_analysis <> Ac_analysis.A1.v1 var
R2912:2914 Dc_circuit_analysis <> Ac_analysis.A1.vin var
R2938:2940 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2933:2935 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2928:2930 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2924:2925 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R2926:2927 Dc_circuit_analysis <> Ac_analysis.A1.gm var
R2931:2932 Dc_circuit_analysis <> Ac_analysis.A1.v1 var
R2936:2937 Dc_circuit_analysis <> Ac_analysis.A1.R3 var
R2941:2943 Dc_circuit_analysis <> Ac_analysis.A1.vin var
R2903:2906 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2915:2915 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2898:2900 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2894:2895 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R2896:2897 Dc_circuit_analysis <> Ac_analysis.A1.gm var
R2901:2902 Dc_circuit_analysis <> Ac_analysis.A1.R3 var
R2909:2911 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2907:2908 Dc_circuit_analysis <> Ac_analysis.A1.v1 var
R2912:2914 Dc_circuit_analysis <> Ac_analysis.A1.vin var
R2938:2940 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R2933:2935 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2928:2930 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R2924:2925 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R2926:2927 Dc_circuit_analysis <> Ac_analysis.A1.gm var
R2931:2932 Dc_circuit_analysis <> Ac_analysis.A1.v1 var
R2936:2937 Dc_circuit_analysis <> Ac_analysis.A1.R3 var
R2941:2943 Dc_circuit_analysis <> Ac_analysis.A1.vin var
R2965:2970 Dc_circuit_analysis <> Ac_analysis.A1.circl2 var
R2965:2970 Dc_circuit_analysis <> Ac_analysis.A1.circl2 var
R2965:2970 Dc_circuit_analysis <> Ac_analysis.A1.circl2 var
R2999:3000 Dc_circuit_analysis Ac_analysis.A1 <> sec
sec 3062:3063 Ac_analysis A2
var 3620:3623 Ac_analysis.A2 i_in
var 3625:3626 Ac_analysis.A2 R1
var 3628:3629 Ac_analysis.A2 v1
var 3631:3632 Ac_analysis.A2 R2
var 3634:3635 Ac_analysis.A2 gm
var 3637:3638 Ac_analysis.A2 R3
var 3640:3643 Ac_analysis.A2 vout
R3647:3647 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
def 3662:3663 <> G1
R3669:3671 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R3672:3673 Dc_circuit_analysis <> Ac_analysis.A2.R1 var
def 3687:3688 <> G2
R3694:3696 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R3697:3698 Dc_circuit_analysis <> Ac_analysis.A2.R2 var
def 3712:3713 <> G3
R3719:3721 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R3722:3723 Dc_circuit_analysis <> Ac_analysis.A2.R3 var
var 3829:3832 Ac_analysis.A2 ptIA
R3840:3842 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3836:3839 Dc_circuit_analysis <> Ac_analysis.A2.i_in var
R3857:3859 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R3843:3843 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R3851:3854 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R3846:3848 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R3844:3845 Dc_circuit_analysis <> G1 def
R3849:3850 Dc_circuit_analysis <> G2 def
R3855:3856 Dc_circuit_analysis <> Ac_analysis.A2.v1 var
R3862:3864 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R3860:3861 Dc_circuit_analysis <> G2 def
R3865:3868 Dc_circuit_analysis <> Ac_analysis.A2.vout var
var 3882:3885 Ac_analysis.A2 ptIB
R3890:3892 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3907:3909 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R3893:3893 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R3901:3904 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R3896:3898 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R3894:3895 Dc_circuit_analysis <> Ac_analysis.A2.gm var
R3899:3900 Dc_circuit_analysis <> G2 def
R3905:3906 Dc_circuit_analysis <> Ac_analysis.A2.v1 var
R3910:3910 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R3918:3921 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R3913:3915 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R3911:3912 Dc_circuit_analysis <> G2 def
R3916:3917 Dc_circuit_analysis <> G3 def
R3922:3925 Dc_circuit_analysis <> Ac_analysis.A2.vout var
prf 4092:4102 <> transfer_f2
R4115:4118 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4110:4113 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R4106:4109 Dc_circuit_analysis <> Ac_analysis.A2.i_in var
R4125:4128 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4121:4123 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R4119:4120 Dc_circuit_analysis <> G1 def
R4135:4138 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4131:4133 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R4129:4130 Dc_circuit_analysis <> G2 def
R4145:4148 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4141:4143 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R4139:4140 Dc_circuit_analysis <> G3 def
R4155:4163 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4151:4153 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R4149:4150 Dc_circuit_analysis <> Ac_analysis.A2.gm var
R4175:4177 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4168:4170 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R4164:4167 Dc_circuit_analysis <> Ac_analysis.A2.vout var
R4171:4174 Dc_circuit_analysis <> Ac_analysis.A2.i_in var
R4178:4178 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R4186:4190 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R4228:4228 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R4181:4183 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R4179:4180 Dc_circuit_analysis <> G2 def
R4184:4185 Dc_circuit_analysis <> Ac_analysis.A2.gm var
R4218:4220 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4208:4210 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4198:4200 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4193:4195 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4191:4192 Dc_circuit_analysis <> G1 def
R4196:4197 Dc_circuit_analysis <> G2 def
R4203:4205 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4201:4202 Dc_circuit_analysis <> G1 def
R4206:4207 Dc_circuit_analysis <> G3 def
R4213:4215 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4211:4212 Dc_circuit_analysis <> G2 def
R4216:4217 Dc_circuit_analysis <> G3 def
R4223:4225 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4221:4222 Dc_circuit_analysis <> Ac_analysis.A2.gm var
R4226:4227 Dc_circuit_analysis <> G2 def
R4359:4361 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4343:4343 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4351:4354 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4346:4348 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R4344:4345 Dc_circuit_analysis <> Ac_analysis.A2.gm var
R4349:4350 Dc_circuit_analysis <> G2 def
R4355:4358 Dc_circuit_analysis <> Ac_analysis.A2.i_in var
R4388:4390 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R4383:4385 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4362:4362 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4370:4374 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4382:4382 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4365:4367 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R4363:4364 Dc_circuit_analysis <> Ac_analysis.A2.gm var
R4368:4369 Dc_circuit_analysis <> G2 def
R4377:4379 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4375:4376 Dc_circuit_analysis <> G1 def
R4380:4381 Dc_circuit_analysis <> G2 def
R4386:4387 Dc_circuit_analysis <> Ac_analysis.A2.v1 var
R4405:4407 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4391:4391 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4399:4402 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4394:4396 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R4392:4393 Dc_circuit_analysis <> Ac_analysis.A2.gm var
R4397:4398 Dc_circuit_analysis <> G2 def
R4403:4404 Dc_circuit_analysis <> G2 def
R4408:4411 Dc_circuit_analysis <> Ac_analysis.A2.vout var
R4422:4425 Dc_circuit_analysis <> Ac_analysis.A2.ptIA var
R4422:4425 Dc_circuit_analysis <> Ac_analysis.A2.ptIA var
R4422:4425 Dc_circuit_analysis <> Ac_analysis.A2.ptIA var
R4512:4514 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4541:4543 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4536:4538 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4515:4515 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4523:4527 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4535:4535 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4518:4520 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R4516:4517 Dc_circuit_analysis <> Ac_analysis.A2.gm var
R4521:4522 Dc_circuit_analysis <> G2 def
R4530:4532 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4528:4529 Dc_circuit_analysis <> G1 def
R4533:4534 Dc_circuit_analysis <> G2 def
R4539:4540 Dc_circuit_analysis <> Ac_analysis.A2.v1 var
R4565:4568 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4544:4544 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4552:4556 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4564:4564 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4547:4549 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4545:4546 Dc_circuit_analysis <> G2 def
R4550:4551 Dc_circuit_analysis <> G3 def
R4559:4561 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4557:4558 Dc_circuit_analysis <> G1 def
R4562:4563 Dc_circuit_analysis <> G2 def
R4569:4572 Dc_circuit_analysis <> Ac_analysis.A2.vout var
R4677:4679 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4672:4674 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4651:4651 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4659:4663 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4671:4671 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4654:4656 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R4652:4653 Dc_circuit_analysis <> Ac_analysis.A2.gm var
R4657:4658 Dc_circuit_analysis <> G2 def
R4666:4668 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4664:4665 Dc_circuit_analysis <> G1 def
R4669:4670 Dc_circuit_analysis <> G2 def
R4675:4676 Dc_circuit_analysis <> Ac_analysis.A2.v1 var
R4701:4703 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4680:4680 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4688:4692 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4700:4700 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4683:4685 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4681:4682 Dc_circuit_analysis <> G2 def
R4686:4687 Dc_circuit_analysis <> G3 def
R4695:4697 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4693:4694 Dc_circuit_analysis <> G1 def
R4698:4699 Dc_circuit_analysis <> G2 def
R4704:4707 Dc_circuit_analysis <> Ac_analysis.A2.vout var
R4717:4717 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4725:4729 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4763:4763 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4720:4722 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4718:4719 Dc_circuit_analysis <> G1 def
R4723:4724 Dc_circuit_analysis <> G2 def
R4744:4746 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4730:4730 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4738:4741 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4733:4735 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R4731:4732 Dc_circuit_analysis <> Ac_analysis.A2.gm var
R4736:4737 Dc_circuit_analysis <> G2 def
R4742:4743 Dc_circuit_analysis <> Ac_analysis.A2.v1 var
R4747:4747 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4755:4758 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4750:4752 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4748:4749 Dc_circuit_analysis <> G2 def
R4753:4754 Dc_circuit_analysis <> G3 def
R4759:4762 Dc_circuit_analysis <> Ac_analysis.A2.vout var
R4677:4679 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4672:4674 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4651:4651 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4659:4663 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4671:4671 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4654:4656 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R4652:4653 Dc_circuit_analysis <> Ac_analysis.A2.gm var
R4657:4658 Dc_circuit_analysis <> G2 def
R4666:4668 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4664:4665 Dc_circuit_analysis <> G1 def
R4669:4670 Dc_circuit_analysis <> G2 def
R4675:4676 Dc_circuit_analysis <> Ac_analysis.A2.v1 var
R4701:4703 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4680:4680 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4688:4692 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4700:4700 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4683:4685 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4681:4682 Dc_circuit_analysis <> G2 def
R4686:4687 Dc_circuit_analysis <> G3 def
R4695:4697 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4693:4694 Dc_circuit_analysis <> G1 def
R4698:4699 Dc_circuit_analysis <> G2 def
R4704:4707 Dc_circuit_analysis <> Ac_analysis.A2.vout var
R4717:4717 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4725:4729 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4763:4763 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4720:4722 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4718:4719 Dc_circuit_analysis <> G1 def
R4723:4724 Dc_circuit_analysis <> G2 def
R4744:4746 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4730:4730 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4738:4741 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4733:4735 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R4731:4732 Dc_circuit_analysis <> Ac_analysis.A2.gm var
R4736:4737 Dc_circuit_analysis <> G2 def
R4742:4743 Dc_circuit_analysis <> Ac_analysis.A2.v1 var
R4747:4747 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4755:4758 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4750:4752 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4748:4749 Dc_circuit_analysis <> G2 def
R4753:4754 Dc_circuit_analysis <> G3 def
R4759:4762 Dc_circuit_analysis <> Ac_analysis.A2.vout var
R4783:4786 Dc_circuit_analysis <> Ac_analysis.A2.ptIB var
R4783:4786 Dc_circuit_analysis <> Ac_analysis.A2.ptIB var
R4783:4786 Dc_circuit_analysis <> Ac_analysis.A2.ptIB var
R4906:4908 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4901:4903 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4880:4880 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4888:4892 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4900:4900 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4883:4885 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R4881:4882 Dc_circuit_analysis <> Ac_analysis.A2.gm var
R4886:4887 Dc_circuit_analysis <> G2 def
R4895:4897 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4893:4894 Dc_circuit_analysis <> G1 def
R4898:4899 Dc_circuit_analysis <> G2 def
R4904:4905 Dc_circuit_analysis <> Ac_analysis.A2.v1 var
R4932:4934 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4920:4923 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4931:4931 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R4909:4911 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R4919:4919 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R4914:4916 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4912:4913 Dc_circuit_analysis <> G2 def
R4917:4918 Dc_circuit_analysis <> G3 def
R4926:4928 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R4924:4925 Dc_circuit_analysis <> G1 def
R4929:4930 Dc_circuit_analysis <> G2 def
R4935:4938 Dc_circuit_analysis <> Ac_analysis.A2.vout var
R5090:5091 Dc_circuit_analysis Ac_analysis.A2 <> sec
sec 5152:5153 Ac_analysis A3
var 5278:5280 Ac_analysis.A3 vin
var 5282:5285 Ac_analysis.A3 vout
var 5287:5288 Ac_analysis.A3 ia
var 5290:5291 Ac_analysis.A3 ib
var 5293:5294 Ac_analysis.A3 R1
var 5296:5297 Ac_analysis.A3 R2
var 5299:5300 Ac_analysis.A3 R3
var 5302:5303 Ac_analysis.A3 rm
R5306:5306 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
var 5435:5439 Ac_analysis.A3 Mesh1
R5446:5448 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5443:5445 Dc_circuit_analysis <> Ac_analysis.A3.vin var
R5463:5465 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R5449:5449 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R5457:5460 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R5452:5454 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R5450:5451 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R5455:5456 Dc_circuit_analysis <> Ac_analysis.A3.R2 var
R5461:5462 Dc_circuit_analysis <> Ac_analysis.A3.ia var
R5468:5470 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R5466:5467 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R5471:5472 Dc_circuit_analysis <> Ac_analysis.A3.ib var
var 5486:5490 Ac_analysis.A3 Mesh2
R5497:5499 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5494:5496 Dc_circuit_analysis <> Ac_analysis.A3.vin var
R5514:5516 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R5500:5500 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R5508:5511 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R5503:5505 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R5501:5502 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R5506:5507 Dc_circuit_analysis <> Ac_analysis.A3.rm var
R5512:5513 Dc_circuit_analysis <> Ac_analysis.A3.ia var
R5517:5517 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R5525:5528 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R5520:5522 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R5518:5519 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R5523:5524 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R5529:5530 Dc_circuit_analysis <> Ac_analysis.A3.ib var
var 5607:5611 Ac_analysis.A3 Mesh3
R5619:5621 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5615:5618 Dc_circuit_analysis <> Ac_analysis.A3.vout var
R5626:5628 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R5622:5623 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R5624:5625 Dc_circuit_analysis <> Ac_analysis.A3.rm var
R5629:5630 Dc_circuit_analysis <> Ac_analysis.A3.ia var
prf 5873:5883 <> transfer_f3
R5896:5899 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R5891:5894 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R5888:5890 Dc_circuit_analysis <> Ac_analysis.A3.vin var
R5906:5909 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R5902:5904 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R5900:5901 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R5916:5919 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R5912:5914 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R5910:5911 Dc_circuit_analysis <> Ac_analysis.A3.R2 var
R5926:5929 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R5922:5924 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R5920:5921 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R5936:5944 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R5932:5934 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R5930:5931 Dc_circuit_analysis <> Ac_analysis.A3.rm var
R5955:5957 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5949:5951 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R5945:5948 Dc_circuit_analysis <> Ac_analysis.A3.vout var
R5952:5954 Dc_circuit_analysis <> Ac_analysis.A3.vin var
R5967:5970 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R6008:6008 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R5962:5964 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R5958:5959 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R5960:5961 Dc_circuit_analysis <> Ac_analysis.A3.rm var
R5965:5966 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R5998:6000 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R5988:5990 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R5978:5980 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R5973:5975 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R5971:5972 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R5976:5977 Dc_circuit_analysis <> Ac_analysis.A3.R2 var
R5983:5985 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R5981:5982 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R5986:5987 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R5993:5995 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R5991:5992 Dc_circuit_analysis <> Ac_analysis.A3.R2 var
R5996:5997 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R6003:6005 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6001:6002 Dc_circuit_analysis <> Ac_analysis.A3.rm var
R6006:6007 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6038:6040 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6036:6037 Dc_circuit_analysis <> Ac_analysis.A3.ia var
R6049:6052 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R6090:6090 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R6043:6045 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6041:6042 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R6046:6048 Dc_circuit_analysis <> Ac_analysis.A3.vin var
R6080:6082 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6070:6072 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6060:6062 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6055:6057 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6053:6054 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6058:6059 Dc_circuit_analysis <> Ac_analysis.A3.R2 var
R6065:6067 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6063:6064 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6068:6069 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R6075:6077 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6073:6074 Dc_circuit_analysis <> Ac_analysis.A3.R2 var
R6078:6079 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R6085:6087 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6083:6084 Dc_circuit_analysis <> Ac_analysis.A3.rm var
R6088:6089 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6130:6130 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6128:6129 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6131:6132 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R6099:6115 Coq.Reals.RIneq <> Rmult_eq_compat_l thm
R6130:6130 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6128:6129 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6131:6132 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R6099:6115 Coq.Reals.RIneq <> Rmult_eq_compat_l thm
R6181:6182 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6153:6169 Coq.Reals.RIneq <> Rmult_eq_compat_l thm
R6181:6182 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6153:6169 Coq.Reals.RIneq <> Rmult_eq_compat_l thm
R6228:6230 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6223:6225 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6211:6214 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6222:6222 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6209:6210 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6217:6219 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6215:6216 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6220:6221 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R6226:6227 Dc_circuit_analysis <> Ac_analysis.A3.ib var
R6246:6248 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R6231:6231 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6239:6242 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6234:6236 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6232:6233 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6237:6238 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R6243:6245 Dc_circuit_analysis <> Ac_analysis.A3.vin var
R6270:6272 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6249:6249 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6257:6261 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6269:6269 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6252:6254 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6250:6251 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6255:6256 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R6264:6266 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6262:6263 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6267:6268 Dc_circuit_analysis <> Ac_analysis.A3.R2 var
R6273:6274 Dc_circuit_analysis <> Ac_analysis.A3.ia var
R6315:6317 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6310:6312 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6298:6301 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6309:6309 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6296:6297 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6304:6306 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6302:6303 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6307:6308 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R6313:6314 Dc_circuit_analysis <> Ac_analysis.A3.ib var
R6326:6328 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R6320:6322 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6318:6319 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6323:6325 Dc_circuit_analysis <> Ac_analysis.A3.vin var
R6343:6345 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6331:6334 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6342:6342 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6329:6330 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6337:6339 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R6335:6336 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6340:6341 Dc_circuit_analysis <> Ac_analysis.A3.rm var
R6346:6347 Dc_circuit_analysis <> Ac_analysis.A3.ia var
R6399:6401 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6393:6395 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6391:6392 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R6396:6398 Dc_circuit_analysis <> Ac_analysis.A3.vin var
R6402:6402 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6440:6443 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6430:6432 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6420:6422 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6410:6412 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R6405:6407 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6403:6404 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6408:6409 Dc_circuit_analysis <> Ac_analysis.A3.R2 var
R6415:6417 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6413:6414 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6418:6419 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R6425:6427 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6423:6424 Dc_circuit_analysis <> Ac_analysis.A3.R2 var
R6428:6429 Dc_circuit_analysis <> Ac_analysis.A3.R3 var
R6435:6437 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R6433:6434 Dc_circuit_analysis <> Ac_analysis.A3.rm var
R6438:6439 Dc_circuit_analysis <> Ac_analysis.A3.R1 var
R6444:6445 Dc_circuit_analysis <> Ac_analysis.A3.ia var
R6500:6504 Dc_circuit_analysis <> Ac_analysis.A3.Mesh3 var
R6500:6504 Dc_circuit_analysis <> Ac_analysis.A3.Mesh3 var
R6500:6504 Dc_circuit_analysis <> Ac_analysis.A3.Mesh3 var
R6558:6559 Dc_circuit_analysis Ac_analysis.A3 <> sec
sec 6634:6635 Ac_analysis A4
var 6823:6823 Ac_analysis.A4 i
var 6825:6828 Ac_analysis.A4 iout
var 6830:6831 Ac_analysis.A4 Ai
var 6833:6834 Ac_analysis.A4 v1
var 6836:6839 Ac_analysis.A4 vout
var 6841:6842 Ac_analysis.A4 R1
var 6844:6845 Ac_analysis.A4 R2
var 6847:6848 Ac_analysis.A4 R3
var 6850:6851 Ac_analysis.A4 R4
R6854:6854 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
def 7063:7066 <> rout
R7075:7077 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7071:7074 Dc_circuit_analysis <> Ac_analysis.A4.vout var
R7078:7081 Dc_circuit_analysis <> Ac_analysis.A4.iout var
var 7095:7096 Ac_analysis.A4 C1
R7104:7106 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7100:7103 Dc_circuit_analysis <> Ac_analysis.A4.iout var
R7113:7115 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7109:7111 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7107:7108 Dc_circuit_analysis <> Ac_analysis.A4.Ai var
R7112:7112 Dc_circuit_analysis <> Ac_analysis.A4.i var
R7116:7116 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7126:7129 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7121:7123 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R7117:7120 Dc_circuit_analysis <> Ac_analysis.A4.vout var
R7124:7125 Dc_circuit_analysis <> Ac_analysis.A4.v1 var
R7130:7131 Dc_circuit_analysis <> Ac_analysis.A4.R4 var
var 7145:7146 Ac_analysis.A4 C2
R7151:7153 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7150:7150 Dc_circuit_analysis <> Ac_analysis.A4.i var
R7165:7168 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7181:7181 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7158:7160 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7154:7155 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R7156:7157 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R7161:7164 Dc_circuit_analysis <> Ac_analysis.A4.iout var
R7176:7178 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7171:7173 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7169:7170 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R7174:7175 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R7179:7180 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
var 7195:7196 Ac_analysis.A4 Cv
R7202:7204 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7200:7201 Dc_circuit_analysis <> Ac_analysis.A4.v1 var
R7231:7234 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7247:7247 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7209:7212 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7230:7230 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7205:7208 Dc_circuit_analysis <> Ac_analysis.A4.iout var
R7220:7222 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7215:7217 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7213:7214 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R7218:7219 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R7225:7227 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7223:7224 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R7228:7229 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R7242:7244 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7237:7239 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7235:7236 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R7240:7241 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R7245:7246 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
prf 7498:7507 <> solve_rout
R7520:7523 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R7515:7518 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R7511:7514 Dc_circuit_analysis <> Ac_analysis.A4.iout var
R7530:7533 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R7526:7528 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R7524:7525 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R7540:7543 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R7536:7538 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R7534:7535 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R7550:7553 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R7546:7548 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R7544:7545 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R7560:7568 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R7556:7558 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R7554:7555 Dc_circuit_analysis <> Ac_analysis.A4.R4 var
R7573:7575 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7569:7572 Dc_circuit_analysis <> rout def
R7576:7576 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7628:7632 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7645:7645 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7611:7613 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7596:7598 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7579:7582 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7595:7595 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7577:7578 Dc_circuit_analysis <> Ac_analysis.A4.R4 var
R7590:7592 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7585:7587 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7583:7584 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R7588:7589 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R7593:7594 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R7606:7608 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7601:7603 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7599:7600 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R7604:7605 Dc_circuit_analysis <> Ac_analysis.A4.R4 var
R7609:7610 Dc_circuit_analysis <> Ac_analysis.A4.Ai var
R7616:7619 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7627:7627 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7614:7615 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R7622:7624 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7620:7621 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R7625:7626 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R7640:7642 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7635:7637 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7633:7634 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R7638:7639 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R7643:7644 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R7672:7675 Dc_circuit_analysis <> rout def
R7777:7779 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7773:7776 Dc_circuit_analysis <> Ac_analysis.A4.iout var
R7815:7817 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7782:7785 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7814:7814 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7780:7781 Dc_circuit_analysis <> Ac_analysis.A4.Ai var
R7797:7800 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7813:7813 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7790:7792 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7786:7787 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R7788:7789 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R7793:7796 Dc_circuit_analysis <> Ac_analysis.A4.iout var
R7808:7810 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7803:7805 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7801:7802 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R7806:7807 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R7811:7812 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R7818:7818 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7871:7874 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7823:7826 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R7870:7870 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R7819:7822 Dc_circuit_analysis <> Ac_analysis.A4.vout var
R7853:7856 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7869:7869 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R7831:7834 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7852:7852 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7827:7830 Dc_circuit_analysis <> Ac_analysis.A4.iout var
R7842:7844 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7837:7839 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7835:7836 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R7840:7841 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R7847:7849 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R7845:7846 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R7850:7851 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R7864:7866 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7859:7861 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R7857:7858 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R7862:7863 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R7867:7868 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R7875:7876 Dc_circuit_analysis <> Ac_analysis.A4.R4 var
R7890:7891 Dc_circuit_analysis <> Ac_analysis.A4.C2 var
R7894:7895 Dc_circuit_analysis <> Ac_analysis.A4.Cv var
R7890:7891 Dc_circuit_analysis <> Ac_analysis.A4.C2 var
R7890:7891 Dc_circuit_analysis <> Ac_analysis.A4.C2 var
R7894:7895 Dc_circuit_analysis <> Ac_analysis.A4.Cv var
R7894:7895 Dc_circuit_analysis <> Ac_analysis.A4.Cv var
R8123:8123 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8136:8139 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8131:8133 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8126:8128 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8124:8125 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R8129:8130 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R8134:8135 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8140:8141 Dc_circuit_analysis <> Ac_analysis.A4.R4 var
R8094:8110 Coq.Reals.RIneq <> Rmult_eq_compat_l thm
R8123:8123 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8136:8139 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8131:8133 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8126:8128 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8124:8125 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R8129:8130 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R8134:8135 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8140:8141 Dc_circuit_analysis <> Ac_analysis.A4.R4 var
R8094:8110 Coq.Reals.RIneq <> Rmult_eq_compat_l thm
R8163:8180 Coq.Reals.Raxioms <> Rmult_plus_distr_l thm
R8163:8180 Coq.Reals.Raxioms <> Rmult_plus_distr_l thm
R8163:8180 Coq.Reals.Raxioms <> Rmult_plus_distr_l thm
R8228:8231 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8267:8267 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8209:8209 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8222:8225 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8217:8219 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8212:8214 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8210:8211 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R8215:8216 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R8220:8221 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8226:8227 Dc_circuit_analysis <> Ac_analysis.A4.R4 var
R8234:8237 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8266:8266 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8232:8233 Dc_circuit_analysis <> Ac_analysis.A4.Ai var
R8249:8252 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R8265:8265 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R8242:8244 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8238:8239 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R8240:8241 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8245:8248 Dc_circuit_analysis <> Ac_analysis.A4.iout var
R8260:8262 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8255:8257 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8253:8254 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R8258:8259 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R8263:8264 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8228:8231 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8267:8267 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8209:8209 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8222:8225 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8217:8219 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8212:8214 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8210:8211 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R8215:8216 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R8220:8221 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8226:8227 Dc_circuit_analysis <> Ac_analysis.A4.R4 var
R8234:8237 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8266:8266 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8232:8233 Dc_circuit_analysis <> Ac_analysis.A4.Ai var
R8249:8252 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R8265:8265 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R8242:8244 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8238:8239 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R8240:8241 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8245:8248 Dc_circuit_analysis <> Ac_analysis.A4.iout var
R8260:8262 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8255:8257 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8253:8254 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R8258:8259 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R8263:8264 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8374:8376 Coq.Init.Logic <> ::type_scope:x_'='_x not
R8308:8313 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8373:8373 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8289:8289 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8302:8305 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8297:8299 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8292:8294 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8290:8291 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R8295:8296 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R8300:8301 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8306:8307 Dc_circuit_analysis <> Ac_analysis.A4.R4 var
R8314:8314 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R8365:8370 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R8319:8321 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R8315:8318 Dc_circuit_analysis <> Ac_analysis.A4.vout var
R8348:8351 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R8364:8364 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R8326:8329 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8347:8347 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8322:8325 Dc_circuit_analysis <> Ac_analysis.A4.iout var
R8337:8339 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8332:8334 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8330:8331 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8335:8336 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R8342:8344 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8340:8341 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8345:8346 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R8359:8361 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8354:8356 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8352:8353 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R8357:8358 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R8362:8363 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8371:8372 Dc_circuit_analysis <> Ac_analysis.A4.R4 var
R8398:8400 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R8377:8377 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8390:8393 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8385:8387 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8380:8382 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8378:8379 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R8383:8384 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R8388:8389 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8394:8397 Dc_circuit_analysis <> Ac_analysis.A4.vout var
R8401:8401 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8419:8422 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8409:8411 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8404:8406 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8402:8403 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8407:8408 Dc_circuit_analysis <> Ac_analysis.A4.R1 var
R8414:8416 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8412:8413 Dc_circuit_analysis <> Ac_analysis.A4.R3 var
R8417:8418 Dc_circuit_analysis <> Ac_analysis.A4.R2 var
R8423:8426 Dc_circuit_analysis <> Ac_analysis.A4.iout var
R8498:8499 Dc_circuit_analysis Ac_analysis.A4 <> sec
sec 8562:8563 Ac_analysis A5
var 8779:8780 Ac_analysis.A5 Av
var 8782:8783 Ac_analysis.A5 va
var 8785:8786 Ac_analysis.A5 vb
var 8788:8789 Ac_analysis.A5 v1
var 8791:8792 Ac_analysis.A5 v2
var 8794:8797 Ac_analysis.A5 vout
var 8799:8800 Ac_analysis.A5 R1
var 8802:8803 Ac_analysis.A5 R2
var 8805:8806 Ac_analysis.A5 R3
var 8808:8809 Ac_analysis.A5 R4
R8813:8813 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
var 8901:8902 Ac_analysis.A5 hv
R8910:8912 Coq.Init.Logic <> ::type_scope:x_'='_x not
R8906:8909 Dc_circuit_analysis <> Ac_analysis.A5.vout var
R8915:8918 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8926:8926 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8913:8914 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R8921:8923 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R8919:8920 Dc_circuit_analysis <> Ac_analysis.A5.vb var
R8924:8925 Dc_circuit_analysis <> Ac_analysis.A5.va var
var 8940:8941 Ac_analysis.A5 h1
R8947:8949 Coq.Init.Logic <> ::type_scope:x_'='_x not
R8945:8946 Dc_circuit_analysis <> Ac_analysis.A5.vb var
R8950:8950 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8964:8967 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8953:8955 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R8963:8963 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R8951:8952 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R8958:8960 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8956:8957 Dc_circuit_analysis <> Ac_analysis.A5.R3 var
R8961:8962 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R8968:8969 Dc_circuit_analysis <> Ac_analysis.A5.v2 var
var 8983:8984 Ac_analysis.A5 h2
R8990:8992 Coq.Init.Logic <> ::type_scope:x_'='_x not
R8988:8989 Dc_circuit_analysis <> Ac_analysis.A5.va var
R9012:9014 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8993:8993 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9006:9009 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R8996:8998 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9005:9005 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R8994:8995 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9001:9002 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R8999:9000 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9003:9004 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9010:9011 Dc_circuit_analysis <> Ac_analysis.A5.v1 var
R9015:9015 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9028:9031 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9018:9020 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9027:9027 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9016:9017 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9023:9024 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9021:9022 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9025:9026 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9032:9035 Dc_circuit_analysis <> Ac_analysis.A5.vout var
prf 9507:9516 <> solve_vout
R9526:9529 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R9522:9524 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R9520:9521 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9536:9539 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R9532:9534 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R9530:9531 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9546:9554 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R9542:9544 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R9540:9541 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R9559:9561 Coq.Init.Logic <> ::type_scope:x_'='_x not
R9555:9558 Dc_circuit_analysis <> Ac_analysis.A5.vout var
R9592:9606 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9648:9648 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9564:9567 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9591:9591 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9562:9563 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R9569:9571 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9579:9582 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9590:9590 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9574:9576 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9572:9573 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R9577:9578 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9585:9587 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9583:9584 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9588:9589 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9626:9628 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R9621:9623 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9609:9612 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9620:9620 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9607:9608 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R9615:9617 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9613:9614 Dc_circuit_analysis <> Ac_analysis.A5.R3 var
R9618:9619 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R9624:9625 Dc_circuit_analysis <> Ac_analysis.A5.v2 var
R9643:9645 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9631:9634 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9642:9642 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9629:9630 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9637:9639 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9635:9636 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9640:9641 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9646:9647 Dc_circuit_analysis <> Ac_analysis.A5.v1 var
R9681:9683 Coq.Init.Logic <> ::type_scope:x_'='_x not
R9677:9680 Dc_circuit_analysis <> Ac_analysis.A5.vout var
R9686:9689 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9755:9755 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9684:9685 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R9731:9733 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R9709:9711 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R9704:9706 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9692:9695 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9703:9703 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9690:9691 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R9698:9700 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9696:9697 Dc_circuit_analysis <> Ac_analysis.A5.R3 var
R9701:9702 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R9707:9708 Dc_circuit_analysis <> Ac_analysis.A5.v2 var
R9726:9728 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9714:9717 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9725:9725 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9712:9713 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9720:9722 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9718:9719 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9723:9724 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9729:9730 Dc_circuit_analysis <> Ac_analysis.A5.v1 var
R9748:9750 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9736:9739 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9747:9747 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9734:9735 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9742:9744 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9740:9741 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9745:9746 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9751:9754 Dc_circuit_analysis <> Ac_analysis.A5.vout var
R9768:9769 Dc_circuit_analysis <> Ac_analysis.A5.h1 var
R9768:9769 Dc_circuit_analysis <> Ac_analysis.A5.h1 var
R9768:9769 Dc_circuit_analysis <> Ac_analysis.A5.h1 var
R9805:9807 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R9783:9785 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R9781:9782 Dc_circuit_analysis <> Ac_analysis.A5.vb var
R9800:9802 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9788:9791 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9799:9799 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9786:9787 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9794:9796 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9792:9793 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9797:9798 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9803:9804 Dc_circuit_analysis <> Ac_analysis.A5.v1 var
R9822:9824 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9810:9813 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9821:9821 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9808:9809 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9816:9818 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9814:9815 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9819:9820 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9825:9828 Dc_circuit_analysis <> Ac_analysis.A5.vout var
R9842:9845 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R9889:9889 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R9840:9841 Dc_circuit_analysis <> Ac_analysis.A5.vb var
R9865:9867 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9860:9862 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9848:9851 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9859:9859 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9846:9847 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9854:9856 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9852:9853 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9857:9858 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9863:9864 Dc_circuit_analysis <> Ac_analysis.A5.v1 var
R9882:9884 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9870:9873 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9881:9881 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9868:9869 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9876:9878 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9874:9875 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9879:9880 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9885:9888 Dc_circuit_analysis <> Ac_analysis.A5.vout var
R9805:9807 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R9783:9785 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R9781:9782 Dc_circuit_analysis <> Ac_analysis.A5.vb var
R9800:9802 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9788:9791 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9799:9799 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9786:9787 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9794:9796 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9792:9793 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9797:9798 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9803:9804 Dc_circuit_analysis <> Ac_analysis.A5.v1 var
R9822:9824 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9810:9813 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9821:9821 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9808:9809 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9816:9818 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9814:9815 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9819:9820 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9825:9828 Dc_circuit_analysis <> Ac_analysis.A5.vout var
R9842:9845 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R9889:9889 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R9840:9841 Dc_circuit_analysis <> Ac_analysis.A5.vb var
R9865:9867 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9860:9862 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9848:9851 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9859:9859 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9846:9847 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9854:9856 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9852:9853 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9857:9858 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9863:9864 Dc_circuit_analysis <> Ac_analysis.A5.v1 var
R9882:9884 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9870:9873 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9881:9881 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9868:9869 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9876:9878 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9874:9875 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R9879:9880 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R9885:9888 Dc_circuit_analysis <> Ac_analysis.A5.vout var
R9911:9912 Dc_circuit_analysis <> Ac_analysis.A5.h2 var
R9911:9912 Dc_circuit_analysis <> Ac_analysis.A5.h2 var
R9911:9912 Dc_circuit_analysis <> Ac_analysis.A5.h2 var
R9923:9924 Dc_circuit_analysis <> Ac_analysis.A5.hv var
R9923:9924 Dc_circuit_analysis <> Ac_analysis.A5.hv var
R9937:9955 Coq.Reals.RIneq <> Rmult_minus_distr_l thm
R9937:9955 Coq.Reals.RIneq <> Rmult_minus_distr_l thm
R9937:9955 Coq.Reals.RIneq <> Rmult_minus_distr_l thm
R10007:10010 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10052:10052 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9979:9982 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10006:10006 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9977:9978 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R9984:9986 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9994:9997 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10005:10005 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9989:9991 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9987:9988 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R9992:9993 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10000:10002 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9998:9999 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10003:10004 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10030:10032 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R10025:10027 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10013:10016 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10024:10024 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10011:10012 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R10019:10021 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10017:10018 Dc_circuit_analysis <> Ac_analysis.A5.R3 var
R10022:10023 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R10028:10029 Dc_circuit_analysis <> Ac_analysis.A5.v2 var
R10047:10049 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10035:10038 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10046:10046 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10033:10034 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10041:10043 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10039:10040 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10044:10045 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10050:10051 Dc_circuit_analysis <> Ac_analysis.A5.v1 var
R10109:10112 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10136:10136 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10063:10066 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10108:10108 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10061:10062 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R10086:10088 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R10081:10083 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10069:10072 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10080:10080 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10067:10068 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R10075:10077 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10073:10074 Dc_circuit_analysis <> Ac_analysis.A5.R3 var
R10078:10079 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R10084:10085 Dc_circuit_analysis <> Ac_analysis.A5.v2 var
R10103:10105 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10091:10094 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10102:10102 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10089:10090 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10097:10099 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10095:10096 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10100:10101 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10106:10107 Dc_circuit_analysis <> Ac_analysis.A5.v1 var
R10114:10116 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10124:10127 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10135:10135 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10119:10121 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10117:10118 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R10122:10123 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10130:10132 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10128:10129 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10133:10134 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10007:10010 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10052:10052 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9979:9982 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10006:10006 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9977:9978 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R9984:9986 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9994:9997 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10005:10005 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R9989:9991 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R9987:9988 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R9992:9993 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10000:10002 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R9998:9999 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10003:10004 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10030:10032 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R10025:10027 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10013:10016 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10024:10024 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10011:10012 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R10019:10021 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10017:10018 Dc_circuit_analysis <> Ac_analysis.A5.R3 var
R10022:10023 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R10028:10029 Dc_circuit_analysis <> Ac_analysis.A5.v2 var
R10047:10049 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10035:10038 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10046:10046 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10033:10034 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10041:10043 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10039:10040 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10044:10045 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10050:10051 Dc_circuit_analysis <> Ac_analysis.A5.v1 var
R10109:10112 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10136:10136 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10063:10066 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10108:10108 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10061:10062 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R10086:10088 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R10081:10083 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10069:10072 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10080:10080 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10067:10068 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R10075:10077 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10073:10074 Dc_circuit_analysis <> Ac_analysis.A5.R3 var
R10078:10079 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R10084:10085 Dc_circuit_analysis <> Ac_analysis.A5.v2 var
R10103:10105 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10091:10094 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10102:10102 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10089:10090 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10097:10099 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10095:10096 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10100:10101 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10106:10107 Dc_circuit_analysis <> Ac_analysis.A5.v1 var
R10114:10116 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10124:10127 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10135:10135 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10119:10121 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10117:10118 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R10122:10123 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10130:10132 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10128:10129 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10133:10134 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10208:10210 Coq.Init.Logic <> ::type_scope:x_'='_x not
R10162:10165 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10207:10207 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10160:10161 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R10185:10187 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R10180:10182 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10168:10171 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10179:10179 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10166:10167 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R10174:10176 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10172:10173 Dc_circuit_analysis <> Ac_analysis.A5.R3 var
R10177:10178 Dc_circuit_analysis <> Ac_analysis.A5.R4 var
R10183:10184 Dc_circuit_analysis <> Ac_analysis.A5.v2 var
R10202:10204 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10190:10193 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10201:10201 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10188:10189 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10196:10198 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10194:10195 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10199:10200 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10205:10206 Dc_circuit_analysis <> Ac_analysis.A5.v1 var
R10215:10217 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10211:10214 Dc_circuit_analysis <> Ac_analysis.A5.vout var
R10220:10223 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10245:10245 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10218:10219 Dc_circuit_analysis <> Ac_analysis.A5.Av var
R10238:10240 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R10226:10229 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10237:10237 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R10224:10225 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10232:10234 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10230:10231 Dc_circuit_analysis <> Ac_analysis.A5.R1 var
R10235:10236 Dc_circuit_analysis <> Ac_analysis.A5.R2 var
R10241:10244 Dc_circuit_analysis <> Ac_analysis.A5.vout var
R10324:10325 Dc_circuit_analysis Ac_analysis.A5 <> sec
sec 10400:10409 Ac_analysis Circuit_eq
def 10651:10660 <> Series_res
R10666:10669 Coq.Init.Datatypes <> list ind
R10671:10671 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
binder 10663:10663 <> l:55
R10676:10676 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
R10691:10691 Dc_circuit_analysis <> l:55 var
R10704:10706 Coq.Init.Datatypes <> nil constr
R10720:10723 Coq.Init.Datatypes <> ::list_scope:x_'::'_x not
R10732:10735 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10749:10749 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R10736:10745 Dc_circuit_analysis <> Series_res:56 def
R10944:10953 Dc_circuit_analysis <> Series_res def
R10955:10955 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R10957:10957 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R10959:10959 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R10961:10961 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R10963:10963 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R10965:10965 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R10979:10988 Dc_circuit_analysis <> Series_res def
R10990:10990 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R10992:10992 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R10994:10994 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R10996:10996 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
def 11182:11196 <> Series_parl_aux
R11203:11206 Coq.Init.Datatypes <> list ind
R11208:11208 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
binder 11200:11200 <> l:58
R11213:11213 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
R11228:11228 Dc_circuit_analysis <> l:58 var
R11241:11243 Coq.Init.Datatypes <> nil constr
R11257:11260 Coq.Init.Datatypes <> ::list_scope:x_'::'_x not
R11270:11273 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R11292:11292 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R11274:11288 Dc_circuit_analysis <> Series_parl_aux:59 def
def 11317:11327 <> Series_parl
R11333:11336 Coq.Init.Datatypes <> list ind
R11338:11338 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
binder 11330:11330 <> l:61
R11343:11343 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
R11351:11351 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R11370:11374 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R11388:11388 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R11352:11366 Dc_circuit_analysis <> Series_parl_aux def
R11369:11369 Dc_circuit_analysis <> l:61 var
R11375:11384 Dc_circuit_analysis <> Series_res def
R11387:11387 Dc_circuit_analysis <> l:61 var
R11482:11492 Dc_circuit_analysis <> Series_parl def
R11495:11495 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R11497:11497 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R11499:11499 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R11501:11501 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R11503:11503 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R11505:11505 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R11521:11531 Dc_circuit_analysis <> Series_parl def
R11534:11534 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R11536:11536 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R11538:11538 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R11540:11540 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
prf 11554:11570 <> Series_parl_right
R11594:11596 Coq.Init.Logic <> ::type_scope:x_'='_x not
R11574:11584 Dc_circuit_analysis <> Series_parl def
R11587:11587 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R11589:11589 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R11591:11591 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R11593:11593 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
def 11857:11858 <> Sr
R11863:11872 Dc_circuit_analysis <> Series_res def
def 11886:11888 <> Spa
R11893:11907 Dc_circuit_analysis <> Series_parl_aux def
def 11921:11922 <> Sp
R11927:11937 Dc_circuit_analysis <> Series_parl def
prf 12216:12226 <> res_eq_hold
R12238:12240 Coq.Init.Logic <> ::type_scope:x_'='_x not
R12230:12231 Dc_circuit_analysis <> Sr def
R12233:12233 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12235:12235 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12237:12237 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12241:12242 Dc_circuit_analysis <> Sp def
R12244:12244 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12247:12248 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12251:12251 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
def 12348:12357 <> partial_Uk
R12367:12367 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
binder 12360:12360 <> U:62
binder 12362:12363 <> Rk:63
R12375:12378 Coq.Init.Datatypes <> list ind
R12380:12380 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
binder 12371:12372 <> Rl:64
R12385:12385 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
R12405:12407 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R12395:12398 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R12404:12404 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R12393:12394 Dc_circuit_analysis <> Rk:63 var
R12399:12400 Dc_circuit_analysis <> Sr def
R12402:12403 Dc_circuit_analysis <> Rl:64 var
R12408:12408 Dc_circuit_analysis <> U:62 var
prf 12421:12435 <> partial_Uk_hold
R12461:12463 Coq.Init.Logic <> ::type_scope:x_'='_x not
R12439:12448 Dc_circuit_analysis <> partial_Uk def
R12454:12454 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12456:12456 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12458:12458 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12460:12460 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
def 12723:12727 <> condG
R12734:12734 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
binder 12730:12730 <> r:65
R12740:12742 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R12743:12743 Dc_circuit_analysis <> r:65 var
def 12759:12773 <> Geq_Series_cond
R12780:12783 Coq.Init.Datatypes <> list ind
R12785:12785 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
binder 12776:12777 <> Gl:66
R12790:12790 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
R12800:12809 Dc_circuit_analysis <> Series_res def
R12811:12812 Dc_circuit_analysis <> Gl:66 var
R12827:12841 Dc_circuit_analysis <> Geq_Series_cond def
R12843:12843 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12845:12845 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12849:12849 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12853:12853 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12847:12847 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R12851:12851 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
def 12868:12877 <> partial_ik
R12887:12887 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
binder 12880:12880 <> i:67
binder 12882:12883 <> Gk:68
R12895:12898 Coq.Init.Datatypes <> list ind
R12900:12900 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
binder 12891:12892 <> Gl:69
R12905:12905 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
R12938:12940 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R12915:12918 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R12937:12937 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R12913:12914 Dc_circuit_analysis <> Gk:68 var
R12919:12933 Dc_circuit_analysis <> Geq_Series_cond def
R12935:12936 Dc_circuit_analysis <> Gl:69 var
R12941:12941 Dc_circuit_analysis <> i:67 var
prf 12954:12968 <> partial_ik_hold
R13003:13005 Coq.Init.Logic <> ::type_scope:x_'='_x not
R12972:12981 Dc_circuit_analysis <> partial_ik def
R12987:12987 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R12992:12992 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12994:12994 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12998:12998 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13002:13002 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R12996:12996 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R13000:13000 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R13007:13009 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
prf 13441:13455 <> res_eq_hold_app
R13478:13480 Coq.Init.Logic <> ::type_scope:x_'='_x not
R13459:13460 Dc_circuit_analysis <> Sr def
R13462:13462 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13464:13467 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13476:13477 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13468:13469 Dc_circuit_analysis <> Sp def
R13471:13471 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13473:13473 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13475:13475 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
prf 13675:13689 <> res_eq_hold_ext
R13761:13762 Coq.Init.Logic <> ::type_scope:x_'='_x not
R13693:13694 Dc_circuit_analysis <> Sp def
R13696:13697 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13699:13702 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13757:13760 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13703:13704 Dc_circuit_analysis <> Sr def
R13706:13707 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13739:13743 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13754:13756 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13708:13709 Dc_circuit_analysis <> Sp def
R13711:13712 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13714:13717 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13737:13738 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13718:13719 Dc_circuit_analysis <> Sr def
R13721:13721 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13723:13726 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13735:13736 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13727:13728 Dc_circuit_analysis <> Sp def
R13730:13730 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13732:13732 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13734:13734 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13744:13745 Dc_circuit_analysis <> Sp def
R13747:13747 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13749:13751 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13753:13753 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R13764:13764 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
var 14528:14529 Ac_analysis.Circuit_eq i1
var 14531:14532 Ac_analysis.Circuit_eq i2
var 14534:14535 Ac_analysis.Circuit_eq i3
var 14537:14539 Ac_analysis.Circuit_eq u12
var 14541:14543 Ac_analysis.Circuit_eq u13
var 14545:14547 Ac_analysis.Circuit_eq u23
var 14549:14551 Ac_analysis.Circuit_eq r12
var 14553:14555 Ac_analysis.Circuit_eq r13
var 14557:14559 Ac_analysis.Circuit_eq r23
var 14561:14562 Ac_analysis.Circuit_eq r1
var 14564:14565 Ac_analysis.Circuit_eq r2
var 14567:14568 Ac_analysis.Circuit_eq r3
R14572:14572 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
var 14586:14589 Ac_analysis.Circuit_eq KCL1
R14595:14597 Coq.Init.Logic <> ::type_scope:x_'='_x not
R14593:14594 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i3 var
R14600:14602 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R14598:14599 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R14603:14604 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
var 14618:14621 Ac_analysis.Circuit_eq KVL1
R14640:14642 Coq.Init.Logic <> ::type_scope:x_'='_x not
R14634:14636 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R14628:14630 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R14625:14627 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u12 var
R14631:14633 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R14637:14639 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
var 14657:14663 Ac_analysis.Circuit_eq KCL_OL1
R14669:14671 Coq.Init.Logic <> ::type_scope:x_'='_x not
R14667:14668 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R14679:14681 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R14675:14675 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R14672:14674 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R14676:14678 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R14685:14687 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R14682:14684 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u12 var
R14688:14690 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
var 14704:14710 Ac_analysis.Circuit_eq KCL_OL2
R14716:14718 Coq.Init.Logic <> ::type_scope:x_'='_x not
R14714:14715 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R14726:14728 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R14722:14722 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R14719:14721 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R14723:14725 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R14732:14734 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R14729:14731 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u12 var
R14735:14737 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
var 14751:14754 Ac_analysis.Circuit_eq KVL2
R14761:14763 Coq.Init.Logic <> ::type_scope:x_'='_x not
R14758:14760 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R14771:14773 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R14766:14768 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R14764:14765 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R14769:14770 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R14776:14778 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R14774:14775 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R14779:14780 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i3 var
var 14794:14797 Ac_analysis.Circuit_eq KVL3
R14804:14806 Coq.Init.Logic <> ::type_scope:x_'='_x not
R14801:14803 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R14814:14816 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R14809:14811 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R14807:14808 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R14812:14813 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R14819:14821 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R14817:14818 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R14822:14823 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i3 var
prf 15039:15046 <> simp_u13
R15057:15060 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R15053:15055 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R15050:15052 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15068:15071 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R15064:15066 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R15061:15063 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R15079:15083 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R15075:15077 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R15072:15074 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15087:15089 Coq.Init.Logic <> ::type_scope:x_'='_x not
R15084:15086 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R15139:15141 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15134:15136 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15107:15117 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15133:15133 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15093:15096 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15106:15106 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15090:15092 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R15100:15102 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15097:15099 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15103:15105 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15127:15129 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15121:15123 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15118:15120 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15124:15126 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R15130:15132 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15137:15138 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R15171:15173 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15151:15154 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15170:15170 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15145:15147 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15142:15144 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R15148:15150 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15164:15166 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15158:15160 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15155:15157 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15161:15163 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R15167:15169 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15174:15175 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R15217:15219 Coq.Init.Logic <> ::type_scope:x_'='_x not
R15214:15216 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u12 var
R15223:15224 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R15220:15222 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R15225:15227 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R15217:15219 Coq.Init.Logic <> ::type_scope:x_'='_x not
R15214:15216 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u12 var
R15223:15224 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R15220:15222 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R15225:15227 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R15249:15251 Coq.Init.Logic <> ::type_scope:x_'='_x not
R15247:15248 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R15273:15275 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R15252:15252 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15266:15269 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15258:15260 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15254:15254 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15255:15257 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R15262:15262 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15263:15265 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15270:15272 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R15276:15276 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15282:15285 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15278:15278 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15279:15281 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15286:15288 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R15318:15324 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL_OL1 var
R15318:15324 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL_OL1 var
R15318:15324 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL_OL1 var
R15368:15370 Coq.Init.Logic <> ::type_scope:x_'='_x not
R15366:15367 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R15386:15388 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15380:15382 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15371:15373 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R15379:15379 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R15375:15375 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15376:15378 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15383:15385 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R15389:15389 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15403:15406 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15395:15397 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15391:15391 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15392:15394 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15399:15399 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15400:15402 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15407:15409 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R15439:15445 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL_OL2 var
R15439:15445 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL_OL2 var
R15439:15445 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL_OL2 var
R15512:15512 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15522:15524 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15516:15518 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15513:15515 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15519:15521 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15525:15527 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15482:15498 Coq.Reals.RIneq <> Rmult_eq_compat_l thm
R15512:15512 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15522:15524 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15516:15518 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15513:15515 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15519:15521 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15525:15527 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15482:15498 Coq.Reals.RIneq <> Rmult_eq_compat_l thm
R15579:15581 Coq.Init.Logic <> ::type_scope:x_'='_x not
R15574:15576 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15569:15571 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15552:15552 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15562:15565 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15556:15558 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15553:15555 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15559:15561 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15566:15568 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15572:15573 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R15577:15578 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R15669:15671 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15651:15653 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R15599:15608 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15650:15650 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15582:15582 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15592:15595 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15586:15588 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15583:15585 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15589:15591 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15596:15598 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15634:15636 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R15609:15609 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15627:15630 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15617:15619 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15611:15613 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15614:15616 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R15621:15623 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15624:15626 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15631:15633 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R15644:15646 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15638:15640 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15641:15643 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15647:15649 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R15654:15654 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15662:15665 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15656:15658 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15659:15661 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15666:15668 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R15672:15672 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15690:15693 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15680:15682 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15674:15676 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15677:15679 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15684:15686 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15687:15689 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15694:15696 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R15769:15771 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15743:15756 Coq.Reals.RIneq <> Rmult_eq_reg_l thm
R15769:15771 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15743:15756 Coq.Reals.RIneq <> Rmult_eq_reg_l thm
prf 15821:15828 <> simp_u23
R15839:15842 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R15835:15837 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R15832:15834 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15850:15853 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R15846:15848 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R15843:15845 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R15861:15865 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R15857:15859 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R15854:15856 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15869:15871 Coq.Init.Logic <> ::type_scope:x_'='_x not
R15866:15868 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R15906:15908 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15901:15903 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15881:15884 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15900:15900 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15875:15877 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15872:15874 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R15878:15880 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15894:15896 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15888:15890 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15885:15887 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15891:15893 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R15897:15899 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15904:15905 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R15946:15948 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15926:15929 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15945:15945 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R15912:15915 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15925:15925 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R15909:15911 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15919:15921 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15916:15918 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15922:15924 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R15939:15941 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15933:15935 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R15930:15932 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R15936:15938 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R15942:15944 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R15949:15950 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R15991:15993 Coq.Init.Logic <> ::type_scope:x_'='_x not
R15988:15990 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u12 var
R15997:15998 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R15994:15996 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R15999:16001 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R15991:15993 Coq.Init.Logic <> ::type_scope:x_'='_x not
R15988:15990 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u12 var
R15997:15998 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R15994:15996 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R15999:16001 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R16023:16025 Coq.Init.Logic <> ::type_scope:x_'='_x not
R16021:16022 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R16047:16049 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R16026:16026 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16040:16043 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16032:16034 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16028:16028 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16029:16031 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16036:16036 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16037:16039 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16044:16046 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R16050:16050 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16056:16059 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16052:16052 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16053:16055 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16060:16062 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R16092:16098 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL_OL1 var
R16092:16098 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL_OL1 var
R16092:16098 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL_OL1 var
R16142:16144 Coq.Init.Logic <> ::type_scope:x_'='_x not
R16140:16141 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R16160:16162 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16154:16156 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16145:16147 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R16153:16153 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R16149:16149 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16150:16152 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16157:16159 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R16163:16163 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16177:16180 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16169:16171 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16165:16165 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16166:16168 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R16173:16173 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16174:16176 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16181:16183 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R16213:16219 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL_OL2 var
R16213:16219 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL_OL2 var
R16213:16219 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL_OL2 var
R16286:16286 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16296:16298 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16290:16292 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16287:16289 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16293:16295 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16299:16301 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16256:16272 Coq.Reals.RIneq <> Rmult_eq_compat_l thm
R16286:16286 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16296:16298 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16290:16292 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16287:16289 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16293:16295 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16299:16301 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16256:16272 Coq.Reals.RIneq <> Rmult_eq_compat_l thm
R16354:16356 Coq.Init.Logic <> ::type_scope:x_'='_x not
R16329:16331 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16327:16328 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R16349:16351 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16332:16332 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16342:16345 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16336:16338 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16333:16335 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16339:16341 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16346:16348 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16352:16353 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R16398:16402 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16382:16384 Coq.Reals.Rdefinitions <> ::R_scope:x_'-'_x not
R16357:16357 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16375:16378 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16365:16367 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16359:16361 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16362:16364 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16369:16371 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16372:16374 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16379:16381 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R16392:16394 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16386:16388 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16389:16391 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16395:16397 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R16420:16429 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16475:16475 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16403:16403 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16413:16416 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16407:16409 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16404:16406 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16410:16412 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16417:16419 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16447:16449 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16441:16443 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16430:16432 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R16440:16440 Coq.Reals.Rdefinitions <> ::R_scope:'-'_x not
R16434:16436 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16437:16439 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16444:16446 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R16450:16450 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16468:16471 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16458:16460 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16452:16454 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16455:16457 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R16462:16464 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16465:16467 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16472:16474 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R16568:16570 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16542:16555 Coq.Reals.RIneq <> Rmult_eq_reg_l thm
R16568:16570 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16542:16555 Coq.Reals.RIneq <> Rmult_eq_reg_l thm
prf 16751:16756 <> eqvl_1
R16767:16770 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R16763:16765 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R16760:16762 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16778:16781 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R16774:16776 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R16771:16773 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16789:16799 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R16785:16787 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R16782:16784 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R16890:16892 Coq.Init.Logic <> ::type_scope:x_'='_x not
R16844:16853 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16800:16800 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16838:16841 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16818:16821 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16837:16837 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16804:16807 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16817:16817 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16801:16803 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16811:16813 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16808:16810 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16814:16816 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R16831:16833 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16825:16827 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16822:16824 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16828:16830 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16834:16836 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R16842:16843 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R16854:16854 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16884:16887 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16864:16867 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16883:16883 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R16858:16860 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16855:16857 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16861:16863 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R16877:16879 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16871:16873 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16868:16870 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R16874:16876 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R16880:16882 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R16888:16889 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R16907:16909 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16893:16893 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16901:16904 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16896:16898 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16894:16895 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R16899:16900 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R16905:16906 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R16912:16914 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16910:16911 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R16915:16916 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R16960:16962 Coq.Init.Logic <> ::type_scope:x_'='_x not
R16957:16959 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u13 var
R16977:16979 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16963:16963 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16971:16974 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16966:16968 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R16964:16965 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R16969:16970 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R16975:16976 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R16982:16984 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R16980:16981 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R16985:16986 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R16997:17000 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KVL2 var
R17002:17005 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL1 var
R16997:17000 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KVL2 var
R16997:17000 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KVL2 var
R17002:17005 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL1 var
R17002:17005 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL1 var
R17023:17030 Dc_circuit_analysis <> simp_u13 thm
R17023:17030 Dc_circuit_analysis <> simp_u13 thm
R17023:17030 Dc_circuit_analysis <> simp_u13 thm
prf 17063:17068 <> eqvl_2
R17079:17082 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R17075:17077 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R17072:17074 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17090:17093 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R17086:17088 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R17083:17085 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17101:17111 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R17097:17099 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R17094:17096 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17202:17204 Coq.Init.Logic <> ::type_scope:x_'='_x not
R17148:17157 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17112:17112 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17142:17145 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17122:17125 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17141:17141 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17116:17118 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17113:17115 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17119:17121 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17135:17137 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17129:17131 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17126:17128 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17132:17134 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17138:17140 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17146:17147 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R17158:17158 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17196:17199 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17176:17179 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17195:17195 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17162:17165 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17175:17175 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17159:17161 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17169:17171 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17166:17168 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17172:17174 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17189:17191 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17183:17185 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17180:17182 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17186:17188 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17192:17194 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17200:17201 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R17212:17214 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17207:17209 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17205:17206 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R17210:17211 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R17215:17215 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17223:17226 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17218:17220 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17216:17217 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R17221:17222 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R17227:17228 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R17272:17274 Coq.Init.Logic <> ::type_scope:x_'='_x not
R17269:17271 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.u23 var
R17282:17284 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17277:17279 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17275:17276 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R17280:17281 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i1 var
R17285:17285 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17293:17296 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17288:17290 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17286:17287 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R17291:17292 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R17297:17298 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.i2 var
R17309:17312 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KVL3 var
R17314:17317 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL1 var
R17309:17312 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KVL3 var
R17309:17312 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KVL3 var
R17314:17317 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL1 var
R17314:17317 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.KCL1 var
R17335:17342 Dc_circuit_analysis <> simp_u23 thm
R17335:17342 Dc_circuit_analysis <> simp_u23 thm
R17335:17342 Dc_circuit_analysis <> simp_u23 thm
var 17469:17481 Ac_analysis.Circuit_eq linear_indep1
R17522:17524 Coq.Init.Logic <> ::type_scope:x_'='_x not
R17502:17505 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17521:17521 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17488:17491 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17501:17501 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17485:17487 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17495:17497 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17492:17494 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17498:17500 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17515:17517 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17509:17511 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17506:17508 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17512:17514 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17518:17520 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17527:17529 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17525:17526 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R17530:17531 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
var 17546:17558 Ac_analysis.Circuit_eq linear_indep2
R17591:17593 Coq.Init.Logic <> ::type_scope:x_'='_x not
R17571:17574 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17590:17590 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17565:17567 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17562:17564 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17568:17570 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17584:17586 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17578:17580 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17575:17577 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17581:17583 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17587:17589 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17594:17595 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
var 17609:17621 Ac_analysis.Circuit_eq linear_indep3
R17662:17664 Coq.Init.Logic <> ::type_scope:x_'='_x not
R17642:17645 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17661:17661 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17628:17631 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17641:17641 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17625:17627 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17635:17637 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17632:17634 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17638:17640 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17655:17657 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17649:17651 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17646:17648 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17652:17654 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17658:17660 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17667:17669 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17665:17666 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R17670:17671 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
var 17686:17694 Ac_analysis.Circuit_eq r_gt_zero
R17704:17707 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R17701:17702 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R17698:17700 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17715:17718 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R17711:17713 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R17708:17710 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17722:17724 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R17719:17721 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
prf 17735:17743 <> res_eq_r3
R17749:17751 Coq.Init.Logic <> ::type_scope:x_'='_x not
R17747:17748 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R17761:17764 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17780:17780 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17755:17757 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17752:17754 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17758:17760 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17774:17776 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17768:17770 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17765:17767 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17771:17773 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17777:17779 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
prf 17809:17817 <> res_eq_r1
R17823:17825 Coq.Init.Logic <> ::type_scope:x_'='_x not
R17821:17822 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R17835:17838 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17854:17854 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17829:17831 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17826:17828 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17832:17834 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17848:17850 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17842:17844 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17839:17841 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17845:17847 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17851:17853 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17896:17897 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R17870:17883 Coq.Reals.RIneq <> Rplus_eq_reg_r thm
R17896:17897 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R17870:17883 Coq.Reals.RIneq <> Rplus_eq_reg_r thm
R17910:17922 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.linear_indep1 var
R17910:17922 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.linear_indep1 var
R17910:17922 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.linear_indep1 var
prf 17944:17952 <> res_eq_r2
R17958:17960 Coq.Init.Logic <> ::type_scope:x_'='_x not
R17956:17957 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R17970:17973 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17989:17989 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R17964:17966 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R17961:17963 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17967:17969 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R17983:17985 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17977:17979 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R17974:17976 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R17980:17982 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R17986:17988 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R18031:18032 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R18005:18018 Coq.Reals.RIneq <> Rplus_eq_reg_r thm
R18031:18032 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R18005:18018 Coq.Reals.RIneq <> Rplus_eq_reg_r thm
R18045:18057 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.linear_indep3 var
R18045:18057 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.linear_indep3 var
R18045:18057 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.linear_indep3 var
prf 18077:18086 <> res_eq_r12
R18093:18095 Coq.Init.Logic <> ::type_scope:x_'='_x not
R18090:18092 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R18096:18096 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R18124:18126 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R18114:18116 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R18104:18106 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R18099:18101 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R18097:18098 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R18102:18103 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R18109:18111 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R18107:18108 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R18112:18113 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R18119:18121 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R18117:18118 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R18122:18123 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R18127:18128 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R18146:18154 Dc_circuit_analysis <> res_eq_r1 thm
R18156:18164 Dc_circuit_analysis <> res_eq_r2 thm
R18166:18174 Dc_circuit_analysis <> res_eq_r3 thm
R18146:18154 Dc_circuit_analysis <> res_eq_r1 thm
R18146:18154 Dc_circuit_analysis <> res_eq_r1 thm
R18156:18164 Dc_circuit_analysis <> res_eq_r2 thm
R18156:18164 Dc_circuit_analysis <> res_eq_r2 thm
R18166:18174 Dc_circuit_analysis <> res_eq_r3 thm
R18166:18174 Dc_circuit_analysis <> res_eq_r3 thm
prf 18202:18211 <> res_eq_r13
R18218:18220 Coq.Init.Logic <> ::type_scope:x_'='_x not
R18215:18217 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R18221:18221 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R18249:18251 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R18239:18241 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R18229:18231 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R18224:18226 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R18222:18223 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R18227:18228 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R18234:18236 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R18232:18233 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R18237:18238 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R18244:18246 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R18242:18243 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R18247:18248 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R18252:18253 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R18271:18279 Dc_circuit_analysis <> res_eq_r1 thm
R18281:18289 Dc_circuit_analysis <> res_eq_r2 thm
R18291:18299 Dc_circuit_analysis <> res_eq_r3 thm
R18271:18279 Dc_circuit_analysis <> res_eq_r1 thm
R18271:18279 Dc_circuit_analysis <> res_eq_r1 thm
R18281:18289 Dc_circuit_analysis <> res_eq_r2 thm
R18281:18289 Dc_circuit_analysis <> res_eq_r2 thm
R18291:18299 Dc_circuit_analysis <> res_eq_r3 thm
R18291:18299 Dc_circuit_analysis <> res_eq_r3 thm
prf 18327:18336 <> res_eq_r23
R18343:18345 Coq.Init.Logic <> ::type_scope:x_'='_x not
R18340:18342 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R18346:18346 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R18374:18376 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R18364:18366 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R18354:18356 Coq.Reals.Rdefinitions <> ::R_scope:x_'+'_x not
R18349:18351 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R18347:18348 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R18352:18353 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R18359:18361 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R18357:18358 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R18362:18363 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R18369:18371 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R18367:18368 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R18372:18373 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R18377:18378 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R18396:18404 Dc_circuit_analysis <> res_eq_r1 thm
R18406:18414 Dc_circuit_analysis <> res_eq_r2 thm
R18416:18424 Dc_circuit_analysis <> res_eq_r3 thm
R18396:18404 Dc_circuit_analysis <> res_eq_r1 thm
R18396:18404 Dc_circuit_analysis <> res_eq_r1 thm
R18406:18414 Dc_circuit_analysis <> res_eq_r2 thm
R18406:18414 Dc_circuit_analysis <> res_eq_r2 thm
R18416:18424 Dc_circuit_analysis <> res_eq_r3 thm
R18416:18424 Dc_circuit_analysis <> res_eq_r3 thm
prf 18684:18699 <> circuit_eq_infer
R18706:18706 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
binder 18702:18702 <> r:92
R18716:18719 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R18712:18714 Coq.Reals.Rdefinitions <> ::R_scope:x_'>'_x not
R18711:18711 Dc_circuit_analysis <> r:92 var
R18720:18720 Coq.Init.Logic <> ::type_scope:x_'<->'_x not
R18747:18760 Coq.Init.Logic <> ::type_scope:x_'<->'_x not
R18803:18803 Coq.Init.Logic <> ::type_scope:x_'<->'_x not
R18727:18730 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R18723:18725 Coq.Init.Logic <> ::type_scope:x_'='_x not
R18721:18722 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R18726:18726 Dc_circuit_analysis <> r:92 var
R18737:18740 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R18733:18735 Coq.Init.Logic <> ::type_scope:x_'='_x not
R18731:18732 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R18736:18736 Dc_circuit_analysis <> r:92 var
R18743:18745 Coq.Init.Logic <> ::type_scope:x_'='_x not
R18741:18742 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R18746:18746 Dc_circuit_analysis <> r:92 var
R18773:18776 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R18764:18767 Coq.Init.Logic <> ::type_scope:x_'='_x not
R18761:18763 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R18769:18771 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R18772:18772 Dc_circuit_analysis <> r:92 var
R18788:18791 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R18780:18782 Coq.Init.Logic <> ::type_scope:x_'='_x not
R18777:18779 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R18784:18786 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R18787:18787 Dc_circuit_analysis <> r:92 var
R18795:18797 Coq.Init.Logic <> ::type_scope:x_'='_x not
R18792:18794 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R18799:18801 Coq.Reals.Rdefinitions <> ::R_scope:x_'*'_x not
R18802:18802 Dc_circuit_analysis <> r:92 var
R18900:18909 Dc_circuit_analysis <> res_eq_r12 thm
R18911:18920 Dc_circuit_analysis <> res_eq_r13 thm
R18922:18931 Dc_circuit_analysis <> res_eq_r23 thm
R18900:18909 Dc_circuit_analysis <> res_eq_r12 thm
R18900:18909 Dc_circuit_analysis <> res_eq_r12 thm
R18911:18920 Dc_circuit_analysis <> res_eq_r13 thm
R18911:18920 Dc_circuit_analysis <> res_eq_r13 thm
R18922:18931 Dc_circuit_analysis <> res_eq_r23 thm
R18922:18931 Dc_circuit_analysis <> res_eq_r23 thm
R19047:19055 Dc_circuit_analysis <> res_eq_r1 thm
R19057:19065 Dc_circuit_analysis <> res_eq_r2 thm
R19067:19075 Dc_circuit_analysis <> res_eq_r3 thm
R19047:19055 Dc_circuit_analysis <> res_eq_r1 thm
R19047:19055 Dc_circuit_analysis <> res_eq_r1 thm
R19057:19065 Dc_circuit_analysis <> res_eq_r2 thm
R19057:19065 Dc_circuit_analysis <> res_eq_r2 thm
R19067:19075 Dc_circuit_analysis <> res_eq_r3 thm
R19067:19075 Dc_circuit_analysis <> res_eq_r3 thm
prf 19750:19763 <> circuit_eq_app
R19774:19774 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
binder 19766:19767 <> r4:93
binder 19769:19770 <> r5:94
R19785:19788 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R19781:19783 Coq.Init.Logic <> ::type_scope:x_'='_x not
R19778:19780 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R19796:19799 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R19792:19794 Coq.Init.Logic <> ::type_scope:x_'='_x not
R19789:19791 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R19807:19810 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R19803:19805 Coq.Init.Logic <> ::type_scope:x_'='_x not
R19800:19802 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R19817:19820 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R19813:19815 Coq.Init.Logic <> ::type_scope:x_'='_x not
R19811:19812 Dc_circuit_analysis <> r4:93 var
R19827:19835 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R19823:19825 Coq.Init.Logic <> ::type_scope:x_'='_x not
R19821:19822 Dc_circuit_analysis <> r5:94 var
R19883:19885 Coq.Init.Logic <> ::type_scope:x_'='_x not
R19836:19837 Dc_circuit_analysis <> Sr def
R19839:19839 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R19842:19844 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R19881:19882 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R19840:19841 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R19845:19846 Dc_circuit_analysis <> Sp def
R19848:19849 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R19862:19866 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R19879:19880 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R19850:19851 Dc_circuit_analysis <> Sr def
R19853:19853 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R19856:19858 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R19861:19861 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R19854:19855 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R19859:19860 Dc_circuit_analysis <> r4:93 var
R19867:19868 Dc_circuit_analysis <> Sr def
R19870:19870 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R19873:19875 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R19878:19878 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R19871:19872 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R19876:19877 Dc_circuit_analysis <> r5:94 var
R19888:19890 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R19946:19948 Coq.Init.Logic <> ::type_scope:x_'='_x not
R19944:19945 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R19950:19950 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R19964:19972 Dc_circuit_analysis <> res_eq_r1 thm
R19964:19972 Dc_circuit_analysis <> res_eq_r1 thm
R19964:19972 Dc_circuit_analysis <> res_eq_r1 thm
R20017:20019 Coq.Init.Logic <> ::type_scope:x_'='_x not
R20015:20016 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R20021:20021 Coq.Reals.Rdefinitions <> ::R_scope:x_'/'_x not
R20035:20043 Dc_circuit_analysis <> res_eq_r2 thm
R20035:20043 Dc_circuit_analysis <> res_eq_r2 thm
R20035:20043 Dc_circuit_analysis <> res_eq_r2 thm
R20088:20090 Coq.Init.Logic <> ::type_scope:x_'='_x not
R20086:20087 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R20104:20112 Dc_circuit_analysis <> res_eq_r3 thm
R20104:20112 Dc_circuit_analysis <> res_eq_r3 thm
R20104:20112 Dc_circuit_analysis <> res_eq_r3 thm
prf 20284:20298 <> circuit_eq_app'
R20309:20309 Coq.Reals.Rdefinitions RbaseSymbolsImpl R defax
binder 20301:20302 <> r4:95
binder 20304:20305 <> r5:96
R20320:20323 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R20316:20318 Coq.Init.Logic <> ::type_scope:x_'='_x not
R20313:20315 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R20333:20336 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R20327:20329 Coq.Init.Logic <> ::type_scope:x_'='_x not
R20324:20326 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r13 var
R20330:20332 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R20346:20349 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R20340:20342 Coq.Init.Logic <> ::type_scope:x_'='_x not
R20337:20339 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r23 var
R20343:20345 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r12 var
R20356:20359 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R20352:20354 Coq.Init.Logic <> ::type_scope:x_'='_x not
R20350:20351 Dc_circuit_analysis <> r4:95 var
R20366:20374 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R20362:20364 Coq.Init.Logic <> ::type_scope:x_'='_x not
R20360:20361 Dc_circuit_analysis <> r5:96 var
R20422:20424 Coq.Init.Logic <> ::type_scope:x_'='_x not
R20375:20376 Dc_circuit_analysis <> Sr def
R20378:20378 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R20381:20383 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R20420:20421 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R20379:20380 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R20384:20385 Dc_circuit_analysis <> Sp def
R20387:20388 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R20401:20405 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R20418:20419 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R20389:20390 Dc_circuit_analysis <> Sr def
R20392:20392 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R20395:20397 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R20400:20400 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R20393:20394 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R20398:20399 Dc_circuit_analysis <> r4:95 var
R20406:20407 Dc_circuit_analysis <> Sr def
R20409:20409 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R20412:20414 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R20417:20417 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R20410:20411 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R20415:20416 Dc_circuit_analysis <> r5:96 var
R20481:20483 Coq.Init.Logic <> ::type_scope:x_'='_x not
R20479:20480 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r1 var
R20497:20505 Dc_circuit_analysis <> res_eq_r1 thm
R20497:20505 Dc_circuit_analysis <> res_eq_r1 thm
R20497:20505 Dc_circuit_analysis <> res_eq_r1 thm
R20564:20566 Coq.Init.Logic <> ::type_scope:x_'='_x not
R20562:20563 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r2 var
R20580:20588 Dc_circuit_analysis <> res_eq_r2 thm
R20580:20588 Dc_circuit_analysis <> res_eq_r2 thm
R20580:20588 Dc_circuit_analysis <> res_eq_r2 thm
R20647:20649 Coq.Init.Logic <> ::type_scope:x_'='_x not
R20645:20646 Dc_circuit_analysis <> Ac_analysis.Circuit_eq.r3 var
R20663:20671 Dc_circuit_analysis <> res_eq_r3 thm
R20663:20671 Dc_circuit_analysis <> res_eq_r3 thm
R20663:20671 Dc_circuit_analysis <> res_eq_r3 thm
R21039:21048 Dc_circuit_analysis Ac_analysis.Circuit_eq <> sec
R21057:21067 Dc_circuit_analysis Ac_analysis <> sec
