

================================================================
== Vivado HLS Report for 'axis2xfMat'
================================================================
* Date:           Thu Apr 23 12:10:45 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fast
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.802 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min    |    max    | min |    max   |   Type  |
    +---------+----------+-----------+-----------+-----+----------+---------+
    |        1|  16781311| 10.000 ns | 0.168 sec |    1|  16781311|   none  |
    +---------+----------+-----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |        0|  16781310| 3 ~ 4098 |          -|          -| 0 ~ 4095 |    no    |
        | + Loop 1.1  |        0|      4095|         2|          1|          1| 0 ~ 4095 |    yes   |
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     42|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     37|    -|
|Register         |        -|      -|      77|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      77|     79|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_128_p2                       |     +    |      0|  0|  12|          12|           1|
    |j_fu_139_p2                       |     +    |      0|  0|  12|          12|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   1|           1|           1|
    |icmp_ln10_fu_134_p2               |   icmp   |      0|  0|   5|          12|          12|
    |icmp_ln9_fu_123_p2                |   icmp   |      0|  0|   5|          12|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  42|          55|          33|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   4|          5|    1|          5|
    |ap_done                       |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   3|          3|    1|          3|
    |i_0_i_i_reg_101               |   3|          2|   12|         24|
    |j_0_i_i_reg_112               |   3|          2|   12|         24|
    |p_src_data_V_blk_n            |   3|          2|    1|          2|
    |real_start                    |   3|          2|    1|          2|
    |src_TDATA_blk_n               |   3|          2|    1|          2|
    |src_cols_cast2_loc_blk_n      |   3|          2|    1|          2|
    |src_cols_cast2_loc_out_blk_n  |   3|          2|    1|          2|
    |src_rows_cast1_loc_blk_n      |   3|          2|    1|          2|
    |src_rows_cast1_loc_out_blk_n  |   3|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  37|         28|   34|         72|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |i_0_i_i_reg_101               |  12|   0|   12|          0|
    |i_reg_163                     |  12|   0|   12|          0|
    |icmp_ln10_reg_168             |   1|   0|    1|          0|
    |j_0_i_i_reg_112               |  12|   0|   12|          0|
    |src_cols_cast2_loc_r_reg_154  |  12|   0|   12|          0|
    |src_rows_cast1_loc_r_reg_149  |  12|   0|   12|          0|
    |start_once_reg                |   1|   0|    1|          0|
    |trunc_ln209_reg_177           |   8|   0|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  77|   0|   77|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|ap_done                        | out |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|start_out                      | out |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|start_write                    | out |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|src_TDATA                      |  in |   24|    axis    |       src_data_V       |    pointer   |
|src_TVALID                     |  in |    1|    axis    |       src_data_V       |    pointer   |
|src_TREADY                     | out |    1|    axis    |       src_data_V       |    pointer   |
|p_src_data_V_din               | out |    8|   ap_fifo  |      p_src_data_V      |    pointer   |
|p_src_data_V_full_n            |  in |    1|   ap_fifo  |      p_src_data_V      |    pointer   |
|p_src_data_V_write             | out |    1|   ap_fifo  |      p_src_data_V      |    pointer   |
|src_rows_cast1_loc_dout        |  in |   12|   ap_fifo  |   src_rows_cast1_loc   |    pointer   |
|src_rows_cast1_loc_empty_n     |  in |    1|   ap_fifo  |   src_rows_cast1_loc   |    pointer   |
|src_rows_cast1_loc_read        | out |    1|   ap_fifo  |   src_rows_cast1_loc   |    pointer   |
|src_cols_cast2_loc_dout        |  in |   12|   ap_fifo  |   src_cols_cast2_loc   |    pointer   |
|src_cols_cast2_loc_empty_n     |  in |    1|   ap_fifo  |   src_cols_cast2_loc   |    pointer   |
|src_cols_cast2_loc_read        | out |    1|   ap_fifo  |   src_cols_cast2_loc   |    pointer   |
|src_rows_cast1_loc_out_din     | out |   12|   ap_fifo  | src_rows_cast1_loc_out |    pointer   |
|src_rows_cast1_loc_out_full_n  |  in |    1|   ap_fifo  | src_rows_cast1_loc_out |    pointer   |
|src_rows_cast1_loc_out_write   | out |    1|   ap_fifo  | src_rows_cast1_loc_out |    pointer   |
|src_cols_cast2_loc_out_din     | out |   12|   ap_fifo  | src_cols_cast2_loc_out |    pointer   |
|src_cols_cast2_loc_out_full_n  |  in |    1|   ap_fifo  | src_cols_cast2_loc_out |    pointer   |
|src_cols_cast2_loc_out_write   | out |    1|   ap_fifo  | src_cols_cast2_loc_out |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

