// Seed: 1441003414
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  initial if (1) id_6 -= 1'b0 - -1;
endmodule
module module_1 #(
    parameter id_19 = 32'd24,
    parameter id_2  = 32'd39,
    parameter id_20 = 32'd59,
    parameter id_7  = 32'd63,
    parameter id_9  = 32'd18
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13[1 : id_2+1'h0],
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    id_24[id_7 :-1?1 : id_19],
    id_25,
    id_26
);
  inout wire id_26;
  inout logic [7:0] id_25;
  input logic [7:0] id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire _id_20;
  output wire _id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout logic [7:0] id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire _id_9;
  inout logic [7:0] id_8;
  input wire _id_7;
  output wire id_6;
  inout uwire id_5;
  inout wire id_4;
  input wire id_3;
  input wire _id_2;
  module_0 modCall_1 (
      id_1,
      id_14,
      id_5,
      id_3,
      id_1,
      id_6,
      id_15,
      id_21,
      id_1
  );
  inout wire id_1;
  assign id_5 = 1;
  assign id_25[id_20-1 :-1'b0][id_9] = id_24;
  assign id_8[id_2 :-1]["" :-1] = -1;
endmodule
