// Seed: 437141034
module module_0 (
    output wor id_0,
    input supply0 id_1
);
  wire id_3;
  assign module_1.id_12 = 0;
endmodule
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wand module_1,
    output supply1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output tri id_9,
    input wand id_10,
    output supply1 id_11,
    input wand id_12,
    input wire id_13
);
  assign id_8 = ~id_4 ? 1'd0 : 1;
  module_0 modCall_1 (
      id_11,
      id_4
  );
endmodule
