/*
 *
 * Automatically generated file; DO NOT EDIT.
 * Zephyr Kernel Configuration
 *
 */
#define CONFIG_UART_CONSOLE_ON_DEV_NAME "UART_0"
#define CONFIG_NUM_PREEMPT_PRIORITIES 15
#define CONFIG_NUM_COOP_PRIORITIES 16
#define CONFIG_ZTEST_STACKSIZE 1024
#define CONFIG_SPI_0_IRQ_PRI 1
#define CONFIG_KERNEL_BIN_NAME "zephyr"
#define CONFIG_PRINTK 1
#define CONFIG_MULTITHREADING 1
#define CONFIG_ARCH "riscv32"
#define CONFIG_CONSOLE_INPUT_MAX_LINE_LEN 128
#define CONFIG_RISCV_SOC_INTERRUPT_INIT 1
#define CONFIG_UART_NS16550_PORT_0_OPTIONS 0
#define CONFIG_SERIAL_HAS_DRIVER 1
#define CONFIG_SPI_0_NAME "SPI_0"
#define CONFIG_NUM_PIPE_ASYNC_MSGS 10
#define CONFIG_SPI 1
#define CONFIG_CONSOLE_HAS_DRIVER 1
#define CONFIG_TIMESLICE_SIZE 0
#define CONFIG_ATOMIC_OPERATIONS_C 1
#define CONFIG_ARCH_DEFCONFIG "arch/riscv32/defconfig"
#define CONFIG_UART_NS16550 1
#define CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC 50000000
#define CONFIG_RISCV32 1
#define CONFIG_NUM_MBOX_ASYNC_MSGS 10
#define CONFIG_TEST_EXTRA_STACKSIZE 0
#define CONFIG_BOOT_BANNER 1
#define CONFIG_UART_NS16550_PORT_0_NAME "UART_0"
#define CONFIG_INCLUDE_RESET_VECTOR 1
#define CONFIG_SPI_LEGACY_API 1
#define CONFIG_SPI_INIT_PRIORITY 70
#define CONFIG_TIMESLICING 1
#define CONFIG_TIMESLICE_PRIORITY 0
#define CONFIG_COMPILER_OPT ""
#define CONFIG_COOP_ENABLED 1
#define CONFIG_ZTEST 1
#define CONFIG_EARLY_CONSOLE 1
#define CONFIG_SPI_PPU 1
#define CONFIG_TOOLCHAIN_VARIANT ""
#define CONFIG_IDLE_STACK_SIZE 512
#define CONFIG_GEN_IRQ_START_VECTOR 0
#define CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE 1024
#define CONFIG_BOARD "artix7_ppu"
#define CONFIG_PRIORITY_CEILING 0
#define CONFIG_CONSOLE 1
#define CONFIG_SPI_0_DEFAULT_CFG 0x80
#define CONFIG_SPI_0 1
#define CONFIG_RISCV_SOC_CONTEXT_SAVE 1
#define CONFIG_HEAP_MEM_POOL_SIZE 0
#define CONFIG_DTCM_SIZE 0x800000
#define CONFIG_ITCM_BASE_ADDRESS 0x50000000
#define CONFIG_ITCM_SIZE 0x800000
#define CONFIG_ISR_STACK_SIZE 2048
#define CONFIG_GPIO 1
#define CONFIG_SYS_CLOCK_EXISTS 1
#define CONFIG_RISCV_HAS_CPU_IDLE 1
#define CONFIG_PPU_TIMER 1
#define CONFIG_SERIAL 1
#define CONFIG_APPLICATION_INIT_PRIORITY 90
#define CONFIG_UART_NS16550_PORT_0_IRQ_PRI 0
#define CONFIG_BUILD_TIMESTAMP 1
#define CONFIG_OFFLOAD_WORKQUEUE_STACK_SIZE 1024
#define CONFIG_UART_CONSOLE_INIT_PRIORITY 60
#define CONFIG_ERRNO 1
#define CONFIG_OFFLOAD_WORKQUEUE_PRIORITY -1
#define CONFIG_UART_NS16750 1
#define CONFIG_NUM_IRQS 32
#define CONFIG_BOARD_ARTIX7_PPU 1
#define CONFIG_PREEMPT_ENABLED 1
#define CONFIG_SYS_CLOCK_TICKS_PER_SEC 100
#define CONFIG_DTCM_BASE_ADDRESS 0x51000000
#define CONFIG_KERNEL_INIT_PRIORITY_DEFAULT 40
#define CONFIG_SYSTEM_WORKQUEUE_PRIORITY -1
#define CONFIG_GPIO_PPU 1
#define CONFIG_MAIN_STACK_SIZE 1024
#define CONFIG_KERNEL_INIT_PRIORITY_DEVICE 50
#define CONFIG_UART_NS16550_PORT_0 1
#define CONFIG_SERIAL_SUPPORT_INTERRUPT 1
#define CONFIG_ZTEST_ASSERT_VERBOSE 1
#define CONFIG_SYSTEM_CLOCK_INIT_PRIORITY 0
#define CONFIG_SOC_RISCV32_PPU 1
#define CONFIG_KERNEL_INIT_PRIORITY_OBJECTS 30
#define CONFIG_SPI_0_DEFAULT_BAUD_RATE 500000
#define CONFIG_GEN_ISR_TABLES 1
#define CONFIG_TEXT_SECTION_OFFSET 0x0
#define CONFIG_MAIN_THREAD_PRIORITY 0
#define CONFIG_UART_NS16550_PORT_0_BAUD_RATE 62500
#define CONFIG_GEN_SW_ISR_TABLE 1
#define CONFIG_CROSS_COMPILE ""
#define CONFIG_SOC "ppu"
#define CONFIG_UART_CONSOLE 1
#define CONFIG_SYS_LOG_IEEE802154_DRIVER_LEVEL 0
#define CONFIG_MEM_POOL_SPLIT_BEFORE_DEFRAG 1
