============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 17:55:29 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6210 instances
RUN-0007 : 2440 luts, 2187 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7356 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4921 nets have 2 pins
RUN-1001 : 1508 nets have [3 - 5] pins
RUN-1001 : 763 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1395     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6208 instances, 2440 luts, 2187 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1802 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29398, tnet num: 7354, tinst num: 6208, tnode num: 36577, tedge num: 48559.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.163569s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (100.7%)

RUN-1004 : used memory is 269 MB, reserved memory is 249 MB, peak memory is 269 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7354 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.314410s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.82008e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6208.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.23015e+06, overlap = 49.5
PHY-3002 : Step(2): len = 1.04335e+06, overlap = 43.2188
PHY-3002 : Step(3): len = 632825, overlap = 67.3125
PHY-3002 : Step(4): len = 538729, overlap = 77.0312
PHY-3002 : Step(5): len = 454674, overlap = 86.1562
PHY-3002 : Step(6): len = 400353, overlap = 105.688
PHY-3002 : Step(7): len = 348292, overlap = 144.531
PHY-3002 : Step(8): len = 322902, overlap = 159.562
PHY-3002 : Step(9): len = 275585, overlap = 168.625
PHY-3002 : Step(10): len = 248953, overlap = 193.688
PHY-3002 : Step(11): len = 232153, overlap = 232.812
PHY-3002 : Step(12): len = 214428, overlap = 234.625
PHY-3002 : Step(13): len = 202171, overlap = 259.219
PHY-3002 : Step(14): len = 188612, overlap = 276.562
PHY-3002 : Step(15): len = 180093, overlap = 286.531
PHY-3002 : Step(16): len = 171308, overlap = 291.094
PHY-3002 : Step(17): len = 164241, overlap = 297.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02731e-05
PHY-3002 : Step(18): len = 176155, overlap = 267.062
PHY-3002 : Step(19): len = 185060, overlap = 247.656
PHY-3002 : Step(20): len = 190769, overlap = 182.156
PHY-3002 : Step(21): len = 204880, overlap = 164.094
PHY-3002 : Step(22): len = 204455, overlap = 121.594
PHY-3002 : Step(23): len = 208649, overlap = 106.25
PHY-3002 : Step(24): len = 205988, overlap = 96.0938
PHY-3002 : Step(25): len = 198468, overlap = 79.25
PHY-3002 : Step(26): len = 195496, overlap = 76.2188
PHY-3002 : Step(27): len = 191559, overlap = 63.2188
PHY-3002 : Step(28): len = 187990, overlap = 69.4062
PHY-3002 : Step(29): len = 184377, overlap = 67.0938
PHY-3002 : Step(30): len = 178181, overlap = 75.9062
PHY-3002 : Step(31): len = 176840, overlap = 74
PHY-3002 : Step(32): len = 176232, overlap = 62.0938
PHY-3002 : Step(33): len = 171655, overlap = 63.2812
PHY-3002 : Step(34): len = 170873, overlap = 60.6562
PHY-3002 : Step(35): len = 166259, overlap = 62.6875
PHY-3002 : Step(36): len = 165067, overlap = 59.8125
PHY-3002 : Step(37): len = 162524, overlap = 58.25
PHY-3002 : Step(38): len = 162531, overlap = 58.25
PHY-3002 : Step(39): len = 162389, overlap = 59.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.05463e-05
PHY-3002 : Step(40): len = 162131, overlap = 57.875
PHY-3002 : Step(41): len = 162368, overlap = 57.9375
PHY-3002 : Step(42): len = 162872, overlap = 57.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.10925e-05
PHY-3002 : Step(43): len = 165789, overlap = 53.4062
PHY-3002 : Step(44): len = 167315, overlap = 54.0938
PHY-3002 : Step(45): len = 179420, overlap = 50.4688
PHY-3002 : Step(46): len = 193195, overlap = 42.0312
PHY-3002 : Step(47): len = 186907, overlap = 48.5938
PHY-3002 : Step(48): len = 186196, overlap = 45.8438
PHY-3002 : Step(49): len = 186004, overlap = 48.2812
PHY-3002 : Step(50): len = 186124, overlap = 47.9688
PHY-3002 : Step(51): len = 185927, overlap = 50.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.21851e-05
PHY-3002 : Step(52): len = 185324, overlap = 48.625
PHY-3002 : Step(53): len = 185727, overlap = 48.25
PHY-3002 : Step(54): len = 187241, overlap = 44.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022294s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (280.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7356.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 237552, over cnt = 962(2%), over = 4453, worst = 28
PHY-1001 : End global iterations;  0.387666s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (161.2%)

PHY-1001 : Congestion index: top1 = 61.75, top5 = 43.66, top10 = 35.47, top15 = 30.46.
PHY-3001 : End congestion estimation;  0.520710s wall, 0.671875s user + 0.093750s system = 0.765625s CPU (147.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7354 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.178387s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.3988e-06
PHY-3002 : Step(55): len = 189856, overlap = 57.7812
PHY-3002 : Step(56): len = 189479, overlap = 58.9688
PHY-3002 : Step(57): len = 175373, overlap = 74.4375
PHY-3002 : Step(58): len = 176507, overlap = 79.5625
PHY-3002 : Step(59): len = 167640, overlap = 83.9375
PHY-3002 : Step(60): len = 167028, overlap = 85.5938
PHY-3002 : Step(61): len = 162712, overlap = 91.8125
PHY-3002 : Step(62): len = 162162, overlap = 93.5938
PHY-3002 : Step(63): len = 161542, overlap = 99.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.7976e-06
PHY-3002 : Step(64): len = 159769, overlap = 97.9375
PHY-3002 : Step(65): len = 159780, overlap = 97.5
PHY-3002 : Step(66): len = 159940, overlap = 98.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75952e-05
PHY-3002 : Step(67): len = 166088, overlap = 78.3125
PHY-3002 : Step(68): len = 166892, overlap = 77.3125
PHY-3002 : Step(69): len = 175571, overlap = 68.8125
PHY-3002 : Step(70): len = 177451, overlap = 55.2812
PHY-3002 : Step(71): len = 183532, overlap = 56.9375
PHY-3002 : Step(72): len = 181806, overlap = 56.5312
PHY-3002 : Step(73): len = 181661, overlap = 58
PHY-3002 : Step(74): len = 178357, overlap = 63.0625
PHY-3002 : Step(75): len = 176956, overlap = 62.4375
PHY-3002 : Step(76): len = 176432, overlap = 66.3125
PHY-3002 : Step(77): len = 177051, overlap = 61.2188
PHY-3002 : Step(78): len = 180100, overlap = 47.2188
PHY-3002 : Step(79): len = 182370, overlap = 40.4688
PHY-3002 : Step(80): len = 179017, overlap = 39.625
PHY-3002 : Step(81): len = 178623, overlap = 39.4375
PHY-3002 : Step(82): len = 178302, overlap = 39.9062
PHY-3002 : Step(83): len = 178384, overlap = 41.1875
PHY-3002 : Step(84): len = 178650, overlap = 41.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.51904e-05
PHY-3002 : Step(85): len = 176435, overlap = 42.2188
PHY-3002 : Step(86): len = 176390, overlap = 41.875
PHY-3002 : Step(87): len = 177034, overlap = 40.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.03808e-05
PHY-3002 : Step(88): len = 179956, overlap = 45.2812
PHY-3002 : Step(89): len = 180529, overlap = 45.25
PHY-3002 : Step(90): len = 186972, overlap = 47.5625
PHY-3002 : Step(91): len = 193052, overlap = 41.1562
PHY-3002 : Step(92): len = 189587, overlap = 37.25
PHY-3002 : Step(93): len = 189227, overlap = 37.25
PHY-3002 : Step(94): len = 186638, overlap = 34.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000140762
PHY-3002 : Step(95): len = 191075, overlap = 35.4688
PHY-3002 : Step(96): len = 191764, overlap = 34.875
PHY-3002 : Step(97): len = 205387, overlap = 30.5
PHY-3002 : Step(98): len = 213366, overlap = 34.375
PHY-3002 : Step(99): len = 206241, overlap = 27.9062
PHY-3002 : Step(100): len = 205082, overlap = 28.4062
PHY-3002 : Step(101): len = 203019, overlap = 28.9375
PHY-3002 : Step(102): len = 202748, overlap = 30.3125
PHY-3002 : Step(103): len = 202606, overlap = 29.7188
PHY-3002 : Step(104): len = 200643, overlap = 24.7188
PHY-3002 : Step(105): len = 200057, overlap = 24.3125
PHY-3002 : Step(106): len = 200131, overlap = 24.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000281523
PHY-3002 : Step(107): len = 202108, overlap = 31.0625
PHY-3002 : Step(108): len = 203958, overlap = 31.9375
PHY-3002 : Step(109): len = 209126, overlap = 25.5312
PHY-3002 : Step(110): len = 213246, overlap = 23.9688
PHY-3002 : Step(111): len = 213020, overlap = 22.9688
PHY-3002 : Step(112): len = 212135, overlap = 23.3125
PHY-3002 : Step(113): len = 211966, overlap = 23.0625
PHY-3002 : Step(114): len = 211366, overlap = 22
PHY-3002 : Step(115): len = 210690, overlap = 20.4062
PHY-3002 : Step(116): len = 210235, overlap = 18.9375
PHY-3002 : Step(117): len = 209844, overlap = 16.7812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000536598
PHY-3002 : Step(118): len = 211131, overlap = 15.1562
PHY-3002 : Step(119): len = 214087, overlap = 15.4375
PHY-3002 : Step(120): len = 217717, overlap = 14.5
PHY-3002 : Step(121): len = 219664, overlap = 13.1875
PHY-3002 : Step(122): len = 221933, overlap = 12.0312
PHY-3002 : Step(123): len = 224067, overlap = 11.6562
PHY-3002 : Step(124): len = 225366, overlap = 10.8438
PHY-3002 : Step(125): len = 225697, overlap = 8.25
PHY-3002 : Step(126): len = 225226, overlap = 5.65625
PHY-3002 : Step(127): len = 224311, overlap = 5.21875
PHY-3002 : Step(128): len = 223406, overlap = 4.40625
PHY-3002 : Step(129): len = 221758, overlap = 3.09375
PHY-3002 : Step(130): len = 220674, overlap = 2.78125
PHY-3002 : Step(131): len = 220219, overlap = 2.9375
PHY-3002 : Step(132): len = 219879, overlap = 4.9375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0010732
PHY-3002 : Step(133): len = 221181, overlap = 2.4375
PHY-3002 : Step(134): len = 222163, overlap = 2.15625
PHY-3002 : Step(135): len = 223565, overlap = 3.09375
PHY-3002 : Step(136): len = 225165, overlap = 2.90625
PHY-3002 : Step(137): len = 227336, overlap = 3.03125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00179839
PHY-3002 : Step(138): len = 227990, overlap = 3.03125
PHY-3002 : Step(139): len = 228532, overlap = 2.875
PHY-3002 : Step(140): len = 230558, overlap = 2.53125
PHY-3002 : Step(141): len = 234393, overlap = 2.1875
PHY-3002 : Step(142): len = 236587, overlap = 1.9375
PHY-3002 : Step(143): len = 238954, overlap = 1.71875
PHY-3002 : Step(144): len = 239933, overlap = 1.5625
PHY-3002 : Step(145): len = 240551, overlap = 1.4375
PHY-3002 : Step(146): len = 241003, overlap = 1.3125
PHY-3002 : Step(147): len = 241019, overlap = 0.75
PHY-3002 : Step(148): len = 240747, overlap = 0.5
PHY-3002 : Step(149): len = 240300, overlap = 0
PHY-3002 : Step(150): len = 240103, overlap = 0
PHY-3002 : Step(151): len = 239769, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3/7356.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 282168, over cnt = 937(2%), over = 3828, worst = 31
PHY-1001 : End global iterations;  0.427251s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (179.2%)

PHY-1001 : Congestion index: top1 = 51.90, top5 = 39.01, top10 = 32.66, top15 = 28.53.
PHY-3001 : End congestion estimation;  0.554438s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (163.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7354 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.189914s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000119142
PHY-3002 : Step(152): len = 236594, overlap = 67.1875
PHY-3002 : Step(153): len = 236345, overlap = 59.7812
PHY-3002 : Step(154): len = 232706, overlap = 48.25
PHY-3002 : Step(155): len = 231092, overlap = 46.0938
PHY-3002 : Step(156): len = 227837, overlap = 47.5312
PHY-3002 : Step(157): len = 224541, overlap = 44.125
PHY-3002 : Step(158): len = 221203, overlap = 44.1875
PHY-3002 : Step(159): len = 220172, overlap = 40.9375
PHY-3002 : Step(160): len = 219082, overlap = 43.4688
PHY-3002 : Step(161): len = 217035, overlap = 44.9375
PHY-3002 : Step(162): len = 215859, overlap = 41.6875
PHY-3002 : Step(163): len = 215135, overlap = 41.7188
PHY-3002 : Step(164): len = 215133, overlap = 41.875
PHY-3002 : Step(165): len = 213643, overlap = 39.9375
PHY-3002 : Step(166): len = 212978, overlap = 40.5
PHY-3002 : Step(167): len = 212216, overlap = 37.0312
PHY-3002 : Step(168): len = 211434, overlap = 39.5625
PHY-3002 : Step(169): len = 210796, overlap = 39.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000238283
PHY-3002 : Step(170): len = 214681, overlap = 36.7188
PHY-3002 : Step(171): len = 216422, overlap = 32.3125
PHY-3002 : Step(172): len = 219286, overlap = 30.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000453014
PHY-3002 : Step(173): len = 221098, overlap = 29.9375
PHY-3002 : Step(174): len = 223372, overlap = 30.25
PHY-3002 : Step(175): len = 227032, overlap = 30
PHY-3002 : Step(176): len = 229741, overlap = 26.7812
PHY-3002 : Step(177): len = 230674, overlap = 25.6875
PHY-3002 : Step(178): len = 231338, overlap = 25.8125
PHY-3002 : Step(179): len = 231826, overlap = 25.875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29398, tnet num: 7354, tinst num: 6208, tnode num: 36577, tedge num: 48559.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.229425s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (99.1%)

RUN-1004 : used memory is 311 MB, reserved memory is 293 MB, peak memory is 325 MB
OPT-1001 : Total overflow 209.69 peak overflow 2.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 175/7356.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 289504, over cnt = 961(2%), over = 2976, worst = 18
PHY-1001 : End global iterations;  0.463998s wall, 0.812500s user + 0.156250s system = 0.968750s CPU (208.8%)

PHY-1001 : Congestion index: top1 = 43.88, top5 = 33.53, top10 = 28.78, top15 = 25.96.
PHY-1001 : End incremental global routing;  0.591739s wall, 0.953125s user + 0.156250s system = 1.109375s CPU (187.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7354 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.200417s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (93.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.918035s wall, 1.265625s user + 0.156250s system = 1.421875s CPU (154.9%)

OPT-1001 : Current memory(MB): used = 318, reserve = 300, peak = 325.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5901/7356.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 289504, over cnt = 961(2%), over = 2976, worst = 18
PHY-1002 : len = 300320, over cnt = 521(1%), over = 1280, worst = 12
PHY-1002 : len = 307608, over cnt = 206(0%), over = 506, worst = 11
PHY-1002 : len = 310304, over cnt = 83(0%), over = 183, worst = 8
PHY-1002 : len = 311744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.437730s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (139.2%)

PHY-1001 : Congestion index: top1 = 36.57, top5 = 29.94, top10 = 26.52, top15 = 24.28.
OPT-1001 : End congestion update;  0.550421s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (133.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7354 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.139840s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.6%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.690398s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (126.7%)

OPT-1001 : Current memory(MB): used = 321, reserve = 303, peak = 325.
OPT-1001 : End physical optimization;  2.898764s wall, 3.609375s user + 0.203125s system = 3.812500s CPU (131.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2440 LUT to BLE ...
SYN-4008 : Packed 2440 LUT and 1134 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 531 SEQ with LUT/SLICE
SYN-4006 : 935 single LUT's are left
SYN-4006 : 522 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2962/5563 primitive instances ...
PHY-3001 : End packing;  0.294895s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.7%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3277 instances
RUN-1001 : 1553 mslices, 1552 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6294 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3826 nets have 2 pins
RUN-1001 : 1528 nets have [3 - 5] pins
RUN-1001 : 779 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 3275 instances, 3105 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1063 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 232691, Over = 57
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3124/6294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 300856, over cnt = 414(1%), over = 629, worst = 6
PHY-1002 : len = 302488, over cnt = 242(0%), over = 334, worst = 5
PHY-1002 : len = 304472, over cnt = 85(0%), over = 123, worst = 5
PHY-1002 : len = 305576, over cnt = 28(0%), over = 32, worst = 3
PHY-1002 : len = 305920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.578973s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (159.2%)

PHY-1001 : Congestion index: top1 = 35.65, top5 = 29.49, top10 = 25.76, top15 = 23.55.
PHY-3001 : End congestion estimation;  0.726017s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (146.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25659, tnet num: 6292, tinst num: 3275, tnode num: 30907, tedge num: 44219.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.298121s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (99.9%)

RUN-1004 : used memory is 327 MB, reserved memory is 310 MB, peak memory is 327 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.473364s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.41564e-05
PHY-3002 : Step(180): len = 224962, overlap = 56.25
PHY-3002 : Step(181): len = 221384, overlap = 58.5
PHY-3002 : Step(182): len = 211065, overlap = 70.75
PHY-3002 : Step(183): len = 207577, overlap = 68.25
PHY-3002 : Step(184): len = 205937, overlap = 67.75
PHY-3002 : Step(185): len = 203702, overlap = 71.25
PHY-3002 : Step(186): len = 202275, overlap = 73.25
PHY-3002 : Step(187): len = 201907, overlap = 75.25
PHY-3002 : Step(188): len = 201547, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.83128e-05
PHY-3002 : Step(189): len = 208548, overlap = 63
PHY-3002 : Step(190): len = 210859, overlap = 58.75
PHY-3002 : Step(191): len = 215132, overlap = 53.5
PHY-3002 : Step(192): len = 216666, overlap = 51.25
PHY-3002 : Step(193): len = 218278, overlap = 50
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000136626
PHY-3002 : Step(194): len = 223599, overlap = 48.25
PHY-3002 : Step(195): len = 225880, overlap = 45.25
PHY-3002 : Step(196): len = 230916, overlap = 41.25
PHY-3002 : Step(197): len = 232371, overlap = 38
PHY-3002 : Step(198): len = 232167, overlap = 37.75
PHY-3002 : Step(199): len = 231079, overlap = 38.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.865501s wall, 0.812500s user + 1.500000s system = 2.312500s CPU (267.2%)

PHY-3001 : Trial Legalized: Len = 253076
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 287/6294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 312944, over cnt = 560(1%), over = 924, worst = 9
PHY-1002 : len = 316272, over cnt = 333(0%), over = 498, worst = 9
PHY-1002 : len = 318864, over cnt = 201(0%), over = 294, worst = 4
PHY-1002 : len = 319800, over cnt = 134(0%), over = 198, worst = 4
PHY-1002 : len = 321416, over cnt = 34(0%), over = 46, worst = 3
PHY-1001 : End global iterations;  0.921775s wall, 1.343750s user + 0.031250s system = 1.375000s CPU (149.2%)

PHY-1001 : Congestion index: top1 = 34.05, top5 = 28.33, top10 = 25.62, top15 = 23.86.
PHY-3001 : End congestion estimation;  1.080174s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (141.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.177013s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18285e-05
PHY-3002 : Step(200): len = 242484, overlap = 1.75
PHY-3002 : Step(201): len = 236018, overlap = 8.75
PHY-3002 : Step(202): len = 233237, overlap = 10.5
PHY-3002 : Step(203): len = 232348, overlap = 11.5
PHY-3002 : Step(204): len = 231816, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008877s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.0%)

PHY-3001 : Legalized: Len = 239457, Over = 0
PHY-3001 : Spreading special nets. 25 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022106s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (141.4%)

PHY-3001 : 26 instances has been re-located, deltaX = 4, deltaY = 15, maxDist = 1.
PHY-3001 : Final: Len = 239975, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25659, tnet num: 6292, tinst num: 3275, tnode num: 30907, tedge num: 44219.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.345733s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (99.9%)

RUN-1004 : used memory is 328 MB, reserved memory is 311 MB, peak memory is 337 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2662/6294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 307208, over cnt = 459(1%), over = 674, worst = 7
PHY-1002 : len = 309528, over cnt = 232(0%), over = 301, worst = 5
PHY-1002 : len = 311328, over cnt = 117(0%), over = 142, worst = 3
PHY-1002 : len = 312152, over cnt = 67(0%), over = 78, worst = 3
PHY-1002 : len = 313008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.658760s wall, 1.000000s user + 0.062500s system = 1.062500s CPU (161.3%)

PHY-1001 : Congestion index: top1 = 32.28, top5 = 27.69, top10 = 25.04, top15 = 23.22.
PHY-1001 : End incremental global routing;  0.805096s wall, 1.140625s user + 0.062500s system = 1.203125s CPU (149.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.175570s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.106788s wall, 1.437500s user + 0.062500s system = 1.500000s CPU (135.5%)

OPT-1001 : Current memory(MB): used = 332, reserve = 315, peak = 337.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5326/6294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 313008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042778s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.6%)

PHY-1001 : Congestion index: top1 = 32.28, top5 = 27.69, top10 = 25.04, top15 = 23.22.
OPT-1001 : End congestion update;  0.170308s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (91.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.155639s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.4%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.326086s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (95.8%)

OPT-1001 : Current memory(MB): used = 333, reserve = 317, peak = 337.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.156115s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5326/6294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 313008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045120s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.9%)

PHY-1001 : Congestion index: top1 = 32.28, top5 = 27.69, top10 = 25.04, top15 = 23.22.
PHY-1001 : End incremental global routing;  0.173134s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.196478s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5326/6294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 313008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044445s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (70.3%)

PHY-1001 : Congestion index: top1 = 32.28, top5 = 27.69, top10 = 25.04, top15 = 23.22.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.155674s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.827586
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.682455s wall, 4.062500s user + 0.109375s system = 4.171875s CPU (113.3%)

RUN-1003 : finish command "place" in  22.358967s wall, 40.515625s user + 10.796875s system = 51.312500s CPU (229.5%)

RUN-1004 : used memory is 308 MB, reserved memory is 290 MB, peak memory is 337 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3277 instances
RUN-1001 : 1553 mslices, 1552 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6294 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3826 nets have 2 pins
RUN-1001 : 1528 nets have [3 - 5] pins
RUN-1001 : 779 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25659, tnet num: 6292, tinst num: 3275, tnode num: 30907, tedge num: 44219.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.304547s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.4%)

RUN-1004 : used memory is 326 MB, reserved memory is 309 MB, peak memory is 360 MB
PHY-1001 : 1553 mslices, 1552 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 294976, over cnt = 615(1%), over = 1015, worst = 9
PHY-1002 : len = 297992, over cnt = 411(1%), over = 631, worst = 6
PHY-1002 : len = 302776, over cnt = 163(0%), over = 240, worst = 6
PHY-1002 : len = 305544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.801187s wall, 1.234375s user + 0.078125s system = 1.312500s CPU (163.8%)

PHY-1001 : Congestion index: top1 = 32.33, top5 = 27.33, top10 = 24.74, top15 = 22.97.
PHY-1001 : End global routing;  0.937171s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (153.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 357, reserve = 340, peak = 360.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 611, reserve = 596, peak = 611.
PHY-1001 : End build detailed router design. 3.975407s wall, 3.968750s user + 0.015625s system = 3.984375s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89464, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.441031s wall, 4.421875s user + 0.015625s system = 4.437500s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 644, reserve = 630, peak = 644.
PHY-1001 : End phase 1; 4.447836s wall, 4.421875s user + 0.015625s system = 4.437500s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2380 net; 2.707747s wall, 2.703125s user + 0.000000s system = 2.703125s CPU (99.8%)

PHY-1022 : len = 844000, over cnt = 101(0%), over = 101, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 647, reserve = 634, peak = 647.
PHY-1001 : End initial routed; 11.497151s wall, 19.765625s user + 0.125000s system = 19.890625s CPU (173.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5078(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.687309s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 654, reserve = 640, peak = 654.
PHY-1001 : End phase 2; 13.184528s wall, 21.437500s user + 0.125000s system = 21.562500s CPU (163.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 844000, over cnt = 101(0%), over = 101, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.025087s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 843384, over cnt = 24(0%), over = 24, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.092543s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (219.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 843368, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.066227s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 843424, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.054004s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (231.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5078(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.809591s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (100.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 18 feed throughs used by 18 nets
PHY-1001 : End commit to database; 0.772133s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 687, reserve = 675, peak = 687.
PHY-1001 : End phase 3; 2.990168s wall, 3.062500s user + 0.093750s system = 3.156250s CPU (105.6%)

PHY-1003 : Routed, final wirelength = 843424
PHY-1001 : Current memory(MB): used = 689, reserve = 677, peak = 689.
PHY-1001 : End export database. 0.024532s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.4%)

PHY-1001 : End detail routing;  24.917407s wall, 33.218750s user + 0.250000s system = 33.468750s CPU (134.3%)

RUN-1003 : finish command "route" in  27.429799s wall, 36.156250s user + 0.328125s system = 36.484375s CPU (133.0%)

RUN-1004 : used memory is 655 MB, reserved memory is 643 MB, peak memory is 689 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5359   out of  19600   27.34%
#reg                     2190   out of  19600   11.17%
#le                      5881
  #lut only              3691   out of   5881   62.76%
  #reg only               522   out of   5881    8.88%
  #lut&reg               1668   out of   5881   28.36%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                               Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                    988
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                 183
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                 46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                 38
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_39.q0                         23
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_cam_vga_out/add0_syn_74.q1                         18
#7        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/out_frame_clken_imy_reg_syn_27.f0    10
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_23.f0            9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                     8
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                 0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                 0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5881   |3948    |1411    |2190    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |750    |494     |161     |399     |2       |0       |
|    command1                          |command                                    |50     |49      |0       |44      |0       |0       |
|    control1                          |control_interface                          |95     |59      |24      |51      |0       |0       |
|    data_path1                        |sdr_data_path                              |4      |4       |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |129    |83      |18      |102     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |83      |18      |102     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |26      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |36      |0       |40      |0       |0       |
|    sdram1                            |sdram                                      |3      |3       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |125    |66      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |125    |66      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |23      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |24      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |6      |6       |0       |4       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |113    |65      |44      |26      |0       |0       |
|  u_camera_init                       |camera_init                                |578    |558     |9       |84      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |190    |185     |0       |42      |0       |0       |
|  u_camera_reader                     |camera_reader                              |92     |44      |17      |56      |0       |0       |
|  u_image_process                     |image_process                              |4091   |2550    |1170    |1557    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |178    |125     |45      |79      |2       |0       |
|      u_three_martix_4                |three_martix                               |163    |112     |45      |64      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |175    |117     |45      |79      |2       |0       |
|      u_three_martix_3                |three_martix                               |163    |108     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |923    |640     |249     |245     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |753    |438     |235     |289     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |510    |307     |190     |144     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |89     |59      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |72     |42      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |243    |131     |45      |145     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |715    |433     |235     |270     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |67     |37      |30      |15      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |15      |0       |0       |
|      u_three_martix                  |three_martix                               |222    |130     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |729    |427     |235     |258     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |500    |310     |190     |127     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |35      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |229    |117     |45      |131     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |75     |24      |14      |48      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |359    |209     |92      |163     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |150    |102     |47      |48      |0       |0       |
|      u_three_martix_2                |three_martix                               |209    |107     |45      |115     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |55     |55      |0       |33      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |172    |152     |10      |27      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3745  
    #2          2       664   
    #3          3       550   
    #4          4       266   
    #5        5-10      790   
    #6        11-50     124   
    #7       51-100      9    
    #8       101-500     3    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.006822s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (155.2%)

RUN-1004 : used memory is 655 MB, reserved memory is 644 MB, peak memory is 707 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3275
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6294, pip num: 59684
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 18
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3038 valid insts, and 183163 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.124165s wall, 69.546875s user + 0.546875s system = 70.093750s CPU (1144.5%)

RUN-1004 : used memory is 653 MB, reserved memory is 648 MB, peak memory is 838 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_175529.log"
