<!DOCTYPE html>
<html>
<body>
<header>
    <h1>Kevin Townsend</h1>
    <h2>Computing and Other Things</h2>
<nav><a href="http://krtownsend.com/">Home</a> <a href="http://krtownsend.com/blog.html">blog</a></nav>
</header>

<div id="content">
<article id="about">
<img src="R3_200.jpg" width="200px" style="float:left" cache-control="max-age=60"/>
<p>
Hi, I am Kevin Townsend and unless I have been slow to update this page, I am a grad student at Iowa State University and a member of the Reconfigurable Computing Lab.
</p>
<p>
It can be tricky to explain what I do. I design processors. However, these processors will likely never be manufactured. Instead, I load this processor design onto an FPGA chip. Companies that make chip design tools call FPGA users the cheap seats, because loading a chip design on an FPGA is cheaper than manufacturing a chip. (Meaning they wont spend as much money on design tools.)
</p>
<p>
Two examples of processor designs I have created include a DNA aligner and a sparse matrix vector multiplier (SpMV).
</p>
<p>
Feel free to <a href="mailto:kt@krtownsend.com" target="_blank">email</a> me. I am also present on a few different sites: <a href="http://twitter.com/kevintownsend42" target="_blank">twitter</a>, <a href="http://www.github.com/kevintownsend" target="_blank">github</a>, <a href="http://www.linkedin.com/in/kevintownsend1" target="_blank">LinkedIn</a>, <a href="http://scholar.google.com/citations?user=0wRIvDEAAAAJ" target="_blank">Google Scholar</a>, and <a href="http://www.chess.com/blog/kevintownsend42" target="_blank">chess.com</a>, <a href="http://www.last.fm/user/robotownsend" target="blank">last.fm</a>.
</p>
<article/>
        <article id="publications">
        <h2>Publications<h2>
        <h3>2014</h3>
        <ul>
            <li>O. Attia, T. Johnson, K. Townsend, P. Jones and J. Zambreno, "CyGraph: A Reconfigurable Architecture for Parallel Breadth-First Search", Proceedings of the Reconfigurable Architectures Workshop (RAW), May, 2014.</li>
        </ul>
        <h3>2013</h3>
        <ul>
            <li>T. Zeng, K. Townsend, J. Duan, D.Chen. "A 15-bit binary-weighted current-steering DAC with ordered element matching", Proceedings of the Custom Integrated Circuits Conference (CICC), Sep. 2013.</li>
            <li>K. Townsend and J. Zambreno, "Reduce, Reuse, Recycle (R3): A design methodology for sparse matrix vector multiplication on reconfigurable platforms", Application-Specific Systems, Architectures and Processors (ASAP), Jun. 2013.</li>
        </ul>
        <h3>2012</h3>
        <ul>
            <li>C. Nelson, K. Townsend, B. Rao, P. Jones and J. Zambreno, "Shepard: A fast exact match short read aligner", Formal Methods and Models for Codesign (MEMOCODE), Jul. 2012.</li>
        </ul>
        <article/>
        <article id="press">
        <h2>Press</h2>
        <ul>
            <li><a href="http://www.conveycomputer.com/files/9113/5075/6361/Iowa-State-University-2012-MemoCODE-Conference-design-contest-exact-match-short-read-aligner.pdf" target="_black">Students Win MemoCODE Design Using Convey Computer HC-1</a></li>
            <li><a href="http://www.marketwired.com/press-release/iowa-state-universitystudents-win-memocode-design-contest-using-convey-computer-hc-1679423.htm" target="_black">Iowa State University Students Win MemoCODE Design Contest Using Convey Computer HC-1</a></li>
            <li><a href="http://news.engineering.iastate.edu/2012/07/12/ecpe-students-win-memocode-design-contest/" target="_black">ECpE Students Win MemoCODE Design Conests</a></li>
        </ul>
        </article>
</div>

    </body>
</html>
