{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:51 2019 " "Processing started: Mon Sep 02 11:22:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567412572306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 wdt " "Found entity 1: wdt" {  } { { "wdt.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/wdt.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepgen.v 1 1 " "Found 1 design units, including 1 entities, in source file stepgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepgen " "Found entity 1: stepgen" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led spi_main.v(44) " "Verilog HDL Declaration information at spi_main.v(44): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w spi_main.v(34) " "Verilog HDL Declaration information at spi_main.v(34): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_main " "Found entity 1: spi_main" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/pwm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm.v 1 1 " "Found 1 design units, including 1 entities, in source file rpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpm " "Found entity 1: rpm" {  } { { "rpm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/rpm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_main " "Elaborating entity \"spi_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567412572431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wdt wdt:w " "Elaborating entity \"wdt\" for hierarchy \"wdt:w\"" {  } { { "spi_main.v" "w" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:p " "Elaborating entity \"pwm\" for hierarchy \"pwm:p\"" {  } { { "spi_main.v" "p" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpm rpm:r " "Elaborating entity \"rpm\" for hierarchy \"rpm:r\"" {  } { { "spi_main.v" "r" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepgen stepgen:s0 " "Elaborating entity \"stepgen\" for hierarchy \"stepgen:s0\"" {  } { { "spi_main.v" "s0" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567412573663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567412573694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567412573694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567412573757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:53 2019 " "Processing ended: Mon Sep 02 11:22:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:51 2019 " "Processing started: Mon Sep 02 11:22:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567412572306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 wdt " "Found entity 1: wdt" {  } { { "wdt.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/wdt.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepgen.v 1 1 " "Found 1 design units, including 1 entities, in source file stepgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepgen " "Found entity 1: stepgen" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led spi_main.v(44) " "Verilog HDL Declaration information at spi_main.v(44): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w spi_main.v(34) " "Verilog HDL Declaration information at spi_main.v(34): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_main " "Found entity 1: spi_main" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/pwm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm.v 1 1 " "Found 1 design units, including 1 entities, in source file rpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpm " "Found entity 1: rpm" {  } { { "rpm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/rpm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_main " "Elaborating entity \"spi_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567412572431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wdt wdt:w " "Elaborating entity \"wdt\" for hierarchy \"wdt:w\"" {  } { { "spi_main.v" "w" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:p " "Elaborating entity \"pwm\" for hierarchy \"pwm:p\"" {  } { { "spi_main.v" "p" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpm rpm:r " "Elaborating entity \"rpm\" for hierarchy \"rpm:r\"" {  } { { "spi_main.v" "r" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepgen stepgen:s0 " "Elaborating entity \"stepgen\" for hierarchy \"stepgen:s0\"" {  } { { "spi_main.v" "s0" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567412573663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567412573694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567412573694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567412573757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:53 2019 " "Processing ended: Mon Sep 02 11:22:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412575161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:54 2019 " "Processing started: Mon Sep 02 11:22:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412575161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1567412575161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_fit --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1567412575161 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1567412575254 ""}
{ "Info" "0" "" "Project  = spi_cpld_driver" {  } {  } 0 0 "Project  = spi_cpld_driver" 0 0 "Fitter" 0 0 1567412575254 ""}
{ "Info" "0" "" "Revision = spi_cpld_driver" {  } {  } 0 0 "Revision = spi_cpld_driver" 0 0 "Fitter" 0 0 1567412575254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:51 2019 " "Processing started: Mon Sep 02 11:22:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567412572306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 wdt " "Found entity 1: wdt" {  } { { "wdt.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/wdt.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepgen.v 1 1 " "Found 1 design units, including 1 entities, in source file stepgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepgen " "Found entity 1: stepgen" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led spi_main.v(44) " "Verilog HDL Declaration information at spi_main.v(44): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w spi_main.v(34) " "Verilog HDL Declaration information at spi_main.v(34): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_main " "Found entity 1: spi_main" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/pwm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm.v 1 1 " "Found 1 design units, including 1 entities, in source file rpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpm " "Found entity 1: rpm" {  } { { "rpm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/rpm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_main " "Elaborating entity \"spi_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567412572431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wdt wdt:w " "Elaborating entity \"wdt\" for hierarchy \"wdt:w\"" {  } { { "spi_main.v" "w" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:p " "Elaborating entity \"pwm\" for hierarchy \"pwm:p\"" {  } { { "spi_main.v" "p" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpm rpm:r " "Elaborating entity \"rpm\" for hierarchy \"rpm:r\"" {  } { { "spi_main.v" "r" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepgen stepgen:s0 " "Elaborating entity \"stepgen\" for hierarchy \"stepgen:s0\"" {  } { { "spi_main.v" "s0" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567412573663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567412573694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567412573694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567412573757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:53 2019 " "Processing ended: Mon Sep 02 11:22:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1567412575317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi_cpld_driver EPM570T100C5 " "Selected device EPM570T100C5 for design \"spi_cpld_driver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567412575332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567412575457 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567412575597 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 48 " "No exact pin location assignment(s) for 11 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[9\] " "Pin dout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[9] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[10\] " "Pin dout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[10] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[11\] " "Pin dout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[11] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[12\] " "Pin dout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[12] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[13\] " "Pin dout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[13] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[14\] " "Pin dout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[15\] " "Pin dout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[15\] " "Pin din\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[14\] " "Pin din\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[13\] " "Pin din\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[13\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[12\] " "Pin din\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[12\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1567412575613 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.out.sdc " "Reading SDC File: 'spi_cpld_driver.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575691 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.sdc " "Reading SDC File: 'spi_cpld_driver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1567412575707 "|spi_main|div2048[0]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK " "Virtual clock CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000          clk " "  25.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000          CLK " "  80.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          SCK " " 100.000          SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575722 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 64 " "Automatically promoted signal \"clk\" to use Global clock in PIN 64" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 40 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "WideAnd0 Global clock " "Automatically promoted signal \"WideAnd0\" to use Global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "WideNor0 Global clock " "Automatically promoted some destinations of signal \"WideNor0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED " "Destination \"LED\" may be non-global or may not use global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01~4 " "Destination \"stepgen:s0\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01 " "Destination \"stepgen:s0\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01~4 " "Destination \"stepgen:s1\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01 " "Destination \"stepgen:s1\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01~4 " "Destination \"stepgen:s2\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01 " "Destination \"stepgen:s2\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01~4 " "Destination \"stepgen:s3\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01 " "Destination \"stepgen:s3\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|position\[11\]~12 " "Destination \"stepgen:s0\|position\[11\]~12\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 56 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1567412575738 ""}  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 70 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1567412575769 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1567412575769 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 4 7 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 4 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 24 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 25 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412575863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567412575972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567412576424 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567412576845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1567412577189 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567412577189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567412577407 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567412577547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:57 2019 " "Processing ended: Mon Sep 02 11:22:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567412577657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:51 2019 " "Processing started: Mon Sep 02 11:22:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567412572306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 wdt " "Found entity 1: wdt" {  } { { "wdt.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/wdt.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepgen.v 1 1 " "Found 1 design units, including 1 entities, in source file stepgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepgen " "Found entity 1: stepgen" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led spi_main.v(44) " "Verilog HDL Declaration information at spi_main.v(44): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w spi_main.v(34) " "Verilog HDL Declaration information at spi_main.v(34): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_main " "Found entity 1: spi_main" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/pwm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm.v 1 1 " "Found 1 design units, including 1 entities, in source file rpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpm " "Found entity 1: rpm" {  } { { "rpm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/rpm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_main " "Elaborating entity \"spi_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567412572431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wdt wdt:w " "Elaborating entity \"wdt\" for hierarchy \"wdt:w\"" {  } { { "spi_main.v" "w" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:p " "Elaborating entity \"pwm\" for hierarchy \"pwm:p\"" {  } { { "spi_main.v" "p" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpm rpm:r " "Elaborating entity \"rpm\" for hierarchy \"rpm:r\"" {  } { { "spi_main.v" "r" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepgen stepgen:s0 " "Elaborating entity \"stepgen\" for hierarchy \"stepgen:s0\"" {  } { { "spi_main.v" "s0" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567412573663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567412573694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567412573694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567412573757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:53 2019 " "Processing ended: Mon Sep 02 11:22:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1567412575317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi_cpld_driver EPM570T100C5 " "Selected device EPM570T100C5 for design \"spi_cpld_driver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567412575332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567412575457 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567412575597 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 48 " "No exact pin location assignment(s) for 11 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[9\] " "Pin dout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[9] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[10\] " "Pin dout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[10] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[11\] " "Pin dout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[11] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[12\] " "Pin dout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[12] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[13\] " "Pin dout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[13] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[14\] " "Pin dout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[15\] " "Pin dout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[15\] " "Pin din\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[14\] " "Pin din\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[13\] " "Pin din\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[13\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[12\] " "Pin din\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[12\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1567412575613 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.out.sdc " "Reading SDC File: 'spi_cpld_driver.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575691 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.sdc " "Reading SDC File: 'spi_cpld_driver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1567412575707 "|spi_main|div2048[0]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK " "Virtual clock CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000          clk " "  25.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000          CLK " "  80.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          SCK " " 100.000          SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575722 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 64 " "Automatically promoted signal \"clk\" to use Global clock in PIN 64" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 40 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "WideAnd0 Global clock " "Automatically promoted signal \"WideAnd0\" to use Global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "WideNor0 Global clock " "Automatically promoted some destinations of signal \"WideNor0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED " "Destination \"LED\" may be non-global or may not use global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01~4 " "Destination \"stepgen:s0\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01 " "Destination \"stepgen:s0\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01~4 " "Destination \"stepgen:s1\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01 " "Destination \"stepgen:s1\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01~4 " "Destination \"stepgen:s2\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01 " "Destination \"stepgen:s2\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01~4 " "Destination \"stepgen:s3\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01 " "Destination \"stepgen:s3\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|position\[11\]~12 " "Destination \"stepgen:s0\|position\[11\]~12\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 56 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1567412575738 ""}  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 70 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1567412575769 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1567412575769 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 4 7 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 4 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 24 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 25 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412575863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567412575972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567412576424 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567412576845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1567412577189 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567412577189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567412577407 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567412577547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:57 2019 " "Processing ended: Mon Sep 02 11:22:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567412577657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1567412578827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412578827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:58 2019 " "Processing started: Mon Sep 02 11:22:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412578827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1567412578827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1567412578827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:51 2019 " "Processing started: Mon Sep 02 11:22:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567412572306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 wdt " "Found entity 1: wdt" {  } { { "wdt.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/wdt.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepgen.v 1 1 " "Found 1 design units, including 1 entities, in source file stepgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepgen " "Found entity 1: stepgen" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led spi_main.v(44) " "Verilog HDL Declaration information at spi_main.v(44): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w spi_main.v(34) " "Verilog HDL Declaration information at spi_main.v(34): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_main " "Found entity 1: spi_main" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/pwm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm.v 1 1 " "Found 1 design units, including 1 entities, in source file rpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpm " "Found entity 1: rpm" {  } { { "rpm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/rpm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_main " "Elaborating entity \"spi_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567412572431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wdt wdt:w " "Elaborating entity \"wdt\" for hierarchy \"wdt:w\"" {  } { { "spi_main.v" "w" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:p " "Elaborating entity \"pwm\" for hierarchy \"pwm:p\"" {  } { { "spi_main.v" "p" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpm rpm:r " "Elaborating entity \"rpm\" for hierarchy \"rpm:r\"" {  } { { "spi_main.v" "r" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepgen stepgen:s0 " "Elaborating entity \"stepgen\" for hierarchy \"stepgen:s0\"" {  } { { "spi_main.v" "s0" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567412573663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567412573694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567412573694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567412573757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:53 2019 " "Processing ended: Mon Sep 02 11:22:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1567412575317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi_cpld_driver EPM570T100C5 " "Selected device EPM570T100C5 for design \"spi_cpld_driver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567412575332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567412575457 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567412575597 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 48 " "No exact pin location assignment(s) for 11 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[9\] " "Pin dout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[9] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[10\] " "Pin dout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[10] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[11\] " "Pin dout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[11] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[12\] " "Pin dout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[12] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[13\] " "Pin dout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[13] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[14\] " "Pin dout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[15\] " "Pin dout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[15\] " "Pin din\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[14\] " "Pin din\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[13\] " "Pin din\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[13\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[12\] " "Pin din\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[12\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1567412575613 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.out.sdc " "Reading SDC File: 'spi_cpld_driver.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575691 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.sdc " "Reading SDC File: 'spi_cpld_driver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1567412575707 "|spi_main|div2048[0]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK " "Virtual clock CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000          clk " "  25.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000          CLK " "  80.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          SCK " " 100.000          SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575722 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 64 " "Automatically promoted signal \"clk\" to use Global clock in PIN 64" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 40 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "WideAnd0 Global clock " "Automatically promoted signal \"WideAnd0\" to use Global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "WideNor0 Global clock " "Automatically promoted some destinations of signal \"WideNor0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED " "Destination \"LED\" may be non-global or may not use global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01~4 " "Destination \"stepgen:s0\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01 " "Destination \"stepgen:s0\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01~4 " "Destination \"stepgen:s1\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01 " "Destination \"stepgen:s1\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01~4 " "Destination \"stepgen:s2\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01 " "Destination \"stepgen:s2\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01~4 " "Destination \"stepgen:s3\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01 " "Destination \"stepgen:s3\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|position\[11\]~12 " "Destination \"stepgen:s0\|position\[11\]~12\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 56 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1567412575738 ""}  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 70 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1567412575769 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1567412575769 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 4 7 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 4 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 24 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 25 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412575863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567412575972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567412576424 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567412576845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1567412577189 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567412577189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567412577407 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567412577547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:57 2019 " "Processing ended: Mon Sep 02 11:22:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567412577657 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1567412579123 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1567412579139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:59 2019 " "Processing ended: Mon Sep 02 11:22:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1567412579373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:51 2019 " "Processing started: Mon Sep 02 11:22:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567412572306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 wdt " "Found entity 1: wdt" {  } { { "wdt.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/wdt.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepgen.v 1 1 " "Found 1 design units, including 1 entities, in source file stepgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepgen " "Found entity 1: stepgen" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led spi_main.v(44) " "Verilog HDL Declaration information at spi_main.v(44): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w spi_main.v(34) " "Verilog HDL Declaration information at spi_main.v(34): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_main " "Found entity 1: spi_main" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/pwm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm.v 1 1 " "Found 1 design units, including 1 entities, in source file rpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpm " "Found entity 1: rpm" {  } { { "rpm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/rpm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_main " "Elaborating entity \"spi_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567412572431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wdt wdt:w " "Elaborating entity \"wdt\" for hierarchy \"wdt:w\"" {  } { { "spi_main.v" "w" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:p " "Elaborating entity \"pwm\" for hierarchy \"pwm:p\"" {  } { { "spi_main.v" "p" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpm rpm:r " "Elaborating entity \"rpm\" for hierarchy \"rpm:r\"" {  } { { "spi_main.v" "r" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepgen stepgen:s0 " "Elaborating entity \"stepgen\" for hierarchy \"stepgen:s0\"" {  } { { "spi_main.v" "s0" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567412573663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567412573694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567412573694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567412573757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:53 2019 " "Processing ended: Mon Sep 02 11:22:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1567412575317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi_cpld_driver EPM570T100C5 " "Selected device EPM570T100C5 for design \"spi_cpld_driver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567412575332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567412575457 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567412575597 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 48 " "No exact pin location assignment(s) for 11 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[9\] " "Pin dout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[9] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[10\] " "Pin dout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[10] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[11\] " "Pin dout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[11] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[12\] " "Pin dout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[12] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[13\] " "Pin dout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[13] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[14\] " "Pin dout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[15\] " "Pin dout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[15\] " "Pin din\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[14\] " "Pin din\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[13\] " "Pin din\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[13\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[12\] " "Pin din\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[12\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1567412575613 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.out.sdc " "Reading SDC File: 'spi_cpld_driver.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575691 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.sdc " "Reading SDC File: 'spi_cpld_driver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1567412575707 "|spi_main|div2048[0]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK " "Virtual clock CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000          clk " "  25.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000          CLK " "  80.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          SCK " " 100.000          SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575722 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 64 " "Automatically promoted signal \"clk\" to use Global clock in PIN 64" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 40 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "WideAnd0 Global clock " "Automatically promoted signal \"WideAnd0\" to use Global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "WideNor0 Global clock " "Automatically promoted some destinations of signal \"WideNor0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED " "Destination \"LED\" may be non-global or may not use global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01~4 " "Destination \"stepgen:s0\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01 " "Destination \"stepgen:s0\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01~4 " "Destination \"stepgen:s1\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01 " "Destination \"stepgen:s1\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01~4 " "Destination \"stepgen:s2\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01 " "Destination \"stepgen:s2\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01~4 " "Destination \"stepgen:s3\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01 " "Destination \"stepgen:s3\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|position\[11\]~12 " "Destination \"stepgen:s0\|position\[11\]~12\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 56 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1567412575738 ""}  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 70 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1567412575769 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1567412575769 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 4 7 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 4 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 24 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 25 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412575863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567412575972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567412576424 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567412576845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1567412577189 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567412577189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567412577407 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567412577547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:57 2019 " "Processing ended: Mon Sep 02 11:22:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567412577657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412578827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412578827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:58 2019 " "Processing started: Mon Sep 02 11:22:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412578827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1567412578827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1567412578827 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1567412579123 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1567412579139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:59 2019 " "Processing ended: Mon Sep 02 11:22:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1567412579373 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1567412580028 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1567412580730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:23:00 2019 " "Processing started: Mon Sep 02 11:23:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spi_cpld_driver -c spi_cpld_driver " "Command: quartus_sta spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1567412580824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567412580996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567412581043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567412581043 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1567412581105 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1567412581682 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.out.sdc " "Reading SDC File: 'spi_cpld_driver.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1567412581776 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.sdc " "Reading SDC File: 'spi_cpld_driver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1567412581792 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1567412581792 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1567412581838 "|spi_main|div2048[0]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK " "Virtual clock CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1567412581838 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1567412581854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.545 " "Worst-case setup slack is 7.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.545         0.000 clk  " "    7.545         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.390 " "Worst-case hold slack is 1.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.390         0.000 clk  " "    1.390         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567412581916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567412581932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 12.234 " "Worst-case minimum pulse width slack is 12.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.234         0.000 clk  " "   12.234         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.711         0.000 SCK  " "   96.711         0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1567412582026 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567412582057 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567412582057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412582150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:23:02 2019 " "Processing ended: Mon Sep 02 11:23:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:51 2019 " "Processing started: Mon Sep 02 11:22:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567412572306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 wdt " "Found entity 1: wdt" {  } { { "wdt.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/wdt.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepgen.v 1 1 " "Found 1 design units, including 1 entities, in source file stepgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepgen " "Found entity 1: stepgen" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led spi_main.v(44) " "Verilog HDL Declaration information at spi_main.v(44): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w spi_main.v(34) " "Verilog HDL Declaration information at spi_main.v(34): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_main " "Found entity 1: spi_main" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/pwm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm.v 1 1 " "Found 1 design units, including 1 entities, in source file rpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpm " "Found entity 1: rpm" {  } { { "rpm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/rpm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_main " "Elaborating entity \"spi_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567412572431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wdt wdt:w " "Elaborating entity \"wdt\" for hierarchy \"wdt:w\"" {  } { { "spi_main.v" "w" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:p " "Elaborating entity \"pwm\" for hierarchy \"pwm:p\"" {  } { { "spi_main.v" "p" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpm rpm:r " "Elaborating entity \"rpm\" for hierarchy \"rpm:r\"" {  } { { "spi_main.v" "r" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepgen stepgen:s0 " "Elaborating entity \"stepgen\" for hierarchy \"stepgen:s0\"" {  } { { "spi_main.v" "s0" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567412573663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567412573694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567412573694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567412573757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:53 2019 " "Processing ended: Mon Sep 02 11:22:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1567412575317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi_cpld_driver EPM570T100C5 " "Selected device EPM570T100C5 for design \"spi_cpld_driver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567412575332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567412575457 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567412575597 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 48 " "No exact pin location assignment(s) for 11 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[9\] " "Pin dout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[9] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[10\] " "Pin dout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[10] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[11\] " "Pin dout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[11] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[12\] " "Pin dout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[12] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[13\] " "Pin dout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[13] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[14\] " "Pin dout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[15\] " "Pin dout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[15\] " "Pin din\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[14\] " "Pin din\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[13\] " "Pin din\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[13\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[12\] " "Pin din\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[12\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1567412575613 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.out.sdc " "Reading SDC File: 'spi_cpld_driver.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575691 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.sdc " "Reading SDC File: 'spi_cpld_driver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1567412575707 "|spi_main|div2048[0]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK " "Virtual clock CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000          clk " "  25.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000          CLK " "  80.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          SCK " " 100.000          SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575722 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 64 " "Automatically promoted signal \"clk\" to use Global clock in PIN 64" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 40 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "WideAnd0 Global clock " "Automatically promoted signal \"WideAnd0\" to use Global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "WideNor0 Global clock " "Automatically promoted some destinations of signal \"WideNor0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED " "Destination \"LED\" may be non-global or may not use global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01~4 " "Destination \"stepgen:s0\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01 " "Destination \"stepgen:s0\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01~4 " "Destination \"stepgen:s1\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01 " "Destination \"stepgen:s1\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01~4 " "Destination \"stepgen:s2\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01 " "Destination \"stepgen:s2\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01~4 " "Destination \"stepgen:s3\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01 " "Destination \"stepgen:s3\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|position\[11\]~12 " "Destination \"stepgen:s0\|position\[11\]~12\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 56 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1567412575738 ""}  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 70 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1567412575769 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1567412575769 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 4 7 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 4 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 24 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 25 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412575863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567412575972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567412576424 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567412576845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1567412577189 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567412577189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567412577407 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567412577547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:57 2019 " "Processing ended: Mon Sep 02 11:22:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567412577657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412578827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412578827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:58 2019 " "Processing started: Mon Sep 02 11:22:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412578827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1567412578827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1567412578827 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1567412579123 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1567412579139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:59 2019 " "Processing ended: Mon Sep 02 11:22:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1567412579373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412580730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:23:00 2019 " "Processing started: Mon Sep 02 11:23:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spi_cpld_driver -c spi_cpld_driver " "Command: quartus_sta spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1567412580824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567412580996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567412581043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567412581043 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1567412581105 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1567412581682 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.out.sdc " "Reading SDC File: 'spi_cpld_driver.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1567412581776 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.sdc " "Reading SDC File: 'spi_cpld_driver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1567412581792 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1567412581792 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1567412581838 "|spi_main|div2048[0]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK " "Virtual clock CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1567412581838 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1567412581854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.545 " "Worst-case setup slack is 7.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.545         0.000 clk  " "    7.545         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.390 " "Worst-case hold slack is 1.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.390         0.000 clk  " "    1.390         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567412581916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567412581932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 12.234 " "Worst-case minimum pulse width slack is 12.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.234         0.000 clk  " "   12.234         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.711         0.000 SCK  " "   96.711         0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1567412582026 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567412582057 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567412582057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412582150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:23:02 2019 " "Processing ended: Mon Sep 02 11:23:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412583352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412583352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:23:03 2019 " "Processing started: Mon Sep 02 11:23:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412583352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412583352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_eda --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412583352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:51 2019 " "Processing started: Mon Sep 02 11:22:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567412572306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 wdt " "Found entity 1: wdt" {  } { { "wdt.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/wdt.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepgen.v 1 1 " "Found 1 design units, including 1 entities, in source file stepgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepgen " "Found entity 1: stepgen" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led spi_main.v(44) " "Verilog HDL Declaration information at spi_main.v(44): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w spi_main.v(34) " "Verilog HDL Declaration information at spi_main.v(34): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_main " "Found entity 1: spi_main" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/pwm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm.v 1 1 " "Found 1 design units, including 1 entities, in source file rpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpm " "Found entity 1: rpm" {  } { { "rpm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/rpm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_main " "Elaborating entity \"spi_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567412572431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wdt wdt:w " "Elaborating entity \"wdt\" for hierarchy \"wdt:w\"" {  } { { "spi_main.v" "w" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:p " "Elaborating entity \"pwm\" for hierarchy \"pwm:p\"" {  } { { "spi_main.v" "p" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpm rpm:r " "Elaborating entity \"rpm\" for hierarchy \"rpm:r\"" {  } { { "spi_main.v" "r" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepgen stepgen:s0 " "Elaborating entity \"stepgen\" for hierarchy \"stepgen:s0\"" {  } { { "spi_main.v" "s0" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567412573663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567412573694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567412573694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567412573757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:53 2019 " "Processing ended: Mon Sep 02 11:22:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1567412575317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi_cpld_driver EPM570T100C5 " "Selected device EPM570T100C5 for design \"spi_cpld_driver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567412575332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567412575457 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567412575597 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 48 " "No exact pin location assignment(s) for 11 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[9\] " "Pin dout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[9] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[10\] " "Pin dout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[10] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[11\] " "Pin dout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[11] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[12\] " "Pin dout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[12] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[13\] " "Pin dout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[13] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[14\] " "Pin dout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[15\] " "Pin dout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[15\] " "Pin din\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[14\] " "Pin din\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[13\] " "Pin din\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[13\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[12\] " "Pin din\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[12\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1567412575613 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.out.sdc " "Reading SDC File: 'spi_cpld_driver.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575691 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.sdc " "Reading SDC File: 'spi_cpld_driver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1567412575707 "|spi_main|div2048[0]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK " "Virtual clock CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000          clk " "  25.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000          CLK " "  80.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          SCK " " 100.000          SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575722 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 64 " "Automatically promoted signal \"clk\" to use Global clock in PIN 64" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 40 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "WideAnd0 Global clock " "Automatically promoted signal \"WideAnd0\" to use Global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "WideNor0 Global clock " "Automatically promoted some destinations of signal \"WideNor0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED " "Destination \"LED\" may be non-global or may not use global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01~4 " "Destination \"stepgen:s0\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01 " "Destination \"stepgen:s0\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01~4 " "Destination \"stepgen:s1\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01 " "Destination \"stepgen:s1\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01~4 " "Destination \"stepgen:s2\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01 " "Destination \"stepgen:s2\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01~4 " "Destination \"stepgen:s3\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01 " "Destination \"stepgen:s3\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|position\[11\]~12 " "Destination \"stepgen:s0\|position\[11\]~12\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 56 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1567412575738 ""}  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 70 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1567412575769 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1567412575769 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 4 7 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 4 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 24 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 25 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412575863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567412575972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567412576424 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567412576845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1567412577189 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567412577189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567412577407 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567412577547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:57 2019 " "Processing ended: Mon Sep 02 11:22:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567412577657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412578827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412578827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:58 2019 " "Processing started: Mon Sep 02 11:22:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412578827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1567412578827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1567412578827 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1567412579123 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1567412579139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:59 2019 " "Processing ended: Mon Sep 02 11:22:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1567412579373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412580730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:23:00 2019 " "Processing started: Mon Sep 02 11:23:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spi_cpld_driver -c spi_cpld_driver " "Command: quartus_sta spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1567412580824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567412580996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567412581043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567412581043 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1567412581105 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1567412581682 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.out.sdc " "Reading SDC File: 'spi_cpld_driver.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1567412581776 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.sdc " "Reading SDC File: 'spi_cpld_driver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1567412581792 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1567412581792 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1567412581838 "|spi_main|div2048[0]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK " "Virtual clock CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1567412581838 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1567412581854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.545 " "Worst-case setup slack is 7.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.545         0.000 clk  " "    7.545         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.390 " "Worst-case hold slack is 1.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.390         0.000 clk  " "    1.390         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567412581916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567412581932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 12.234 " "Worst-case minimum pulse width slack is 12.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.234         0.000 clk  " "   12.234         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.711         0.000 SCK  " "   96.711         0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1567412582026 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567412582057 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567412582057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412582150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:23:02 2019 " "Processing ended: Mon Sep 02 11:23:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "spi_cpld_driver.vho spi_cpld_driver_vhd.sdo D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/simulation/modelsim/ simulation " "Generated files \"spi_cpld_driver.vho\" and \"spi_cpld_driver_vhd.sdo\" in directory \"D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1567412584085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412584147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:23:04 2019 " "Processing ended: Mon Sep 02 11:23:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412584147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412584147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412584147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412584147 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:51 2019 " "Processing started: Mon Sep 02 11:22:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412571994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567412572306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 wdt " "Found entity 1: wdt" {  } { { "wdt.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/wdt.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepgen.v 1 1 " "Found 1 design units, including 1 entities, in source file stepgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepgen " "Found entity 1: stepgen" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led spi_main.v(44) " "Verilog HDL Declaration information at spi_main.v(44): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w spi_main.v(34) " "Verilog HDL Declaration information at spi_main.v(34): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_main " "Found entity 1: spi_main" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/pwm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm.v 1 1 " "Found 1 design units, including 1 entities, in source file rpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpm " "Found entity 1: rpm" {  } { { "rpm.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/rpm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567412572384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_main " "Elaborating entity \"spi_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567412572431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wdt wdt:w " "Elaborating entity \"wdt\" for hierarchy \"wdt:w\"" {  } { { "spi_main.v" "w" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:p " "Elaborating entity \"pwm\" for hierarchy \"pwm:p\"" {  } { { "spi_main.v" "p" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpm rpm:r " "Elaborating entity \"rpm\" for hierarchy \"rpm:r\"" {  } { { "spi_main.v" "r" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepgen stepgen:s0 " "Elaborating entity \"stepgen\" for hierarchy \"stepgen:s0\"" {  } { { "spi_main.v" "s0" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567412572509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567412573663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567412573694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567412573694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567412573694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567412573757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:53 2019 " "Processing ended: Mon Sep 02 11:22:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412573819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1567412575317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi_cpld_driver EPM570T100C5 " "Selected device EPM570T100C5 for design \"spi_cpld_driver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567412575332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567412575379 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567412575457 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567412575597 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567412575597 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 48 " "No exact pin location assignment(s) for 11 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[9\] " "Pin dout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[9] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[10\] " "Pin dout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[10] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[11\] " "Pin dout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[11] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[12\] " "Pin dout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[12] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[13\] " "Pin dout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[13] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[14\] " "Pin dout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[15\] " "Pin dout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[15\] " "Pin din\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[15] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[14\] " "Pin din\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[14] } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[13\] " "Pin din\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[13\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[12\] " "Pin din\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { din[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[12\]" } } } } { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { din[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1567412575613 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1567412575613 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.out.sdc " "Reading SDC File: 'spi_cpld_driver.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575691 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.sdc " "Reading SDC File: 'spi_cpld_driver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1567412575707 "|spi_main|div2048[0]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK " "Virtual clock CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000          clk " "  25.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000          CLK " "  80.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          SCK " " 100.000          SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1567412575707 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567412575707 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575722 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 64 " "Automatically promoted signal \"clk\" to use Global clock in PIN 64" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 40 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "WideAnd0 Global clock " "Automatically promoted signal \"WideAnd0\" to use Global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 85 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "WideNor0 Global clock " "Automatically promoted some destinations of signal \"WideNor0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED " "Destination \"LED\" may be non-global or may not use global clock" {  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 44 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01~4 " "Destination \"stepgen:s0\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|state.01 " "Destination \"stepgen:s0\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01~4 " "Destination \"stepgen:s1\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s1\|state.01 " "Destination \"stepgen:s1\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01~4 " "Destination \"stepgen:s2\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s2\|state.01 " "Destination \"stepgen:s2\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01~4 " "Destination \"stepgen:s3\|state.01~4\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s3\|state.01 " "Destination \"stepgen:s3\|state.01\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stepgen:s0\|position\[11\]~12 " "Destination \"stepgen:s0\|position\[11\]~12\" may be non-global or may not use global clock" {  } { { "stepgen.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/stepgen.v" 56 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1567412575738 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1567412575738 ""}  } { { "spi_main.v" "" { Text "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/spi_main.v" 70 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1567412575738 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1567412575769 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1567412575769 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567412575831 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 4 7 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 4 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 24 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 25 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1567412575847 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1567412575847 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412575863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567412575972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567412576424 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412576783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567412576845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1567412577189 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567412577189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1567412577407 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567412577407 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567412577423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg " "Generated suppressed messages file D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/output_files/spi_cpld_driver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567412577547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:57 2019 " "Processing ended: Mon Sep 02 11:22:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412577657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567412577657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412578827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412578827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:22:58 2019 " "Processing started: Mon Sep 02 11:22:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412578827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1567412578827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1567412578827 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1567412579123 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1567412579139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:22:59 2019 " "Processing ended: Mon Sep 02 11:22:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412579373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1567412579373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412580730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:23:00 2019 " "Processing started: Mon Sep 02 11:23:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spi_cpld_driver -c spi_cpld_driver " "Command: quartus_sta spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412580730 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1567412580824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1567412580996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567412581043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567412581043 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1567412581105 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1567412581682 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.out.sdc " "Reading SDC File: 'spi_cpld_driver.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1567412581776 ""}
{ "Info" "ISTA_SDC_FOUND" "spi_cpld_driver.sdc " "Reading SDC File: 'spi_cpld_driver.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1567412581792 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Overwriting existing clock: clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1567412581792 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1567412581838 "|spi_main|div2048[0]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK " "Virtual clock CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1567412581838 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1567412581854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.545 " "Worst-case setup slack is 7.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.545         0.000 clk  " "    7.545         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567412581885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.390 " "Worst-case hold slack is 1.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.390         0.000 clk  " "    1.390         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567412581901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567412581916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567412581932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 12.234 " "Worst-case minimum pulse width slack is 12.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.234         0.000 clk  " "   12.234         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.711         0.000 SCK  " "   96.711         0.000 SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567412581932 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1567412582026 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567412582057 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567412582057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412582150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:23:02 2019 " "Processing ended: Mon Sep 02 11:23:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412582150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567412583352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567412583352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 02 11:23:03 2019 " "Processing started: Mon Sep 02 11:23:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567412583352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567412583352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver " "Command: quartus_eda --read_settings_files=off --write_settings_files=off spi_cpld_driver -c spi_cpld_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567412583352 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "spi_cpld_driver.vho spi_cpld_driver_vhd.sdo D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/simulation/modelsim/ simulation " "Generated files \"spi_cpld_driver.vho\" and \"spi_cpld_driver_vhd.sdo\" in directory \"D:/PROJECT/RPi-CNC-HAT/spi_cpld_firmware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1567412584085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567412584147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 02 11:23:04 2019 " "Processing ended: Mon Sep 02 11:23:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567412584147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567412584147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567412584147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412584147 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567412584834 ""}
