#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1998f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19b0610 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x19a7d60 .functor NOT 1, L_0x19e1030, C4<0>, C4<0>, C4<0>;
L_0x19e0dc0 .functor XOR 1, L_0x19e0c60, L_0x19e0d20, C4<0>, C4<0>;
L_0x19e0f20 .functor XOR 1, L_0x19e0dc0, L_0x19e0e80, C4<0>, C4<0>;
v0x19de210_0 .net *"_ivl_10", 0 0, L_0x19e0e80;  1 drivers
v0x19de310_0 .net *"_ivl_12", 0 0, L_0x19e0f20;  1 drivers
v0x19de3f0_0 .net *"_ivl_2", 0 0, L_0x19e0bc0;  1 drivers
v0x19de4b0_0 .net *"_ivl_4", 0 0, L_0x19e0c60;  1 drivers
v0x19de590_0 .net *"_ivl_6", 0 0, L_0x19e0d20;  1 drivers
v0x19de6c0_0 .net *"_ivl_8", 0 0, L_0x19e0dc0;  1 drivers
v0x19de7a0_0 .net "a", 0 0, v0x19dc8f0_0;  1 drivers
v0x19de840_0 .net "b", 0 0, v0x19dc990_0;  1 drivers
v0x19de8e0_0 .net "c", 0 0, v0x19dca30_0;  1 drivers
v0x19dea10_0 .var "clk", 0 0;
v0x19deab0_0 .net "d", 0 0, v0x19dcba0_0;  1 drivers
v0x19deb50_0 .net "out_dut", 0 0, L_0x19e09f0;  1 drivers
v0x19debf0_0 .net "out_ref", 0 0, L_0x19dfbc0;  1 drivers
v0x19dec90_0 .var/2u "stats1", 159 0;
v0x19ded30_0 .var/2u "strobe", 0 0;
v0x19dedd0_0 .net "tb_match", 0 0, L_0x19e1030;  1 drivers
v0x19dee90_0 .net "tb_mismatch", 0 0, L_0x19a7d60;  1 drivers
v0x19df060_0 .net "wavedrom_enable", 0 0, v0x19dcc90_0;  1 drivers
v0x19df100_0 .net "wavedrom_title", 511 0, v0x19dcd30_0;  1 drivers
L_0x19e0bc0 .concat [ 1 0 0 0], L_0x19dfbc0;
L_0x19e0c60 .concat [ 1 0 0 0], L_0x19dfbc0;
L_0x19e0d20 .concat [ 1 0 0 0], L_0x19e09f0;
L_0x19e0e80 .concat [ 1 0 0 0], L_0x19dfbc0;
L_0x19e1030 .cmp/eeq 1, L_0x19e0bc0, L_0x19e0f20;
S_0x19b07a0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x19b0610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x19b10b0 .functor NOT 1, v0x19dca30_0, C4<0>, C4<0>, C4<0>;
L_0x19a8620 .functor NOT 1, v0x19dc990_0, C4<0>, C4<0>, C4<0>;
L_0x19df310 .functor AND 1, L_0x19b10b0, L_0x19a8620, C4<1>, C4<1>;
L_0x19df3b0 .functor NOT 1, v0x19dcba0_0, C4<0>, C4<0>, C4<0>;
L_0x19df4e0 .functor NOT 1, v0x19dc8f0_0, C4<0>, C4<0>, C4<0>;
L_0x19df5e0 .functor AND 1, L_0x19df3b0, L_0x19df4e0, C4<1>, C4<1>;
L_0x19df6c0 .functor OR 1, L_0x19df310, L_0x19df5e0, C4<0>, C4<0>;
L_0x19df780 .functor AND 1, v0x19dc8f0_0, v0x19dca30_0, C4<1>, C4<1>;
L_0x19df840 .functor AND 1, L_0x19df780, v0x19dcba0_0, C4<1>, C4<1>;
L_0x19df900 .functor OR 1, L_0x19df6c0, L_0x19df840, C4<0>, C4<0>;
L_0x19dfa70 .functor AND 1, v0x19dc990_0, v0x19dca30_0, C4<1>, C4<1>;
L_0x19dfae0 .functor AND 1, L_0x19dfa70, v0x19dcba0_0, C4<1>, C4<1>;
L_0x19dfbc0 .functor OR 1, L_0x19df900, L_0x19dfae0, C4<0>, C4<0>;
v0x19a7fd0_0 .net *"_ivl_0", 0 0, L_0x19b10b0;  1 drivers
v0x19a8070_0 .net *"_ivl_10", 0 0, L_0x19df5e0;  1 drivers
v0x19db0e0_0 .net *"_ivl_12", 0 0, L_0x19df6c0;  1 drivers
v0x19db1a0_0 .net *"_ivl_14", 0 0, L_0x19df780;  1 drivers
v0x19db280_0 .net *"_ivl_16", 0 0, L_0x19df840;  1 drivers
v0x19db3b0_0 .net *"_ivl_18", 0 0, L_0x19df900;  1 drivers
v0x19db490_0 .net *"_ivl_2", 0 0, L_0x19a8620;  1 drivers
v0x19db570_0 .net *"_ivl_20", 0 0, L_0x19dfa70;  1 drivers
v0x19db650_0 .net *"_ivl_22", 0 0, L_0x19dfae0;  1 drivers
v0x19db730_0 .net *"_ivl_4", 0 0, L_0x19df310;  1 drivers
v0x19db810_0 .net *"_ivl_6", 0 0, L_0x19df3b0;  1 drivers
v0x19db8f0_0 .net *"_ivl_8", 0 0, L_0x19df4e0;  1 drivers
v0x19db9d0_0 .net "a", 0 0, v0x19dc8f0_0;  alias, 1 drivers
v0x19dba90_0 .net "b", 0 0, v0x19dc990_0;  alias, 1 drivers
v0x19dbb50_0 .net "c", 0 0, v0x19dca30_0;  alias, 1 drivers
v0x19dbc10_0 .net "d", 0 0, v0x19dcba0_0;  alias, 1 drivers
v0x19dbcd0_0 .net "out", 0 0, L_0x19dfbc0;  alias, 1 drivers
S_0x19dbe30 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x19b0610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x19dc8f0_0 .var "a", 0 0;
v0x19dc990_0 .var "b", 0 0;
v0x19dca30_0 .var "c", 0 0;
v0x19dcb00_0 .net "clk", 0 0, v0x19dea10_0;  1 drivers
v0x19dcba0_0 .var "d", 0 0;
v0x19dcc90_0 .var "wavedrom_enable", 0 0;
v0x19dcd30_0 .var "wavedrom_title", 511 0;
S_0x19dc0d0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x19dbe30;
 .timescale -12 -12;
v0x19dc330_0 .var/2s "count", 31 0;
E_0x19ab410/0 .event negedge, v0x19dcb00_0;
E_0x19ab410/1 .event posedge, v0x19dcb00_0;
E_0x19ab410 .event/or E_0x19ab410/0, E_0x19ab410/1;
E_0x19ab660 .event negedge, v0x19dcb00_0;
E_0x19959f0 .event posedge, v0x19dcb00_0;
S_0x19dc430 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x19dbe30;
 .timescale -12 -12;
v0x19dc630_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19dc710 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x19dbe30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19dce90 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x19b0610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x19dfd20 .functor AND 1, v0x19dc8f0_0, v0x19dc990_0, C4<1>, C4<1>;
L_0x19dfd90 .functor AND 1, L_0x19dfd20, v0x19dca30_0, C4<1>, C4<1>;
L_0x19dfe70 .functor NOT 1, v0x19dcba0_0, C4<0>, C4<0>, C4<0>;
L_0x19dfee0 .functor AND 1, L_0x19dfd90, L_0x19dfe70, C4<1>, C4<1>;
L_0x19e0020 .functor AND 1, v0x19dc8f0_0, v0x19dc990_0, C4<1>, C4<1>;
L_0x19e0090 .functor AND 1, L_0x19e0020, v0x19dca30_0, C4<1>, C4<1>;
L_0x19e02a0 .functor AND 1, L_0x19e0090, v0x19dcba0_0, C4<1>, C4<1>;
L_0x19e0470 .functor AND 1, v0x19dc8f0_0, v0x19dc990_0, C4<1>, C4<1>;
L_0x19e0750 .functor NOT 1, v0x19dca30_0, C4<0>, C4<0>, C4<0>;
L_0x19e07c0 .functor AND 1, L_0x19e0470, L_0x19e0750, C4<1>, C4<1>;
L_0x19e0930 .functor OR 1, L_0x19dfee0, L_0x19e02a0, C4<0>, C4<0>;
L_0x19e09f0 .functor OR 1, L_0x19e0930, L_0x19e07c0, C4<0>, C4<0>;
v0x19dd180_0 .net *"_ivl_0", 0 0, L_0x19dfd20;  1 drivers
v0x19dd260_0 .net *"_ivl_10", 0 0, L_0x19e0090;  1 drivers
v0x19dd340_0 .net *"_ivl_14", 0 0, L_0x19e0470;  1 drivers
v0x19dd430_0 .net *"_ivl_16", 0 0, L_0x19e0750;  1 drivers
v0x19dd510_0 .net *"_ivl_2", 0 0, L_0x19dfd90;  1 drivers
v0x19dd640_0 .net *"_ivl_20", 0 0, L_0x19e0930;  1 drivers
v0x19dd720_0 .net *"_ivl_4", 0 0, L_0x19dfe70;  1 drivers
v0x19dd800_0 .net *"_ivl_8", 0 0, L_0x19e0020;  1 drivers
v0x19dd8e0_0 .net "a", 0 0, v0x19dc8f0_0;  alias, 1 drivers
v0x19dd980_0 .net "b", 0 0, v0x19dc990_0;  alias, 1 drivers
v0x19dda70_0 .net "c", 0 0, v0x19dca30_0;  alias, 1 drivers
v0x19ddb60_0 .net "d", 0 0, v0x19dcba0_0;  alias, 1 drivers
v0x19ddc50_0 .net "out", 0 0, L_0x19e09f0;  alias, 1 drivers
v0x19ddd10_0 .net "p1", 0 0, L_0x19dfee0;  1 drivers
v0x19dddd0_0 .net "p2", 0 0, L_0x19e02a0;  1 drivers
v0x19dde90_0 .net "p3", 0 0, L_0x19e07c0;  1 drivers
S_0x19ddff0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x19b0610;
 .timescale -12 -12;
E_0x19ab1b0 .event anyedge, v0x19ded30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19ded30_0;
    %nor/r;
    %assign/vec4 v0x19ded30_0, 0;
    %wait E_0x19ab1b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19dbe30;
T_3 ;
    %fork t_1, S_0x19dc0d0;
    %jmp t_0;
    .scope S_0x19dc0d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19dc330_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19dcba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19dca30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19dc990_0, 0;
    %assign/vec4 v0x19dc8f0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19959f0;
    %load/vec4 v0x19dc330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x19dc330_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19dcba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19dca30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19dc990_0, 0;
    %assign/vec4 v0x19dc8f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x19ab660;
    %fork TD_tb.stim1.wavedrom_stop, S_0x19dc710;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19ab410;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x19dc8f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19dc990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19dca30_0, 0;
    %assign/vec4 v0x19dcba0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x19dbe30;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x19b0610;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19dea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19ded30_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19b0610;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x19dea10_0;
    %inv;
    %store/vec4 v0x19dea10_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19b0610;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19dcb00_0, v0x19dee90_0, v0x19de7a0_0, v0x19de840_0, v0x19de8e0_0, v0x19deab0_0, v0x19debf0_0, v0x19deb50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19b0610;
T_7 ;
    %load/vec4 v0x19dec90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x19dec90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19dec90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x19dec90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19dec90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19dec90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19dec90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19b0610;
T_8 ;
    %wait E_0x19ab410;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19dec90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19dec90_0, 4, 32;
    %load/vec4 v0x19dedd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x19dec90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19dec90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19dec90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19dec90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x19debf0_0;
    %load/vec4 v0x19debf0_0;
    %load/vec4 v0x19deb50_0;
    %xor;
    %load/vec4 v0x19debf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x19dec90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19dec90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x19dec90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19dec90_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response45/top_module.sv";
