<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p830" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_830{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_830{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_830{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_830{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_830{left:80px;bottom:874px;letter-spacing:0.17px;}
#t6_830{left:145px;bottom:874px;letter-spacing:0.15px;word-spacing:0.03px;}
#t7_830{left:145px;bottom:847px;letter-spacing:-0.11px;word-spacing:-0.85px;}
#t8_830{left:145px;bottom:830px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t9_830{left:145px;bottom:814px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#ta_830{left:528px;bottom:815px;}
#tb_830{left:630px;bottom:815px;letter-spacing:-0.06px;}
#tc_830{left:680px;bottom:814px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#td_830{left:145px;bottom:797px;letter-spacing:-0.13px;word-spacing:0.05px;}
#te_830{left:145px;bottom:780px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tf_830{left:145px;bottom:765px;letter-spacing:-0.01px;}
#tg_830{left:247px;bottom:765px;letter-spacing:-0.06px;}
#th_830{left:293px;bottom:763px;}
#ti_830{left:145px;bottom:736px;letter-spacing:-0.11px;}
#tj_830{left:145px;bottom:719px;letter-spacing:-0.11px;word-spacing:-1px;}
#tk_830{left:145px;bottom:702px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tl_830{left:145px;bottom:685px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tm_830{left:145px;bottom:669px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tn_830{left:540px;bottom:669px;letter-spacing:-0.13px;word-spacing:0.01px;}
#to_830{left:635px;bottom:669px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tp_830{left:145px;bottom:652px;letter-spacing:-0.11px;}
#tq_830{left:145px;bottom:635px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#tr_830{left:145px;bottom:618px;letter-spacing:-0.1px;word-spacing:0.01px;}
#ts_830{left:145px;bottom:591px;letter-spacing:-0.11px;word-spacing:-0.66px;}
#tt_830{left:145px;bottom:574px;letter-spacing:-0.1px;}
#tu_830{left:145px;bottom:546px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_830{left:145px;bottom:519px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#tw_830{left:145px;bottom:502px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#tx_830{left:145px;bottom:485px;letter-spacing:-0.12px;word-spacing:-0.77px;}
#ty_830{left:145px;bottom:468px;letter-spacing:-0.11px;}
#tz_830{left:145px;bottom:441px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t10_830{left:145px;bottom:424px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t11_830{left:145px;bottom:407px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t12_830{left:145px;bottom:380px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t13_830{left:145px;bottom:363px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t14_830{left:145px;bottom:346px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t15_830{left:145px;bottom:329px;letter-spacing:-0.11px;}
#t16_830{left:145px;bottom:302px;letter-spacing:-0.12px;word-spacing:-0.59px;}
#t17_830{left:145px;bottom:285px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t18_830{left:145px;bottom:268px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t19_830{left:145px;bottom:251px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1a_830{left:145px;bottom:224px;letter-spacing:-0.13px;word-spacing:-0.59px;}
#t1b_830{left:145px;bottom:207px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#t1c_830{left:145px;bottom:190px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_830{left:145px;bottom:163px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t1e_830{left:145px;bottom:146px;letter-spacing:-0.1px;word-spacing:-0.57px;}
#t1f_830{left:550px;bottom:147px;letter-spacing:-0.01px;}
#t1g_830{left:644px;bottom:146px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1h_830{left:145px;bottom:129px;letter-spacing:-0.12px;word-spacing:0.02px;}

.s1_830{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_830{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_830{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_830{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_830{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s6_830{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts830" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg830Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg830" style="-webkit-user-select: none;"><object width="825" height="990" data="830/830.svg" type="image/svg+xml" id="pdf830" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_830" class="t s1_830">Tightly Coupled Memory </span>
<span id="t2_830" class="t s2_830">B7-8 </span><span id="t3_830" class="t s1_830">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_830" class="t s2_830">ARM DDI 0100I </span>
<span id="t5_830" class="t s3_830">B7.4 </span><span id="t6_830" class="t s3_830">Level 1 (L1) DMA model </span>
<span id="t7_830" class="t s4_830">The purpose of the L1 DMA is to provide a background route to transfer blocks of data to or from the TCMs. </span>
<span id="t8_830" class="t s4_830">Its main emphasis is on relatively large blocks of data being moved, rather than individual words or small </span>
<span id="t9_830" class="t s4_830">structures. The number of DMA channels that can be implemented is </span><span id="ta_830" class="t s5_830">IMPLEMENTATION </span><span id="tb_830" class="t s5_830">DEFINED </span><span id="tc_830" class="t s4_830">and can </span>
<span id="td_830" class="t s4_830">be 0. While the architected DMA model is preferred, it is not an exclusive behavior. It is permissible to </span>
<span id="te_830" class="t s4_830">provide DMA support for TCMs from an agent external to the core. Any alternative model is inherently </span>
<span id="tf_830" class="t s5_830">IMPLEMENTATION </span><span id="tg_830" class="t s5_830">DEFINED</span><span id="th_830" class="t s4_830">. </span>
<span id="ti_830" class="t s4_830">The L1 DMA can be initiated and controlled by accessing the appropriate System Control Coprocessor </span>
<span id="tj_830" class="t s4_830">(CP15) registers and instructions. The process specifies the internal start and end addresses and external start </span>
<span id="tk_830" class="t s4_830">address, together with the direction of the DMA. The addresses specified are virtual addresses, and the L1 </span>
<span id="tl_830" class="t s4_830">DMA hardware must include translation of virtual addresses to physical addresses and checking of </span>
<span id="tm_830" class="t s4_830">protection attributes. Implementations can use the TLB, as described in </span><span id="tn_830" class="t s6_830">About the VMSA </span><span id="to_830" class="t s4_830">on page B4-2, to </span>
<span id="tp_830" class="t s4_830">hold the page table entries for the DMA, but must ensure that the entries in a TLB used by the DMA are </span>
<span id="tq_830" class="t s4_830">consistent with the page tables. Errors, arising from protection checks, can be configured to signal the CPU </span>
<span id="tr_830" class="t s4_830">using an interrupt. </span>
<span id="ts_830" class="t s4_830">Completion of the DMA can also be configured to signal the CPU with an interrupt using the same interrupt </span>
<span id="tt_830" class="t s4_830">to the CPU that the error uses. </span>
<span id="tu_830" class="t s4_830">The status of the DMA can be read from the CP15 registers associated with the DMA. </span>
<span id="tv_830" class="t s4_830">An implementation-defined number of DMA channels are available, each with their own set of control and </span>
<span id="tw_830" class="t s4_830">status registers. The maximum number of DMA channels that can be defined is architecturally limited to 2. </span>
<span id="tx_830" class="t s4_830">Only 1 DMA channel can be active at a time. If the other DMA channel has been started, the newly activated </span>
<span id="ty_830" class="t s4_830">channel is queued to start performing memory operations after the currently active channel has completed. </span>
<span id="tz_830" class="t s4_830">DMA transfers must be between external memory and TCM, in the specified direction. Transfers between </span>
<span id="t10_830" class="t s4_830">the Instruction TCM and the Data TCM are not supported, nor are transfers between two memory locations </span>
<span id="t11_830" class="t s4_830">outside L1. Attempts to perform such transfers result in an error being reported by the DMA channel. </span>
<span id="t12_830" class="t s4_830">The L1 DMA behaves as a distinct master from the rest of the CPU, and the same mechanisms for handling </span>
<span id="t13_830" class="t s4_830">shared memory regions must be used if the external addresses being accessed by the L1 DMA system are </span>
<span id="t14_830" class="t s4_830">also accessed by the rest of the CPU. If a User mode DMA transfer is performed using an external address </span>
<span id="t15_830" class="t s4_830">that is not marked as Shared, an error is signaled by the DMA channel. </span>
<span id="t16_830" class="t s4_830">There is no ordering requirement of memory accesses caused by the L1 DMA relative to those generated by </span>
<span id="t17_830" class="t s4_830">reads and writes by the CPU, while a channel is running. When a channel has completed running, all its </span>
<span id="t18_830" class="t s4_830">transactions are visible to all other observers in the system. All memory accesses caused by the DMA occur </span>
<span id="t19_830" class="t s4_830">in the order specified by the DMA channel, regardless of the memory type. </span>
<span id="t1a_830" class="t s4_830">If a DMA is performed to Strongly Ordered memory, a transaction caused by the DMA prevents any further </span>
<span id="t1b_830" class="t s4_830">transactions being generated by the DMA until the access is complete. A transaction is complete when it has </span>
<span id="t1c_830" class="t s4_830">changed the state of the target location or data has been returned to the DMA. </span>
<span id="t1d_830" class="t s4_830">If the FCSE PID, the Domain Access Control register, or the page table mappings are changed, or the TLB </span>
<span id="t1e_830" class="t s4_830">flushed, while a DMA channel is in the Running or Queued state, then it is </span><span id="t1f_830" class="t s5_830">UNPREDICTABLE </span><span id="t1g_830" class="t s4_830">when the effect </span>
<span id="t1h_830" class="t s4_830">of these changes is seen by the DMA. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
