,design,design_name,config,runtime,DIEAREA_mm^2,CellPer_mm^2,(Cell/mm^2)/Core_Util,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/input/nm,nm,nm,1h18m40s,2.07213,20626.60161283317,41253.20322566634,53.4063,1313.99,42741,0,0,0,0,0,0,946,169,0,2173750,329784,-66.99,-89.91,0.0,0.0,0.0,-199713.22,-292915.88,0.0,0.0,0.0,1630012846,42751,42769,6078,6096,0,0,0,42741,2180,0,2097,1494,15375,1869,642,10670,6073,8852,17,1046,26508,621,28175,8.695652173913043,115.0,115.0,2,5,50,1,153.6,153.18,0.4,0,sky130_fd_sc_hd,8,3
