{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves test_pooling_unit; (run from /app/eda.work/6ae11863-8185-4231-96b0-927e6f2a7fed.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: test_pooling_unit\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_pooling_unit -o sim.exe +define+SIMULATION /app/eda.work/6ae11863-8185-4231-96b0-927e6f2a7fed.edacmd/rtl/pooling_unit.sv /app/eda.work/6ae11863-8185-4231-96b0-927e6f2a7fed.edacmd/tb/tb_pooling_unit.sv (in eda.work/test_pooling_unit.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 2822 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/6ae11863-8185-4231-96b0-927e6f2a7fed.edacmd/eda.work/test_pooling_unit.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_pooling_unit.cpp Vtb_pooling_unit___024root__DepSet_h1d725f06__0.cpp Vtb_pooling_unit___024root__DepSet_h2445c7d6__0.cpp Vtb_pooling_unit__main.cpp Vtb_pooling_unit__Trace__0.cpp Vtb_pooling_unit___024root__Slow.cpp Vtb_pooling_unit___024root__DepSet_h1d725f06__0__Slow.cpp Vtb_pooling_unit___024root__DepSet_h2445c7d6__0__Slow.cpp Vtb_pooling_unit__Syms.cpp Vtb_pooling_unit__Trace__0__Slow.cpp Vtb_pooling_unit__TraceDecls__0__Slow.cpp > Vtb_pooling_unit__ALL.cpp\necho \"\" > Vtb_pooling_unit__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_pooling_unit__ALL.o Vtb_pooling_unit__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_pooling_unit__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_pooling_unit__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/6ae11863-8185-4231-96b0-927e6f2a7fed.edacmd/eda.work/test_pooling_unit.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.059 MB sources in 3 modules, into 0.311 MB in 11 C++ files needing 0.000 MB\n- Verilator: Walltime 2.664 s (elab=0.002, cvt=0.017, bld=2.638); cpu 0.032 s on 7 threads; alloced 54.016 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/6ae11863-8185-4231-96b0-927e6f2a7fed.edacmd/eda.work/test_pooling_unit.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/test_pooling_unit.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 2859 for ./obj_dir/sim.exe\n\n\n================================================================================\n  Pooling Unit Testbench\n  Testing: 2x2 max pooling with line buffer and bypass mode\n  Image Width: 8 pixels\n================================================================================\n\n\n========================================\nTest 1: Bypass Mode\n========================================\n  PASS: Bypass mode works correctly (zero latency)\n\n========================================\nTest 2: Basic 2x2 Max Pooling\n========================================\n  Sending row 0...\n  Sending row 1...\n  PASS: Correct output count (4 pooled values)\n  PASS: Output[0] = 25 (correct)\n  PASS: Output[1] = 45 (correct)\n  PASS: Output[2] = 65 (correct)\n  PASS: Output[3] = 85 (correct)\n\n========================================\nTest 3: Negative Numbers\n========================================\n  PASS: Output[0] = -5 (correct)\n  PASS: Output[1] = 20 (correct)\n  PASS: Output[2] = -20 (correct)\n  PASS: Output[3] = 40 (correct)\n\n========================================\nTest 4: Multiple Row Pairs\n========================================\n  Sending row 0...\n  Sending row 1...\n  Sending row 2...\n  Sending row 3...\n  PASS: Correct output count (8 pooled values from 2 pairs)\n  PASS: All 8 outputs correct\n\n========================================\nTest 5: Data Reduction Ratio\n========================================\n  Input pixels: 32\n  Output pixels: 8\n  PASS: 4:1 data reduction achieved (32 -> 8)\n\n========================================\nTest 6: Mode Switching\n========================================\n  PASS: Correct mode switching behavior\n\n================================================================================\n  TEST SUMMARY\n================================================================================\n  Total Tests: 6\n  Errors: 0\n\n  âœ“ ALL TESTS PASSED\nTEST PASSED\n================================================================================\n\n- /app/eda.work/6ae11863-8185-4231-96b0-927e6f2a7fed.edacmd/tb/tb_pooling_unit.sv:535: Verilog $finish\n- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08\n- Verilator: $finish at 2ns; walltime 0.002 s; speed 845.573 ns/s\n- Verilator: cpu 0.002 s on 1 threads; alloced 203 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/6ae11863-8185-4231-96b0-927e6f2a7fed.edacmd/eda.work/test_pooling_unit.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] sim - verilator - tb_pooling_unit: No errors observed.\nINFO: [EDA] Closing logfile: eda.work/eda.log\nINFO: [EDA] Wrote artifacts JSON: eda.work/test_pooling_unit.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 0 errors\n",
  "stdout_size": 8415,
  "stdout_total_size": 8417,
  "message": "Job completed successfully. Runtime: 2.9463818073272705s, Waveforms captured",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 0,
  "start_time": 1771637741.999108,
  "stop_time": 1771637744.9454901,
  "waves_returned": true,
  "wave_file": "pooling_unit.fst",
  "wave_file_size": 5215,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": null,
  "fst_s3_key": null,
  "fst_s3_bucket": null
}