

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:16,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
328a61d178d3e8b45ddd3c2e89e11ce0  /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP > _cuobjdump_complete_output_EkiBBR"
Parsing file _cuobjdump_complete_output_EkiBBR
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x40483d, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42747_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_hOIQBx"
Running: cat _ptx_hOIQBx | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_TInaDd
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_TInaDd --output-file  /dev/null 2> _ptx_hOIQBxinfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_hOIQBx _ptx2_TInaDd _ptx_hOIQBxinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40483d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=23040 (inst/sec) elapsed = 0:0:00:02 / Wed Apr 17 12:24:46 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(16,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(49,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(82,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 331456 (ipc=331.5) sim_rate=110485 (inst/sec) elapsed = 0:0:00:03 / Wed Apr 17 12:24:47 2019
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(71,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(39,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(76,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 667232 (ipc=444.8) sim_rate=166808 (inst/sec) elapsed = 0:0:00:04 / Wed Apr 17 12:24:48 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(13,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 888384 (ipc=444.2) sim_rate=177676 (inst/sec) elapsed = 0:0:00:05 / Wed Apr 17 12:24:49 2019
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(63,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(22,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1058112 (ipc=352.7) sim_rate=176352 (inst/sec) elapsed = 0:0:00:06 / Wed Apr 17 12:24:50 2019
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(41,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(40,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1224736 (ipc=306.2) sim_rate=174962 (inst/sec) elapsed = 0:0:00:07 / Wed Apr 17 12:24:51 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1386816 (ipc=308.2) sim_rate=173352 (inst/sec) elapsed = 0:0:00:08 / Wed Apr 17 12:24:52 2019
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(28,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(12,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1564832 (ipc=313.0) sim_rate=173870 (inst/sec) elapsed = 0:0:00:09 / Wed Apr 17 12:24:53 2019
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(16,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1690592 (ipc=307.4) sim_rate=169059 (inst/sec) elapsed = 0:0:00:10 / Wed Apr 17 12:24:54 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(46,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(6,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(29,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1950080 (ipc=300.0) sim_rate=177280 (inst/sec) elapsed = 0:0:00:11 / Wed Apr 17 12:24:55 2019
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(50,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2131200 (ipc=304.5) sim_rate=177600 (inst/sec) elapsed = 0:0:00:12 / Wed Apr 17 12:24:56 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(5,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(30,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2277888 (ipc=303.7) sim_rate=175222 (inst/sec) elapsed = 0:0:00:13 / Wed Apr 17 12:24:57 2019
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(14,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2542880 (ipc=299.2) sim_rate=181634 (inst/sec) elapsed = 0:0:00:14 / Wed Apr 17 12:24:58 2019
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(12,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(39,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(46,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2822144 (ipc=297.1) sim_rate=188142 (inst/sec) elapsed = 0:0:00:15 / Wed Apr 17 12:24:59 2019
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(5,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(13,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2972448 (ipc=297.2) sim_rate=185778 (inst/sec) elapsed = 0:0:00:16 / Wed Apr 17 12:25:00 2019
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(24,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 3229536 (ipc=293.6) sim_rate=189972 (inst/sec) elapsed = 0:0:00:17 / Wed Apr 17 12:25:01 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(37,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(60,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 3348864 (ipc=291.2) sim_rate=186048 (inst/sec) elapsed = 0:0:00:18 / Wed Apr 17 12:25:02 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(80,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(84,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 3589568 (ipc=287.2) sim_rate=188924 (inst/sec) elapsed = 0:0:00:19 / Wed Apr 17 12:25:03 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(68,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(75,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(54,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 3884864 (ipc=287.8) sim_rate=194243 (inst/sec) elapsed = 0:0:00:20 / Wed Apr 17 12:25:04 2019
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(4,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(86,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(22,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 4326752 (ipc=298.4) sim_rate=206035 (inst/sec) elapsed = 0:0:00:21 / Wed Apr 17 12:25:05 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(79,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(10,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(10,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 4585744 (ipc=305.7) sim_rate=208442 (inst/sec) elapsed = 0:0:00:22 / Wed Apr 17 12:25:06 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(72,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(66,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(79,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(25,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(66,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(2,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 5227653 (ipc=326.7) sim_rate=227289 (inst/sec) elapsed = 0:0:00:23 / Wed Apr 17 12:25:07 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(12,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(19,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(39,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(22,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 5553821 (ipc=336.6) sim_rate=231409 (inst/sec) elapsed = 0:0:00:24 / Wed Apr 17 12:25:08 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(15,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(25,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 5796319 (ipc=341.0) sim_rate=231852 (inst/sec) elapsed = 0:0:00:25 / Wed Apr 17 12:25:09 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(85,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 6027186 (ipc=344.4) sim_rate=231814 (inst/sec) elapsed = 0:0:00:26 / Wed Apr 17 12:25:10 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(15,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(72,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 6215155 (ipc=345.3) sim_rate=230190 (inst/sec) elapsed = 0:0:00:27 / Wed Apr 17 12:25:11 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(79,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(30,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 6401050 (ipc=346.0) sim_rate=228608 (inst/sec) elapsed = 0:0:00:28 / Wed Apr 17 12:25:12 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(34,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(27,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(74,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(13,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 6766426 (ipc=347.0) sim_rate=233325 (inst/sec) elapsed = 0:0:00:29 / Wed Apr 17 12:25:13 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(35,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(33,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 7019946 (ipc=351.0) sim_rate=233998 (inst/sec) elapsed = 0:0:00:30 / Wed Apr 17 12:25:14 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(25,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(10,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(42,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7275466 (ipc=354.9) sim_rate=234692 (inst/sec) elapsed = 0:0:00:31 / Wed Apr 17 12:25:15 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(34,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(51,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7489910 (ipc=356.7) sim_rate=234059 (inst/sec) elapsed = 0:0:00:32 / Wed Apr 17 12:25:16 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(36,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(6,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 7697019 (ipc=358.0) sim_rate=233243 (inst/sec) elapsed = 0:0:00:33 / Wed Apr 17 12:25:17 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(21,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(89,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(37,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 7918778 (ipc=359.9) sim_rate=232905 (inst/sec) elapsed = 0:0:00:34 / Wed Apr 17 12:25:18 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(33,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(7,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(22,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 8285495 (ipc=360.2) sim_rate=236728 (inst/sec) elapsed = 0:0:00:35 / Wed Apr 17 12:25:19 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(51,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(2,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(48,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(19,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 8615607 (ipc=359.0) sim_rate=239322 (inst/sec) elapsed = 0:0:00:36 / Wed Apr 17 12:25:20 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(11,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(32,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 8830263 (ipc=360.4) sim_rate=238655 (inst/sec) elapsed = 0:0:00:37 / Wed Apr 17 12:25:21 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(17,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(4,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(23,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(74,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(12,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 9306075 (ipc=364.9) sim_rate=244896 (inst/sec) elapsed = 0:0:00:38 / Wed Apr 17 12:25:22 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(51,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(12,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(15,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 9604106 (ipc=369.4) sim_rate=246259 (inst/sec) elapsed = 0:0:00:39 / Wed Apr 17 12:25:23 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(38,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(24,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(7,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(85,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 9935332 (ipc=374.9) sim_rate=242325 (inst/sec) elapsed = 0:0:00:41 / Wed Apr 17 12:25:25 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(32,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(37,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(32,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26967,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26968,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 10287655 (ipc=381.0) sim_rate=244944 (inst/sec) elapsed = 0:0:00:42 / Wed Apr 17 12:25:26 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(77,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27075,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27076,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(90,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27196,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27197,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(84,0,0) tid=(236,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(91,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 10660302 (ipc=387.6) sim_rate=247914 (inst/sec) elapsed = 0:0:00:43 / Wed Apr 17 12:25:27 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(18,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(24,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(5,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27808,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27809,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27810,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27838,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27839,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27900,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27901,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27910,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(72,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 10990296 (ipc=392.5) sim_rate=249779 (inst/sec) elapsed = 0:0:00:44 / Wed Apr 17 12:25:28 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28009,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28010,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(52,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(94,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28310,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28311,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28318,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28319,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28388,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28389,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(46,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 11322760 (ipc=397.3) sim_rate=246146 (inst/sec) elapsed = 0:0:00:46 / Wed Apr 17 12:25:30 2019
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(71,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28605,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28606,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28623,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28624,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(101,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28841,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28842,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(48,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(100,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 11634364 (ipc=401.2) sim_rate=247539 (inst/sec) elapsed = 0:0:00:47 / Wed Apr 17 12:25:31 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29030,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29031,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (29108,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(29109,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(70,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29182,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29183,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (29261,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(29262,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29273,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(29274,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (29326,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(29327,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(69,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29388,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(29389,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29423,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(29424,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29446,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(29447,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (29490,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(29491,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 11895849 (ipc=403.2) sim_rate=242772 (inst/sec) elapsed = 0:0:00:49 / Wed Apr 17 12:25:33 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(42,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29648,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(29649,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(35,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29820,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(29821,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(97,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30009,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(30010,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30093,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30094,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(42,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(66,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (30455,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(30456,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 12331708 (ipc=404.3) sim_rate=241798 (inst/sec) elapsed = 0:0:00:51 / Wed Apr 17 12:25:35 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(82,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(59,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 12577367 (ipc=405.7) sim_rate=241872 (inst/sec) elapsed = 0:0:00:52 / Wed Apr 17 12:25:36 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(50,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(65,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(45,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(39,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 12884929 (ipc=409.0) sim_rate=243111 (inst/sec) elapsed = 0:0:00:53 / Wed Apr 17 12:25:37 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(42,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(117,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(82,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 13213558 (ipc=412.9) sim_rate=240246 (inst/sec) elapsed = 0:0:00:55 / Wed Apr 17 12:25:39 2019
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(115,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(103,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(35,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 13475767 (ipc=414.6) sim_rate=240638 (inst/sec) elapsed = 0:0:00:56 / Wed Apr 17 12:25:40 2019
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(79,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(69,0,0) tid=(100,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(31,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 13778373 (ipc=417.5) sim_rate=237558 (inst/sec) elapsed = 0:0:00:58 / Wed Apr 17 12:25:42 2019
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(49,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(102,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(74,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 14059257 (ipc=419.7) sim_rate=238292 (inst/sec) elapsed = 0:0:00:59 / Wed Apr 17 12:25:43 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(74,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33693,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33694,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33711,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33712,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33717,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33718,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33720,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(33721,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33735,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33736,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33737,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(33738,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33739,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33740,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(50,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33869,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(33870,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(50,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(92,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34293,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (34361,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (34374,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 14483652 (ipc=419.8) sim_rate=241394 (inst/sec) elapsed = 0:0:01:00 / Wed Apr 17 12:25:44 2019
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(126,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (34565,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (34656,0), 5 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(85,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34859,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (34985,0), 5 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(89,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 14684707 (ipc=419.6) sim_rate=240732 (inst/sec) elapsed = 0:0:01:01 / Wed Apr 17 12:25:45 2019
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(45,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(117,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(73,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(125,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 15121068 (ipc=420.0) sim_rate=243888 (inst/sec) elapsed = 0:0:01:02 / Wed Apr 17 12:25:46 2019
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(85,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(51,0,0) tid=(70,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(69,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 15402532 (ipc=422.0) sim_rate=244484 (inst/sec) elapsed = 0:0:01:03 / Wed Apr 17 12:25:47 2019
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(50,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(59,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(53,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 15717668 (ipc=424.8) sim_rate=245588 (inst/sec) elapsed = 0:0:01:04 / Wed Apr 17 12:25:48 2019
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(90,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(51,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (37306,0), 4 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(52,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(110,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37594,0), 4 CTAs running
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(69,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(46,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 16257662 (ipc=427.8) sim_rate=250117 (inst/sec) elapsed = 0:0:01:05 / Wed Apr 17 12:25:49 2019
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(56,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (38231,0), 4 CTAs running
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(117,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 16481127 (ipc=428.1) sim_rate=249714 (inst/sec) elapsed = 0:0:01:06 / Wed Apr 17 12:25:50 2019
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(72,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (38563,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38613,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (38668,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38708,0), 5 CTAs running
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(118,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(86,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39048,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (39084,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39255,0), 5 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(102,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39399,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39477,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 16831164 (ipc=426.1) sim_rate=251211 (inst/sec) elapsed = 0:0:01:07 / Wed Apr 17 12:25:51 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39562,0), 4 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(86,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39733,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 16973090 (ipc=424.3) sim_rate=249604 (inst/sec) elapsed = 0:0:01:08 / Wed Apr 17 12:25:52 2019
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(122,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40037,0), 4 CTAs running
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(82,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 17105794 (ipc=422.4) sim_rate=247910 (inst/sec) elapsed = 0:0:01:09 / Wed Apr 17 12:25:53 2019
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(96,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(72,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(79,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 17422018 (ipc=419.8) sim_rate=248885 (inst/sec) elapsed = 0:0:01:10 / Wed Apr 17 12:25:54 2019
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(72,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(90,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 17620682 (ipc=419.5) sim_rate=248178 (inst/sec) elapsed = 0:0:01:11 / Wed Apr 17 12:25:55 2019
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(115,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(121,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 17818180 (ipc=419.3) sim_rate=247474 (inst/sec) elapsed = 0:0:01:12 / Wed Apr 17 12:25:56 2019
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(67,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(104,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (42901,0), 3 CTAs running
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(92,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(73,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (43153,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (43190,0), 3 CTAs running
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(65,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (43327,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (43397,0), 3 CTAs running
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(102,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (43532,0), 3 CTAs running
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(70,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(100,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (43924,0), 4 CTAs running
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(77,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 18645459 (ipc=423.8) sim_rate=255417 (inst/sec) elapsed = 0:0:01:13 / Wed Apr 17 12:25:57 2019
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(85,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(84,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(99,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 18952160 (ipc=425.9) sim_rate=256110 (inst/sec) elapsed = 0:0:01:14 / Wed Apr 17 12:25:58 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (44513,0), 4 CTAs running
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(100,0,0) tid=(104,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(78,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (44721,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (44791,0), 4 CTAs running
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(73,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (44934,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 19238244 (ipc=427.5) sim_rate=256509 (inst/sec) elapsed = 0:0:01:15 / Wed Apr 17 12:25:59 2019
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(83,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (45202,0), 4 CTAs running
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(75,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (45273,0), 3 CTAs running
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(121,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 19498731 (ipc=428.5) sim_rate=256562 (inst/sec) elapsed = 0:0:01:16 / Wed Apr 17 12:26:00 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (45532,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (45561,0), 3 CTAs running
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(91,0,0) tid=(202,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(88,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(86,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (46151,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (46175,0), 2 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(84,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(123,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 19997408 (ipc=430.1) sim_rate=259706 (inst/sec) elapsed = 0:0:01:17 / Wed Apr 17 12:26:01 2019
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(110,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(84,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(76,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (46989,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 20268347 (ipc=431.2) sim_rate=259850 (inst/sec) elapsed = 0:0:01:18 / Wed Apr 17 12:26:02 2019
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(101,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(110,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (47244,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (47274,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (47311,0), 2 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(109,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 20552923 (ipc=432.7) sim_rate=260163 (inst/sec) elapsed = 0:0:01:19 / Wed Apr 17 12:26:03 2019
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(110,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (47601,0), 3 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(117,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(119,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 20818462 (ipc=433.7) sim_rate=260230 (inst/sec) elapsed = 0:0:01:20 / Wed Apr 17 12:26:04 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (48080,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (48101,0), 3 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(109,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (48298,0), 2 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(110,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (48494,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (48531,0), 3 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(112,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (48810,0), 3 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(96,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (49004,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (49063,0), 3 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(114,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(119,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 21411486 (ipc=432.6) sim_rate=264339 (inst/sec) elapsed = 0:0:01:21 / Wed Apr 17 12:26:05 2019
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(96,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(108,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(93,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(118,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 21766974 (ipc=431.0) sim_rate=265450 (inst/sec) elapsed = 0:0:01:22 / Wed Apr 17 12:26:06 2019
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(99,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(114,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(122,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(104,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 22213871 (ipc=431.3) sim_rate=267637 (inst/sec) elapsed = 0:0:01:23 / Wed Apr 17 12:26:07 2019
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(127,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(96,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(127,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 22415783 (ipc=431.1) sim_rate=266854 (inst/sec) elapsed = 0:0:01:24 / Wed Apr 17 12:26:08 2019
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(95,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(117,0,0) tid=(224,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 22650403 (ipc=431.4) sim_rate=266475 (inst/sec) elapsed = 0:0:01:25 / Wed Apr 17 12:26:09 2019
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(90,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52715,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (52728,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (52800,0), 1 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(109,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (52923,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 22865830 (ipc=431.4) sim_rate=265881 (inst/sec) elapsed = 0:0:01:26 / Wed Apr 17 12:26:10 2019
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(109,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(126,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (53323,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (53506,0), 1 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(101,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (53704,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (53782,0), 2 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(121,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (53879,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 23242279 (ipc=430.4) sim_rate=267152 (inst/sec) elapsed = 0:0:01:27 / Wed Apr 17 12:26:11 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (54059,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (54071,0), 2 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(113,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (54234,0), 2 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(117,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(118,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (54686,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (54755,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (54901,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (54975,0), 2 CTAs running
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(106,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 23565958 (ipc=428.5) sim_rate=267794 (inst/sec) elapsed = 0:0:01:28 / Wed Apr 17 12:26:12 2019
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(120,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (55443,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (55601,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (55665,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(108,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 23844599 (ipc=425.8) sim_rate=267916 (inst/sec) elapsed = 0:0:01:29 / Wed Apr 17 12:26:13 2019
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(107,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (56035,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (56219,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (56236,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(117,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(114,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (56881,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (57067,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (57143,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (57287,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (57312,0), 1 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(119,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (57559,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (57728,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57741,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 24228488 (ipc=417.7) sim_rate=269205 (inst/sec) elapsed = 0:0:01:30 / Wed Apr 17 12:26:14 2019
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(123,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(121,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (59086,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(127,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (59180,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (59211,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (59260,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (59343,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (59548,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (59764,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (59951,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 3.
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 59952
gpu_sim_insn = 24441600
gpu_ipc =     407.6862
gpu_tot_sim_cycle = 59952
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     407.6862
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 43781
gpu_stall_icnt2sh    = 282968
gpu_total_sim_rate=271573

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 465654
	L1I_total_cache_misses = 2038
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6262
L1D_cache:
	L1D_cache_core[0]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28932
	L1D_cache_core[1]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30236
	L1D_cache_core[2]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29182
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32020
	L1D_cache_core[4]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28946
	L1D_cache_core[5]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32385
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31636
	L1D_cache_core[7]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32559
	L1D_cache_core[8]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29774
	L1D_cache_core[9]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29268
	L1D_cache_core[10]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33076
	L1D_cache_core[11]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32663
	L1D_cache_core[12]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29589
	L1D_cache_core[13]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33146
	L1D_cache_core[14]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32057
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 465469
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3404
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 465469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 463616
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2038
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6262
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 468873
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3404
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3404
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 465469
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:577313	W0_Idle:27542	W0_Scoreboard:302985	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 549 
maxdqlatency = 0 
maxmflatency = 955 
averagemflatency = 353 
max_icnt2mem_latency = 374 
max_icnt2sh_latency = 59951 
mrq_lat_table:38924 	1608 	1982 	4115 	7986 	6616 	3691 	631 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	220 	61782 	3805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	60499 	1050 	1522 	1730 	1071 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8946 	39871 	16436 	298 	0 	0 	0 	0 	0 	0 	8 	90 	158 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         6         5         6         5         5         6         4         4         5         4         6        16        12         8         6 
dram[1]:         4         6         6         4         4         4         6         6         4         4         7         6        12         8         8         6 
dram[2]:         5         4         5         6         4         4         6         4         4         4         8         5         9        16         6         6 
dram[3]:         6         4         5         5         6         4         6         6         4         4         6         6         6        14         6         6 
dram[4]:         4         5         6         4         6         6         6         4         4         4         5         8        18         6         5         6 
dram[5]:         5         5         5         4         4         5         6         4         4         5         6         6        16         8         6         6 
maximum service time to same row:
dram[0]:      1051      1951      1957      1972      1922      1988      1959      1935      1963      1957      1973      1966      2993      1997      1948      1941 
dram[1]:      1443      1954      1961      1979      1926      1993      1963      1938      1967      1960      1977      1999      1981      2001      1952      1944 
dram[2]:      1963      1929      1965      1937      1929      1953      1966      1954      1972      1919      1981      1944      1985      2550      1947      1971 
dram[3]:      1966      1932      1969      1941      1934      1957      1976      1959      1977      1924      1985      1949      1988      2370      1951      1975 
dram[4]:      1943      1937      1965      1944      1979      1961      1926      1963      1949      1928      1959      1953      2959      1976      1932      1979 
dram[5]:      1947      1941      1969      1949      1986      1965      1931      1966      1953      1932      1963      1957      2794      1989      1937      1982 
average row accesses per activate:
dram[0]:  1.295585  1.287356  1.317647  1.320236  1.326848  1.309021  1.353846  1.328302  1.348659  1.369650  1.330739  1.416327  1.405858  1.352113  1.371429  1.349398 
dram[1]:  1.269303  1.292308  1.335984  1.251397  1.304015  1.306513  1.328302  1.315888  1.375000  1.268468  1.325581  1.321773  1.360324  1.344000  1.312500  1.360324 
dram[2]:  1.262172  1.280000  1.333333  1.333333  1.301527  1.305344  1.340952  1.306122  1.372320  1.361702  1.373494  1.309021  1.363083  1.365854  1.328063  1.365854 
dram[3]:  1.299228  1.317647  1.260788  1.317647  1.337255  1.357143  1.338403  1.391304  1.296501  1.410822  1.330739  1.389002  1.307393  1.365854  1.315068  1.292308 
dram[4]:  1.299807  1.282443  1.346693  1.307393  1.316602  1.328155  1.383104  1.361702  1.380392  1.388560  1.368110  1.372233  1.411765  1.377049  1.426752  1.411765 
dram[5]:  1.284895  1.272727  1.287356  1.260788  1.321705  1.300380  1.346080  1.346080  1.340952  1.377691  1.347059  1.319149  1.335984  1.307393  1.309942  1.320236 
average row locality = 65578/49207 = 1.332697
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       685       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       685       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65554
bank skew: 704/672 = 1.05
chip skew: 10928/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         9         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        10         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        378       353       370       351       372       354       379       358       365       353       372       384       372       357       372       355
dram[1]:        332       335       332       336       332       335       337       334       327       332       334       349       335       331       335       341
dram[2]:        331       339       334       330       335       338       337       342       329       331       334       336       331       335       333       334
dram[3]:        336       388       338       392       340       398       341       404       335       378       339       389       340       396       343       389
dram[4]:        428       360       429       359       440       372       444       372       415       348       438       351       429       358       430       371
dram[5]:        323       331       325       335       325       333       325       331       321       327       337       332       321       330       325       331
maximum mf latency per bank:
dram[0]:        716       688       723       665       771       634       777       701       838       685       674       955       697       686       689       700
dram[1]:        598       553       614       572       551       720       621       662       609       567       671       662       598       569       662       668
dram[2]:        546       647       602       625       617       714       659       759       602       612       563       622       620       548       548       619
dram[3]:        554       652       538       709       563       728       561       720       550       652       624       688       547       680       584       742
dram[4]:        721       644       703       616       747       803       838       751       742       661       722       610       815       647       794       807
dram[5]:        647       552       644       568       522       730       542       680       510       628       587       566       606       543       556       588

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79136 n_nop=40984 n_act=8150 n_pre=8134 n_req=10937 n_rd=21856 n_write=12 bw_util=0.5527
n_activity=71839 dram_eff=0.6088
bk0: 1350a 53242i bk1: 1344a 53285i bk2: 1344a 53071i bk3: 1344a 53461i bk4: 1364a 52200i bk5: 1364a 51889i bk6: 1408a 50757i bk7: 1408a 50637i bk8: 1408a 53133i bk9: 1408a 53900i bk10: 1368a 52866i bk11: 1370a 52598i bk12: 1344a 53357i bk13: 1344a 53307i bk14: 1344a 52037i bk15: 1344a 52092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.1469
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79136 n_nop=40692 n_act=8303 n_pre=8287 n_req=10928 n_rd=21852 n_write=2 bw_util=0.5523
n_activity=72602 dram_eff=0.602
bk0: 1348a 55520i bk1: 1344a 55775i bk2: 1344a 55773i bk3: 1344a 54834i bk4: 1364a 54739i bk5: 1364a 54078i bk6: 1408a 53115i bk7: 1408a 53174i bk8: 1408a 55902i bk9: 1408a 54473i bk10: 1368a 55220i bk11: 1368a 54665i bk12: 1344a 55412i bk13: 1344a 55553i bk14: 1344a 54682i bk15: 1344a 54694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.98103
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79136 n_nop=40878 n_act=8211 n_pre=8195 n_req=10926 n_rd=21852 n_write=0 bw_util=0.5523
n_activity=72248 dram_eff=0.6049
bk0: 1348a 54863i bk1: 1344a 55322i bk2: 1344a 56092i bk3: 1344a 55877i bk4: 1364a 54585i bk5: 1368a 53729i bk6: 1408a 53132i bk7: 1408a 52276i bk8: 1408a 55932i bk9: 1408a 55550i bk10: 1368a 55681i bk11: 1364a 54545i bk12: 1344a 55219i bk13: 1344a 55233i bk14: 1344a 54734i bk15: 1344a 54325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.99623
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79136 n_nop=40900 n_act=8201 n_pre=8185 n_req=10925 n_rd=21850 n_write=0 bw_util=0.5522
n_activity=72250 dram_eff=0.6048
bk0: 1346a 54579i bk1: 1344a 53111i bk2: 1344a 52350i bk3: 1344a 51994i bk4: 1364a 53159i bk5: 1368a 51288i bk6: 1408a 51581i bk7: 1408a 50103i bk8: 1408a 53531i bk9: 1408a 53300i bk10: 1368a 53919i bk11: 1364a 52437i bk12: 1344a 53080i bk13: 1344a 51891i bk14: 1344a 52428i bk15: 1344a 50360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.14571
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79136 n_nop=41197 n_act=8046 n_pre=8030 n_req=10935 n_rd=21850 n_write=13 bw_util=0.5525
n_activity=72011 dram_eff=0.6072
bk0: 1344a 52291i bk1: 1344a 53105i bk2: 1344a 52198i bk3: 1344a 53368i bk4: 1364a 50774i bk5: 1368a 51633i bk6: 1408a 49323i bk7: 1408a 49736i bk8: 1408a 53123i bk9: 1408a 54164i bk10: 1370a 51828i bk11: 1364a 53869i bk12: 1344a 52581i bk13: 1344a 53814i bk14: 1344a 51932i bk15: 1344a 52960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.80556
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79136 n_nop=40708 n_act=8296 n_pre=8280 n_req=10927 n_rd=21848 n_write=4 bw_util=0.5523
n_activity=72485 dram_eff=0.6029
bk0: 1344a 56061i bk1: 1344a 54983i bk2: 1344a 55597i bk3: 1344a 55064i bk4: 1364a 55426i bk5: 1368a 54743i bk6: 1408a 54779i bk7: 1408a 53740i bk8: 1408a 56162i bk9: 1408a 56085i bk10: 1368a 55692i bk11: 1364a 55729i bk12: 1344a 55841i bk13: 1344a 55089i bk14: 1344a 55462i bk15: 1344a 54654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.78346

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 3273
L2_cache_bank[1]: Access = 5524, Miss = 5463, Miss_rate = 0.989, Pending_hits = 3, Reservation_fails = 1909
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 984
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 662
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 3, Reservation_fails = 442
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1400
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 3, Reservation_fails = 466
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3517
L2_cache_bank[8]: Access = 5524, Miss = 5463, Miss_rate = 0.989, Pending_hits = 4, Reservation_fails = 5656
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1685
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 417
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65554
L2_total_cache_miss_rate = 0.9946
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 21089
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20500
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 440
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.364

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.8058
	minimum = 6
	maximum = 193
Network latency average = 13.1227
	minimum = 6
	maximum = 193
Slowest packet = 9448
Flit latency average = 12.7391
	minimum = 6
	maximum = 193
Slowest flit = 27418
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.081438
	minimum = 0.0687216 (at node 0)
	maximum = 0.0921404 (at node 16)
Accepted packet rate average = 0.081438
	minimum = 0.0687216 (at node 0)
	maximum = 0.0921404 (at node 16)
Injected flit rate average = 0.243821
	minimum = 0.0689885 (at node 0)
	maximum = 0.458784 (at node 15)
Accepted flit rate average= 0.243821
	minimum = 0.0911062 (at node 20)
	maximum = 0.385242 (at node 3)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8058 (1 samples)
	minimum = 6 (1 samples)
	maximum = 193 (1 samples)
Network latency average = 13.1227 (1 samples)
	minimum = 6 (1 samples)
	maximum = 193 (1 samples)
Flit latency average = 12.7391 (1 samples)
	minimum = 6 (1 samples)
	maximum = 193 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.081438 (1 samples)
	minimum = 0.0687216 (1 samples)
	maximum = 0.0921404 (1 samples)
Accepted packet rate average = 0.081438 (1 samples)
	minimum = 0.0687216 (1 samples)
	maximum = 0.0921404 (1 samples)
Injected flit rate average = 0.243821 (1 samples)
	minimum = 0.0689885 (1 samples)
	maximum = 0.458784 (1 samples)
Accepted flit rate average = 0.243821 (1 samples)
	minimum = 0.0911062 (1 samples)
	maximum = 0.385242 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 30 sec (90 sec)
gpgpu_simulation_rate = 271573 (inst/sec)
gpgpu_simulation_rate = 666 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 88800.765625 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
