<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-18246</identifier><datestamp>2016-01-15T09:13:08Z</datestamp><dc:title>Part II: Design of Well Doping Profile for Improved Breakdown and Mixed-Signal Performance of STI-Type DePMOS Device</dc:title><dc:creator>TAILOR, KH</dc:creator><dc:creator>SHRIVASTAVA, M</dc:creator><dc:creator>GOSSNER, H</dc:creator><dc:creator>BAGHINI, MS</dc:creator><dc:creator>RAO, VR</dc:creator><dc:subject>Avalanche breakdown</dc:subject><dc:subject>drain extended MOSFET (DeMOS)</dc:subject><dc:subject>input-output (I/O)</dc:subject><dc:subject>mixed-signal performance</dc:subject><dc:subject>OFF-state breakdown voltage</dc:subject><dc:subject>ON-state resistance</dc:subject><dc:subject>two-stage breakdown</dc:subject><dc:subject>well doping profile</dc:subject><dc:description>Shallow-trench isolation drain extended pMOS (STI-DePMOS) devices show a distinct two-stage breakdown. The impact of p-well and deep-n-well doping profile on breakdown characteristics is investigated based on TCAD simulations. Design guidelines for p-well and deep-n-well doping profile are developed to shift the onset of the first-stage breakdown to a higher drain voltage and to avoid vertical punch-through leading to early breakdown. An optimal ratio between the OFF-state breakdown voltage and the ON-state resistance could be obtained. Furthermore, the impact of p-well/deep-n-well doping profile on the figure of merits of analog and digital performance is studied. This paper aids in the design of STI drain extended MOSFET devices for widest safe operating area and optimal mixed-signal performance in advanced system-on-chip input-output process technologies.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2016-01-15T09:13:08Z</dc:date><dc:date>2016-01-15T09:13:08Z</dc:date><dc:date>2015</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 62(12)4105-4113</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>1557-9646</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2015.2488683</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/jspui/handle/100/18246</dc:identifier><dc:language>en</dc:language></oai_dc:dc>