<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO> ZF32-228-196 </DOCNO><DOCID>11 032 526</DOCID><JOURNAL>ACM Transactions on Computer Systems  Feb 1991 v9 n1 p66(32).andM;</JOURNAL><TITLE>Architectural support for reduced register saving/restoring insingle-window register files. (technical)</TITLE><AUTHOR>Huguet, Miquel; Lang, Tomas.andM;</AUTHOR><TEXT><ABSTRACT>Data memory traffic is reduced in processors using registersbecause no memory address has to be calculated and no memoryaccess has to be generated when operands are already available inprocessor registers.andP;  The instruction memory traffic is reduced byuse of registers because shorter addresses are used, and no load(store) instruction has to be generated to fetch (transfer) theoperand from (to) memory for load/store architectures.andP;  Acombination of hardware support and compiler optimizations toreduce the register saving and restoring (RSR) memory traffic fora single-window register file is examined.andP;  The addition ofhardware support to reduce RSR traffic beyond what can be donewith compiler optimizations is proposed and evaluated; the dynamicPolicy G is described and how it reduces RSR traffic is explained.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     Processor ArchitectureMemory ManagementTheoretical ResearchRegistersVery-Large-Scale IntegrationCompilersOptimizationNew TechniqueInstruction Execution.andO;Feature:   illustrationcharttable.andO;Caption:   Gathering measurements for the PM on the EM. (chart)Programs measured. (table)Register pointers. (chart)andM;</DESCRIPT></DOC>