// As simple as it gets: 1-core system with 2 short processes

sys = {
    cores = {
        simpleCore = {
            type = "Simple";
            dcache = "l1d";
            icache = "l1i";
        };
        pimCore = {
            type = "Simple";
            dcache = "pl1d";
            icache = "pl1i";
            //pim = True;
        };
    };

    mem = {
        pim = True;
        type = "Simple";
       // type = "DDR";
    };
    lineSize = 64;

    caches = {
        l1d = {
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 5;
        };
        l1i = {
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 5;
        };
        l2 = {
            caches = 1;
            size = 262144;
            children = "l1i|l1d";  // interleave
             array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 11;
        };
        l3 = {
            caches = 1;
            size = 8388608;
            children = "l2";  // interleave
             array = {
                type = "SetAssoc";
                ways = 16;
            };
            latency = 40;
        };
        pl1d = {
            size = 65536;
        };
        pl1i = {
            size = 32768;
        };
    };

 

};

sim = {
    phaseLength = 10000;
    // attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
   // procStatsFilter = "l1.*|l2.*";
    pim = True;
    printHierarchy = True;
};

process0 = {
    command = "/tmp/VisualGDB/c/Users/vine/source/repos/zsim/graph/Debug/graph";
};


//process1 = {
//    command = "cat tests/simple.cfg";
//};

