
*** Running vivado
    with args -log MP0_design_1_axi_vdma_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MP0_design_1_axi_vdma_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source MP0_design_1_axi_vdma_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 375.461 ; gain = 83.770
INFO: [Synth 8-638] synthesizing module 'MP0_design_1_axi_vdma_0_0' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ip/MP0_design_1_axi_vdma_0_0/synth/MP0_design_1_axi_vdma_0_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:69480]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:16457]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:14862]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (1#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:14862]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (2#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:16457]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:39644]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:16952]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (3#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:16952]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (4#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:39644]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:40370]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (5#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:40370]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:38829]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:18712]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (6#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:18712]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:20526]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (7#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:20526]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:29591]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (8#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:29591]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (9#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:38829]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:63815]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:61558]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (10#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:61558]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:62697]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (11#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:62697]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:63204]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (12#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:63204]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:55739]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:53625]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (13#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:53625]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:55216]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (14#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:55216]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (15#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:55739]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:58282]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:57020]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (16#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:57020]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:57995]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (17#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:57995]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (18#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:58282]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (19#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:63815]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:52754]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (20#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:52754]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:13249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (21#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:40980]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (22#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:40980]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:45948]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:41782]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (49#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:41782]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:41227]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (50#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:41227]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (51#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:45948]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:55410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:53548]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (52#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (53#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (54#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (55#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (56#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (57#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (57#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (57#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (57#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (57#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (58#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (59#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (60#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (60#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (61#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (61#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (61#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (61#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (61#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (62#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (63#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (63#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (63#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (63#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (63#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (64#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (64#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (64#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (64#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (64#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (68#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (69#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (70#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (71#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:53548]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:49590]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (72#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:49590]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (73#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:55410]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (74#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/47ae/hdl/axi_vdma_v6_3_rfs.vhd:69480]
INFO: [Synth 8-256] done synthesizing module 'MP0_design_1_axi_vdma_0_0' (75#1) [c:/Users/njknuth/CPR_E_488_git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ip/MP0_design_1_axi_vdma_0_0/synth/MP0_design_1_axi_vdma_0_0.vhd:106]
Finished RTL Elaboration : Time (s): cpu = 00:03:48 ; elapsed = 00:03:49 . Memory (MB): peak = 653.445 ; gain = 361.754
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:48 ; elapsed = 00:03:49 . Memory (MB): peak = 653.445 ; gain = 361.754
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 788.082 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:58 ; elapsed = 00:04:00 . Memory (MB): peak = 788.082 ; gain = 496.391
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:58 ; elapsed = 00:04:00 . Memory (MB): peak = 788.082 ; gain = 496.391
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:58 ; elapsed = 00:04:00 . Memory (MB): peak = 788.082 ; gain = 496.391
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:01 ; elapsed = 00:04:02 . Memory (MB): peak = 788.082 ; gain = 496.391
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:04 ; elapsed = 00:04:06 . Memory (MB): peak = 788.082 ; gain = 496.391
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:13 ; elapsed = 00:04:15 . Memory (MB): peak = 788.082 ; gain = 496.391
Finished Timing Optimization : Time (s): cpu = 00:04:16 ; elapsed = 00:04:18 . Memory (MB): peak = 837.500 ; gain = 545.809
Finished Technology Mapping : Time (s): cpu = 00:04:16 ; elapsed = 00:04:19 . Memory (MB): peak = 837.500 ; gain = 545.809
Finished IO Insertion : Time (s): cpu = 00:04:17 ; elapsed = 00:04:19 . Memory (MB): peak = 837.500 ; gain = 545.809
Finished Renaming Generated Instances : Time (s): cpu = 00:04:17 ; elapsed = 00:04:19 . Memory (MB): peak = 837.500 ; gain = 545.809
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:17 ; elapsed = 00:04:19 . Memory (MB): peak = 837.500 ; gain = 545.809
Finished Renaming Generated Ports : Time (s): cpu = 00:04:17 ; elapsed = 00:04:19 . Memory (MB): peak = 837.500 ; gain = 545.809
Finished Handling Custom Attributes : Time (s): cpu = 00:04:17 ; elapsed = 00:04:19 . Memory (MB): peak = 837.500 ; gain = 545.809
Finished Renaming Generated Nets : Time (s): cpu = 00:04:17 ; elapsed = 00:04:19 . Memory (MB): peak = 837.500 ; gain = 545.809

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    32|
|2     |LUT1     |   349|
|3     |LUT2     |   153|
|4     |LUT3     |   154|
|5     |LUT4     |   173|
|6     |LUT5     |   116|
|7     |LUT6     |   262|
|8     |MUXCY    |    20|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |SRL16E   |   103|
|12    |FDRE     |   945|
|13    |FDSE     |    45|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:17 ; elapsed = 00:04:19 . Memory (MB): peak = 837.500 ; gain = 545.809
synth_design: Time (s): cpu = 00:04:19 ; elapsed = 00:04:22 . Memory (MB): peak = 837.500 ; gain = 552.129
