Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CustomInterconnect
Compiling module xil_defaultlib.vespa_soc_CustomInterconnect_0_0
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.VeSPA_RAM
Compiling module xil_defaultlib.SlaveInterface
Compiling module xil_defaultlib.vespa_soc_DataMemory_0_0
Compiling module xil_defaultlib.GPIO_PORT
Compiling module xil_defaultlib.GPIO_Slave
Compiling module xil_defaultlib.vespa_soc_GPIO_Slave_0_0
Compiling module xil_defaultlib.UartBaudRate
Compiling module xil_defaultlib.UartTx
Compiling module xil_defaultlib.UartRx
Compiling module xil_defaultlib.Uart
Compiling module xil_defaultlib.vespa_soc_UartSlave_0_0
Compiling module xil_defaultlib.interruptController
Compiling module xil_defaultlib.interruptController_wrapper
Compiling module xil_defaultlib.vespa_soc_interruptControllerS_0...
Compiling module xil_defaultlib.check_cond
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.alu
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.RAM32X32B
Compiling module xil_defaultlib.registerFile
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.code_memory
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.vespa_cpu
Compiling module xil_defaultlib.vespa_soc_vespa_cpu_0_0
Compiling module xil_defaultlib.vespa_soc
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
