AR calc_top behavioral C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_top.vhd sub00/vhpl17 1746106895
EN sevenseg4 NULL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/SevenSeg4.vhd sub00/vhpl08 1746106886
EN calc_data_topmudule NULL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_topmudule.vhd sub00/vhpl14 1746106892
AR std_16bit_reg behavioral C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_16bit_reg.vhd sub00/vhpl05 1746106883
AR calc_menu behavioral C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu.vhd sub00/vhpl13 1746106891
AR std_8bit_reg behavioral C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_8bit_reg.vhd sub00/vhpl03 1746106881
EN std_8bit_reg NULL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_8bit_reg.vhd sub00/vhpl02 1746106880
EN debounce NULL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Debounce_corrected.vhd sub00/vhpl10 1746106888
EN div_component NULL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/div_compoent.vhd sub00/vhpl00 1746106878
EN std_16bit_reg NULL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_16bit_reg.vhd sub00/vhpl04 1746106882
EN calc_menu NULL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu.vhd sub00/vhpl12 1746106890
AR debounce behavioral C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Debounce_corrected.vhd sub00/vhpl11 1746106889
EN calc_top NULL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_top.vhd sub00/vhpl16 1746106894
EN divclk NULL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/DivClk.vhd sub00/vhpl06 1746106884
AR sevenseg4 sevenseg_arch C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/SevenSeg4.vhd sub00/vhpl09 1746106887
AR div_component behavioral C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/div_compoent.vhd sub00/vhpl01 1746106879
AR calc_data_topmudule behavioral C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_topmudule.vhd sub00/vhpl15 1746106893
AR divclk divclk_arch C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/DivClk.vhd sub00/vhpl07 1746106885
