Timeout: 3600, Memory_limit: 64000
	10000.000000 (abstract query)
	10000.000000 (concrete query)

Config:
	(concrete bit-width limit: 0)
	(fineness: 2)
	(interpret-ex-cc-level: 2)
	(forward-check:	0)
	(full projection)
	(prioritization:	single)

#STAT# num_bits= 70 num_regs= 34 num_total_bits= 153
1  70
2  19
3  15

System
  int : 32505
  bool : 55652
  sum : 88157
  bool_op : 43566
  int_op : 36
    !  79
    !=_int  11
    &&  364
    ==  71
    ==_int  538
    ?:  26159
    ?:_int  15784
    {}  16
    |_2  12
    |_3  7
    |_9  1
    ||  560


Property
  int : 0
  bool : 89
  sum : 89
  bool_op : 38
  int_op : 0
    !  24
    &&  13
    ==  1

Partial interpretation info:
  depth: 0
  count: 0
  count (d=0): 0

  depth (prop): 0
  count (prop): 0
  count (d=0) (prop): 0

	# of Inst.                  : 88365	(864 bytes each)
	  ExInst::hm_ExInst.size()  : 0	(984 bytes each)
	  SigInst::hm_SigInst.size(): 238	(904 bytes each)
	  NumInst::hm_NumInst.size(): 422	(888 bytes each)
	  OpInst::hm_OpInst.size()  : 1400	(944 bytes each)
	  OpInst::hm_ITEInst.size() : 41943	(944 bytes each)
	  OpInst::hm_ETCInst.size() : 310	(944 bytes each)
	Total                       : 44313

	Memory (est.)               : 72.810516 MB
	  ExInst                    : 0.000000 MB
	  SigInst                   : 0.205185 MB
	  NumInst                   : 0.357376 MB
	  OpInst::OP                : 1.260376 MB
	  OpInst::ITE               : 37.759964 MB
	  OpInst::ETC               : 0.279083 MB

	(maximum function composition in T: 1)

---------------------------------------------------------------------------------------------
 Reachability Analysis Begins
---------------------------------------------------------------------------------------------
Loop_FrameNumber_#ReachabilityIterations_#RefinementIterations
---------------------------------------------------------------------------------------------
Loop_0_0_0
---------------------------------------------------------------------------------------------
[Basis Step]:
	F[0] = I
	SAT_a ? [ F[0] && !P ]: UNSAT

[First Step]:
	SAT_a ? [ F[0] & T & !P ]: UNSAT

[RES_1]       0	: 0	: 0 s: 0
[RES_0]    L  0 : 0 s: 0, mem: 110, time: 0.434312
[RES_1]       0	: 1	: 0 0 s: 0
[RES_0]    L  1 : 0 0 s: 0, mem: 110, time: 0.434659
---------------------------------------------------------------------------------------------
Loop_1_0_0
---------------------------------------------------------------------------------------------
	F[1] = P
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(10 + 3 -> 10 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 1	: 0 1 s: 1
[RES_0]    L  1 : 0 2 s: 2, mem: 111, time: 0.442266
---------------------------------------------------------------------------------------------
Loop_1_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(11 + 3 -> 11 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 1	: 0 2 s: 2
[RES_0]    L  1 : 0 4 s: 4, mem: 112, time: 0.446336
---------------------------------------------------------------------------------------------
Loop_1_2_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(12 + 3 -> 12 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_Proc_2_CacheState == 2'd2)
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 1	: 0 3 s: 3
[RES_0]    L  1 : 0 6 s: 6, mem: 112, time: 0.450789
---------------------------------------------------------------------------------------------
Loop_1_3_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(13 + 3 -> 13 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_Proc_3_CacheState == 2'd2)
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 1	: 0 4 s: 4
[RES_0]    L  1 : 0 8 s: 8, mem: 112, time: 0.455857
---------------------------------------------------------------------------------------------
Loop_1_4_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(16 + 4 -> 16 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s0_Sta_reg_CurrData
		[1] w1	(_s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 1	: 0 5 s: 5
[RES_0]    L  1 : 0 10 s: 10, mem: 114, time: 0.472037
---------------------------------------------------------------------------------------------
Loop_1_5_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(16 + 4 -> 16 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s35_Sta_reg_MemData
		[1] w1	(_s35_Sta_reg_MemData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 1	: 0 6 s: 6
[RES_0]    L  1 : 0 12 s: 12, mem: 114, time: 0.476733
---------------------------------------------------------------------------------------------
Loop_1_6_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: UNSAT
[RES_1]       0	: 1	: 0 6 s: 6
[RES_0]    L  1 : 0 12 s: 12, mem: 114, time: 0.476818
	[Forward propagation]:
[RES_1]       0	: 2	: 0 6 0 s: 6
[RES_0]    L  2 : 0 12 0 s: 12, mem: 114, time: 0.526786
---------------------------------------------------------------------------------------------
Loop_2_0_0
---------------------------------------------------------------------------------------------
	F[2] = P
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(14 + 3 -> 14 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s42_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 2	: 0 6 1 s: 7
[RES_0]    L  2 : 0 12 3 s: 15, mem: 115, time: 0.657756
---------------------------------------------------------------------------------------------
Loop_2_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(16 + 3 -> 16 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 2	: 0 6 2 s: 8
[RES_0]    L  2 : 0 12 6 s: 18, mem: 115, time: 0.785929
---------------------------------------------------------------------------------------------
Loop_2_2_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(18 + 3 -> 18 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 2	: 0 6 3 s: 9
[RES_0]    L  2 : 0 12 9 s: 21, mem: 115, time: 0.913762
---------------------------------------------------------------------------------------------
Loop_2_3_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(18 + 5 -> 18 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4)
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(19 + 5 -> 19 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3)
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(22 + 3 -> 22 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 2	: 0 7 1 s: 8
[RES_0]    L  2 : 0 14 2 s: 16, mem: 117, time: 1.03086
---------------------------------------------------------------------------------------------
Loop_2_4_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(19 + 5 -> 19 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s54_Sta_reg_Proc_4_CacheState == 2'd2)
		[1] w2	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(20 + 5 -> 20 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s22_Sta_reg_HomeProc_CacheState == 2'd2)
		[1] w2	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(28 + 4 -> 28 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s0_Sta_reg_CurrData
		[1] w1	(_s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 2	: 0 8 2 s: 10
[RES_0]    L  2 : 0 16 4 s: 20, mem: 119, time: 1.10875
---------------------------------------------------------------------------------------------
Loop_2_5_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(22 + 5 -> 22 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #10
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #10
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(24 + 5 -> 24 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s86_Sta_reg_WbMsg_Cmd
		[1] w1	(_s86_Sta_reg_WbMsg_Cmd && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(26 + 5 -> 26 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(32 + 4 -> 32 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s35_Sta_reg_MemData
		[1] w1	(_s35_Sta_reg_MemData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 2	: 0 10 3 s: 13
[RES_0]    L  2 : 0 20 6 s: 26, mem: 121, time: 1.688
---------------------------------------------------------------------------------------------
Loop_2_6_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(33 + 3 -> 33 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 2	: 0 10 4 s: 14
[RES_0]    L  2 : 0 20 9 s: 29, mem: 121, time: 1.82716
---------------------------------------------------------------------------------------------
Loop_2_7_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(34 + 3 -> 34 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 2	: 0 10 5 s: 15
[RES_0]    L  2 : 0 20 12 s: 32, mem: 122, time: 1.98757
---------------------------------------------------------------------------------------------
Loop_2_8_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(35 + 3 -> 35 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 2	: 0 10 6 s: 16
[RES_0]    L  2 : 0 20 15 s: 35, mem: 122, time: 2.15028
---------------------------------------------------------------------------------------------
Loop_2_9_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(36 + 3 -> 36 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 2	: 0 10 7 s: 17
[RES_0]    L  2 : 0 20 18 s: 38, mem: 122, time: 2.315
---------------------------------------------------------------------------------------------
Loop_2_10_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(37 + 3 -> 37 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 2	: 0 10 8 s: 18
[RES_0]    L  2 : 0 20 21 s: 41, mem: 122, time: 2.50001
---------------------------------------------------------------------------------------------
Loop_2_11_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(38 + 3 -> 38 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 2	: 0 10 9 s: 19
[RES_0]    L  2 : 0 20 24 s: 44, mem: 122, time: 2.67528
---------------------------------------------------------------------------------------------
Loop_2_12_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: UNSAT
[RES_1]       0	: 2	: 0 10 9 s: 19
[RES_0]    L  2 : 0 20 24 s: 44, mem: 122, time: 2.67539
	[Forward propagation]:
[RES_1]       0	: 3	: 0 7 12 0 s: 19
[RES_0]    L  3 : 0 14 30 0 s: 44, mem: 123, time: 3.08146
---------------------------------------------------------------------------------------------
Loop_3_0_0
---------------------------------------------------------------------------------------------
	F[3] = P
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(44 + 5 -> 44 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(46 + 5 -> 46 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(25 + 3 -> 25 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s42_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 3	: 0 7 14 1 s: 22
[RES_0]    L  3 : 0 14 36 3 s: 53, mem: 123, time: 3.4354
---------------------------------------------------------------------------------------------
Loop_3_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(48 + 5 -> 48 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(49 + 5 -> 49 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(29 + 3 -> 29 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 3	: 0 7 16 2 s: 25
[RES_0]    L  3 : 0 14 42 6 s: 62, mem: 124, time: 3.95165
---------------------------------------------------------------------------------------------
Loop_3_2_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(51 + 5 -> 51 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(52 + 5 -> 52 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(33 + 3 -> 33 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 3	: 0 7 18 3 s: 28
[RES_0]    L  3 : 0 14 48 9 s: 71, mem: 124, time: 4.41618
---------------------------------------------------------------------------------------------
Loop_3_3_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(54 + 5 -> 54 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(55 + 5 -> 55 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(37 + 3 -> 37 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       0	: 3	: 0 7 20 4 s: 31
[RES_0]    L  3 : 0 14 54 12 s: 80, mem: 124, time: 5.05434
---------------------------------------------------------------------------------------------
Loop_3_4_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #70
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #70
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(28 + 6 -> 28 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s70_Sta_reg_UniMsg_1_Cmd == 3'd3)
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(29 + 6 -> 29 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4)
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(59 + 5 -> 59 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #69
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #69
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(31 + 6 -> 31 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_UniMsg_2_Cmd == 3'd3)
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(32 + 6 -> 32 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4)
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(62 + 5 -> 62 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_Proc_2_CacheState == 2'd2)
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #68
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #68
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(34 + 6 -> 34 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s78_Sta_reg_UniMsg_3_Cmd == 3'd3)
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(35 + 6 -> 35 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4)
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(65 + 5 -> 65 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_Proc_3_CacheState == 2'd2)
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(37 + 6 -> 37 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s82_Sta_reg_UniMsg_4_Cmd == 3'd3)
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(38 + 6 -> 38 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4)
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(68 + 5 -> 68 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s54_Sta_reg_Proc_4_CacheState == 2'd2)
		[1] w2	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #395
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #395
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s13_Sta_reg_Dir_Pending$next == _s13_Sta_reg_Dir_Pending$next_rhs) && (_s22_Sta_reg_HomeProc_CacheState$next == w$437) && (_s23_Sta_reg_HomeProc_InvMarked$next == _s23_Sta_reg_HomeProc_InvMarked$next_rhs) && (_s24_Sta_reg_HomeProc_ProcCmd$next == _s24_Sta_reg_HomeProc_ProcCmd$next_rhs) && (_s35_Sta_reg_MemData$next == _s35_Sta_reg_MemData$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 4)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 19)
		(cc core: 19 -> 6)
UNSAT

		[MUS(s)]:
		[1] ((_s22_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_i1_io_en_a == 9'd18) && !(ReductionOr_1_2(_s22_Sta_reg_HomeProc_CacheState)) && (_s22_Sta_reg_HomeProc_CacheState$next == w$437))

	[Lemmas]: 
		[1] !(((_s22_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_i1_io_en_a == 9'd18) && !(ReductionOr_1_2(_s22_Sta_reg_HomeProc_CacheState)) && (_s22_Sta_reg_HomeProc_CacheState$next == w$437)))
#89823
#Lemmas = 3
[RES_1]       1	: 3	: 0 11 10 4 s: 25
[RES_0]    L  3 : 0 22 20 12 s: 54, mem: 141, time: 6.19002
---------------------------------------------------------------------------------------------
Loop_3_0_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(42 + 5 -> 42 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4)
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(72 + 5 -> 72 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 4 -> 2)
	(47 + 4 -> 47 + 2)
	(4 -> 2 -> 2)
	(4 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 3	: 0 12 11 5 s: 28
[RES_0]    L  3 : 0 24 23 15 s: 62, mem: 141, time: 6.70512
---------------------------------------------------------------------------------------------
Loop_3_1_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #381
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #381
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(76 + 7 -> 76 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s21_Sta_reg_HomeProc_CacheData && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s21_Sta_reg_HomeProc_CacheData && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(49 + 4 -> 49 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s35_Sta_reg_MemData
		[1] w1	(_s35_Sta_reg_MemData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 3	: 0 12 11 6 s: 29
[RES_0]    L  3 : 0 24 24 17 s: 65, mem: 141, time: 7.93402
---------------------------------------------------------------------------------------------
Loop_3_2_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(50 + 3 -> 50 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 3	: 0 12 11 7 s: 30
[RES_0]    L  3 : 0 24 24 20 s: 68, mem: 141, time: 8.19024
---------------------------------------------------------------------------------------------
Loop_3_3_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(51 + 3 -> 51 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 3	: 0 12 11 8 s: 31
[RES_0]    L  3 : 0 24 24 23 s: 71, mem: 141, time: 8.38952
---------------------------------------------------------------------------------------------
Loop_3_4_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(52 + 3 -> 52 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 3	: 0 12 11 9 s: 32
[RES_0]    L  3 : 0 24 24 26 s: 74, mem: 141, time: 8.57499
---------------------------------------------------------------------------------------------
Loop_3_5_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(53 + 3 -> 53 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 3	: 0 12 11 10 s: 33
[RES_0]    L  3 : 0 24 24 29 s: 77, mem: 141, time: 8.74982
---------------------------------------------------------------------------------------------
Loop_3_6_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(54 + 3 -> 54 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 3	: 0 12 11 11 s: 34
[RES_0]    L  3 : 0 24 24 32 s: 80, mem: 141, time: 8.93378
---------------------------------------------------------------------------------------------
Loop_3_7_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(55 + 3 -> 55 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 3	: 0 12 11 12 s: 35
[RES_0]    L  3 : 0 24 24 35 s: 83, mem: 141, time: 9.10622
---------------------------------------------------------------------------------------------
Loop_3_8_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: UNSAT
[RES_1]       1	: 3	: 0 12 11 12 s: 35
[RES_0]    L  3 : 0 24 24 35 s: 83, mem: 141, time: 9.10639
	[Forward propagation]:
[RES_1]       1	: 4	: 0 11 7 16 1 s: 35
[RES_0]    L  4 : 0 22 15 43 3 s: 83, mem: 143, time: 10.9808
---------------------------------------------------------------------------------------------
Loop_4_0_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #70
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #70
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(93 + 6 -> 93 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s70_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(95 + 6 -> 95 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(67 + 5 -> 67 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #70
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #70
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(97 + 6 -> 97 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(71 + 5 -> 71 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(99 + 6 -> 99 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s70_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(74 + 5 -> 74 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(76 + 5 -> 76 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(31 + 3 -> 31 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s42_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 4	: 0 11 11 19 2 s: 43
[RES_0]    L  4 : 0 22 27 52 6 s: 107, mem: 145, time: 14.28
---------------------------------------------------------------------------------------------
Loop_4_1_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #69
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #69
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(105 + 6 -> 105 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(106 + 6 -> 106 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s66_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s66_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(82 + 5 -> 82 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(109 + 6 -> 109 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(110 + 6 -> 110 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s66_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s66_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(86 + 5 -> 86 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(87 + 5 -> 87 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(88 + 5 -> 88 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(37 + 3 -> 37 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 4	: 0 11 15 22 3 s: 51
[RES_0]    L  4 : 0 22 39 61 9 s: 131, mem: 146, time: 18.7339
---------------------------------------------------------------------------------------------
Loop_4_2_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #68
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #68
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(117 + 6 -> 117 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(119 + 6 -> 119 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(92 + 5 -> 92 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #68
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #68
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(121 + 6 -> 121 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(122 + 6 -> 122 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(95 + 5 -> 95 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #68
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #68
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(98 + 5 -> 98 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(100 + 5 -> 100 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(43 + 3 -> 43 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 4	: 0 11 19 25 4 s: 59
[RES_0]    L  4 : 0 22 51 70 12 s: 155, mem: 147, time: 22.8932
---------------------------------------------------------------------------------------------
Loop_4_3_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(129 + 6 -> 129 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(131 + 6 -> 131 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s82_Sta_reg_UniMsg_4_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(104 + 5 -> 104 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(133 + 6 -> 133 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s82_Sta_reg_UniMsg_4_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(108 + 5 -> 108 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(135 + 6 -> 135 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(110 + 5 -> 110 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(112 + 5 -> 112 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(49 + 3 -> 49 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 4	: 0 11 23 28 5 s: 67
[RES_0]    L  4 : 0 22 63 79 15 s: 179, mem: 148, time: 27.9951
---------------------------------------------------------------------------------------------
Loop_4_4_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(139 + 6 -> 139 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #352
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #352
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(45 + 10 -> 45 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s66_Sta_reg_UniMsg_0_Cmd == 3'd1)
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(141 + 6 -> 141 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3)
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(116 + 5 -> 116 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #70
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #70
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #356
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #356
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(47 + 10 -> 47 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s70_Sta_reg_UniMsg_1_Cmd == 3'd1)
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(144 + 6 -> 144 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s70_Sta_reg_UniMsg_1_Cmd == 3'd3)
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(145 + 6 -> 145 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(119 + 5 -> 119 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #381
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #381
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(123 + 7 -> 123 + 3)
	(7 -> 3 -> 2)
	(7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s21_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #69
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #69
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #355
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #355
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(49 + 10 -> 49 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_UniMsg_2_Cmd == 3'd1)
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(149 + 6 -> 149 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s74_Sta_reg_UniMsg_2_Cmd == 3'd3)
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(150 + 6 -> 150 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(126 + 5 -> 126 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #68
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #68
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #349
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #349
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(51 + 10 -> 51 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s78_Sta_reg_UniMsg_3_Cmd == 3'd1)
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(153 + 6 -> 153 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s78_Sta_reg_UniMsg_3_Cmd == 3'd3)
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(154 + 6 -> 154 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(129 + 5 -> 129 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #348
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #348
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(53 + 10 -> 53 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s82_Sta_reg_UniMsg_4_Cmd == 3'd1)
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(157 + 6 -> 157 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s82_Sta_reg_UniMsg_4_Cmd == 3'd3)
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(158 + 6 -> 158 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(132 + 5 -> 132 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(59 + 4 -> 59 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s35_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s35_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 4	: 0 11 21 34 6 s: 72
[RES_0]    L  4 : 0 22 52 97 19 s: 190, mem: 155, time: 38.4167
---------------------------------------------------------------------------------------------
Loop_4_5_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #343
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #343
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(138 + 11 -> 138 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s21_Sta_reg_HomeProc_CacheData && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s0_Sta_reg_CurrData) && _s21_Sta_reg_HomeProc_CacheData && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(61 + 4 -> 61 + 3)
	(4 -> 3 -> 2)
	(4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s35_Sta_reg_MemData)
		[1] w1	(!(_s0_Sta_reg_CurrData) && _s35_Sta_reg_MemData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 4	: 0 11 21 35 7 s: 74
[RES_0]    L  4 : 0 22 52 101 22 s: 197, mem: 156, time: 41.5089
---------------------------------------------------------------------------------------------
Loop_4_6_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #70
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #70
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(140 + 5 -> 140 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(141 + 5 -> 141 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(165 + 6 -> 165 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(143 + 5 -> 143 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(144 + 5 -> 144 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(66 + 3 -> 66 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 4	: 0 11 22 38 8 s: 79
[RES_0]    L  4 : 0 22 55 110 25 s: 212, mem: 156, time: 44.5248
---------------------------------------------------------------------------------------------
Loop_4_7_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #70
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #70
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(146 + 5 -> 146 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(170 + 6 -> 170 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next == _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s78_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s78_Sta_reg_UniMsg_3_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(148 + 5 -> 148 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #68
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #68
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(149 + 5 -> 149 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(150 + 5 -> 150 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(71 + 3 -> 71 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 4	: 0 11 23 41 9 s: 84
[RES_0]    L  4 : 0 22 58 119 28 s: 227, mem: 157, time: 47.2805
---------------------------------------------------------------------------------------------
Loop_4_8_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #70
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #70
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(152 + 5 -> 152 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #69
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #69
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(153 + 5 -> 153 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(177 + 6 -> 177 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(155 + 5 -> 155 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(156 + 5 -> 156 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(76 + 3 -> 76 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 4	: 0 11 24 44 10 s: 89
[RES_0]    L  4 : 0 22 61 128 31 s: 242, mem: 157, time: 49.5909
---------------------------------------------------------------------------------------------
Loop_4_9_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #68
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #68
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(158 + 5 -> 158 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(182 + 6 -> 182 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(160 + 5 -> 160 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(161 + 5 -> 161 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(162 + 5 -> 162 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(81 + 3 -> 81 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 4	: 0 11 25 47 11 s: 94
[RES_0]    L  4 : 0 22 64 137 34 s: 257, mem: 157, time: 52.1519
---------------------------------------------------------------------------------------------
Loop_4_10_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #69
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #69
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(164 + 5 -> 164 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(188 + 6 -> 188 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s82_Sta_reg_UniMsg_4_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s82_Sta_reg_UniMsg_4_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(166 + 5 -> 166 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(167 + 5 -> 167 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(168 + 5 -> 168 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(86 + 3 -> 86 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 4	: 0 11 26 50 12 s: 99
[RES_0]    L  4 : 0 22 67 146 37 s: 272, mem: 157, time: 54.951
---------------------------------------------------------------------------------------------
Loop_4_11_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #69
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #69
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(170 + 5 -> 170 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #68
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #68
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(171 + 5 -> 171 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(195 + 6 -> 195 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(173 + 5 -> 173 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(174 + 5 -> 174 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(91 + 3 -> 91 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 4	: 0 11 27 53 13 s: 104
[RES_0]    L  4 : 0 22 70 155 40 s: 287, mem: 157, time: 57.4652
---------------------------------------------------------------------------------------------
Loop_4_12_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: UNSAT
[RES_1]       1	: 4	: 0 11 27 53 13 s: 104
[RES_0]    L  4 : 0 22 70 155 40 s: 287, mem: 157, time: 57.4654
	[Forward propagation]:
[RES_1]       1	: 5	: 0 11 27 53 13 0 s: 104
[RES_0]    L  5 : 0 22 70 155 40 0 s: 287, mem: 158, time: 68.0428
---------------------------------------------------------------------------------------------
Loop_5_0_1
---------------------------------------------------------------------------------------------
	F[5] = P
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #347
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #347
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(203 + 12 -> 203 + 6)
	(12 -> 6 -> 2)
	(12 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(179 + 11 -> 179 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #70
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #70
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(180 + 6 -> 180 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s70_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(181 + 6 -> 181 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(97 + 5 -> 97 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #70
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #70
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #346
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #346
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(210 + 12 -> 210 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(186 + 11 -> 186 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(187 + 6 -> 187 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(102 + 5 -> 102 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(189 + 6 -> 189 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s70_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(105 + 5 -> 105 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(107 + 5 -> 107 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(26 + 3 -> 26 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s42_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 5	: 0 11 28 55 16 1 s: 111
[RES_0]    L  5 : 0 22 73 161 49 3 s: 308, mem: 162, time: 85.5273
---------------------------------------------------------------------------------------------
Loop_5_1_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #69
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #69
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(193 + 6 -> 193 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(194 + 6 -> 194 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s66_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s66_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(113 + 5 -> 113 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #347
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #347
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(221 + 12 -> 221 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(197 + 11 -> 197 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(198 + 6 -> 198 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s66_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s66_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(116 + 5 -> 116 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(200 + 6 -> 200 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(119 + 5 -> 119 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(120 + 5 -> 120 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(32 + 3 -> 32 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 5	: 0 11 28 56 19 2 s: 116
[RES_0]    L  5 : 0 22 73 164 58 6 s: 323, mem: 164, time: 102.547
---------------------------------------------------------------------------------------------
Loop_5_2_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #68
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #68
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(204 + 6 -> 204 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(205 + 6 -> 205 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(126 + 5 -> 126 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #347
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #347
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(232 + 12 -> 232 + 6)
	(12 -> 6 -> 2)
	(12 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(208 + 6 -> 208 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(209 + 6 -> 209 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(130 + 5 -> 130 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #347
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #347
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(211 + 11 -> 211 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(132 + 5 -> 132 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(133 + 5 -> 133 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(38 + 3 -> 38 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 5	: 0 11 28 57 22 3 s: 121
[RES_0]    L  5 : 0 22 73 167 67 9 s: 338, mem: 164, time: 120.972
---------------------------------------------------------------------------------------------
Loop_5_3_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #347
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #347
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(240 + 12 -> 240 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(216 + 11 -> 216 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s54_Sta_reg_Proc_4_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s54_Sta_reg_Proc_4_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s54_Sta_reg_Proc_4_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(217 + 6 -> 217 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(218 + 6 -> 218 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s82_Sta_reg_UniMsg_4_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(138 + 5 -> 138 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(220 + 6 -> 220 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s82_Sta_reg_UniMsg_4_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(142 + 5 -> 142 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(222 + 6 -> 222 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(144 + 5 -> 144 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(146 + 5 -> 146 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(44 + 3 -> 44 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       1	: 5	: 0 11 28 58 25 4 s: 126
[RES_0]    L  5 : 0 22 73 170 76 12 s: 353, mem: 165, time: 137.336
---------------------------------------------------------------------------------------------
Loop_5_4_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #287
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #287
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(230 + 10 -> 230 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #286
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #286
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(232 + 8 -> 232 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #285
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #285
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(234 + 8 -> 234 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #284
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #284
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(236 + 8 -> 236 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #283
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #283
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(238 + 8 -> 238 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(155 + 5 -> 155 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(158 + 5 -> 158 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #10
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #10
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(161 + 5 -> 161 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(_s86_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #344
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #344
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(168 + 11 -> 168 + 5)
	(11 -> 5 -> 3)
	(11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s21_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(243 + 6 -> 243 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #68
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #68
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #349
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #349
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #398
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #398
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(53 + 11 -> 53 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_Proc_3_CacheState != _s52_Sta_reg_Proc_3_ProcCmd)
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState != _s52_Sta_reg_Proc_3_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #398
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #398
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s13_Sta_reg_Dir_Pending$next == _s13_Sta_reg_Dir_Pending$next_rhs) && (_s35_Sta_reg_MemData$next == _s35_Sta_reg_MemData$next_rhs) && (_s50_Sta_reg_Proc_3_CacheState$next == w$3970) && (_s51_Sta_reg_Proc_3_InvMarked$next == _s51_Sta_reg_Proc_3_InvMarked$next_rhs) && (_s52_Sta_reg_Proc_3_ProcCmd$next == _s52_Sta_reg_Proc_3_ProcCmd$next_rhs) && (_s60_Sta_reg_RpMsg_3_Cmd$next == _s60_Sta_reg_RpMsg_3_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s50_Sta_reg_Proc_3_CacheState$next == 2'd2) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_i1_io_en_a == 9'd345) && (_s50_Sta_reg_Proc_3_CacheState$next == w$3970))

	[Lemmas]: 
		[1] !(((_s50_Sta_reg_Proc_3_CacheState$next == 2'd2) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_i1_io_en_a == 9'd345) && (_s50_Sta_reg_Proc_3_CacheState$next == w$3970)))
#91251
#Lemmas = 4
[RES_1]       2	: 5	: 0 12 27 64 29 4 s: 136
[RES_0]    L  5 : 0 24 70 188 89 12 s: 383, mem: 174, time: 143.623
---------------------------------------------------------------------------------------------
Loop_5_0_2
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(171 + 5 -> 171 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #71
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #71
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #357
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #357
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #401
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #401
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(54 + 11 -> 54 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_Proc_0_CacheState != _s40_Sta_reg_Proc_0_ProcCmd)
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState != _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #401
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #401
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(54 + 11 -> 54 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s3_Sta_reg_Dir_HeadVld
		[1] w1	(_s3_Sta_reg_Dir_HeadVld && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(269 + 10 -> 269 + 3)
	(10 -> 3 -> 2)
	(10 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #352
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #352
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #401
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #401
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s13_Sta_reg_Dir_Pending$next == _s13_Sta_reg_Dir_Pending$next_rhs) && (_s35_Sta_reg_MemData$next == _s35_Sta_reg_MemData$next_rhs) && (_s38_Sta_reg_Proc_0_CacheState$next == w$3742) && (_s39_Sta_reg_Proc_0_InvMarked$next == _s39_Sta_reg_Proc_0_InvMarked$next_rhs) && (_s40_Sta_reg_Proc_0_ProcCmd$next == _s40_Sta_reg_Proc_0_ProcCmd$next_rhs) && (_s57_Sta_reg_RpMsg_0_Cmd$next == _s57_Sta_reg_RpMsg_0_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s38_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 9'd342) && (_s38_Sta_reg_Proc_0_CacheState$next == w$3742))

	[Lemmas]: 
		[1] !(((_s38_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 9'd342) && (_s38_Sta_reg_Proc_0_CacheState$next == w$3742)))
#91311
#Lemmas = 5
[RES_1]       3	: 5	: 0 14 28 63 30 4 s: 139
[RES_0]    L  5 : 0 28 73 185 92 12 s: 390, mem: 176, time: 148.481
---------------------------------------------------------------------------------------------
Loop_5_0_3
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(248 + 6 -> 248 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(174 + 5 -> 174 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #70
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #70
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #346
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #346
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(273 + 11 -> 273 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #351
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #351
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #400
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #400
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(55 + 11 -> 55 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_Proc_1_CacheState != _s44_Sta_reg_Proc_1_ProcCmd)
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState != _s44_Sta_reg_Proc_1_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #400
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #400
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s13_Sta_reg_Dir_Pending$next == _s13_Sta_reg_Dir_Pending$next_rhs) && (_s35_Sta_reg_MemData$next == _s35_Sta_reg_MemData$next_rhs) && (_s42_Sta_reg_Proc_1_CacheState$next == w$3819) && (_s43_Sta_reg_Proc_1_InvMarked$next == _s43_Sta_reg_Proc_1_InvMarked$next_rhs) && (_s44_Sta_reg_Proc_1_ProcCmd$next == _s44_Sta_reg_Proc_1_ProcCmd$next_rhs) && (_s58_Sta_reg_RpMsg_1_Cmd$next == _s58_Sta_reg_RpMsg_1_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s42_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 9'd343) && (_s42_Sta_reg_Proc_1_CacheState$next == w$3819))

	[Lemmas]: 
		[1] !(((_s42_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 9'd343) && (_s42_Sta_reg_Proc_1_CacheState$next == w$3819)))
#91369
#Lemmas = 6
[RES_1]       4	: 5	: 0 15 28 63 31 4 s: 141
[RES_0]    L  5 : 0 30 73 185 95 12 s: 395, mem: 177, time: 155.742
---------------------------------------------------------------------------------------------
Loop_5_0_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(252 + 6 -> 252 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(177 + 5 -> 177 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #69
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #69
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #350
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #350
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #399
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #399
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(56 + 11 -> 56 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_Proc_2_CacheState != _s48_Sta_reg_Proc_2_ProcCmd)
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState != _s48_Sta_reg_Proc_2_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #399
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #399
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s13_Sta_reg_Dir_Pending$next == _s13_Sta_reg_Dir_Pending$next_rhs) && (_s35_Sta_reg_MemData$next == _s35_Sta_reg_MemData$next_rhs) && (_s46_Sta_reg_Proc_2_CacheState$next == w$3895) && (_s47_Sta_reg_Proc_2_InvMarked$next == _s47_Sta_reg_Proc_2_InvMarked$next_rhs) && (_s48_Sta_reg_Proc_2_ProcCmd$next == _s48_Sta_reg_Proc_2_ProcCmd$next_rhs) && (_s59_Sta_reg_RpMsg_2_Cmd$next == _s59_Sta_reg_RpMsg_2_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s46_Sta_reg_Proc_2_CacheState$next == 2'd2) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_i1_io_en_a == 9'd344) && (_s46_Sta_reg_Proc_2_CacheState$next == w$3895))

	[Lemmas]: 
		[1] !(((_s46_Sta_reg_Proc_2_CacheState$next == 2'd2) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_i1_io_en_a == 9'd344) && (_s46_Sta_reg_Proc_2_CacheState$next == w$3895)))
#91418
#Lemmas = 7
[RES_1]       5	: 5	: 0 16 27 63 32 4 s: 142
[RES_0]    L  5 : 0 32 70 185 98 12 s: 397, mem: 178, time: 161.213
---------------------------------------------------------------------------------------------
Loop_5_0_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(255 + 6 -> 255 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(180 + 5 -> 180 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #343
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #343
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(286 + 11 -> 286 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #348
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #348
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #397
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #397
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(57 + 11 -> 57 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s54_Sta_reg_Proc_4_CacheState != _s56_Sta_reg_Proc_4_ProcCmd)
		[1] w2	((_s54_Sta_reg_Proc_4_CacheState != _s56_Sta_reg_Proc_4_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #397
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #397
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s13_Sta_reg_Dir_Pending$next == _s13_Sta_reg_Dir_Pending$next_rhs) && (_s35_Sta_reg_MemData$next == _s35_Sta_reg_MemData$next_rhs) && (_s54_Sta_reg_Proc_4_CacheState$next == w$4044) && (_s55_Sta_reg_Proc_4_InvMarked$next == _s55_Sta_reg_Proc_4_InvMarked$next_rhs) && (_s56_Sta_reg_Proc_4_ProcCmd$next == _s56_Sta_reg_Proc_4_ProcCmd$next_rhs) && (_s61_Sta_reg_RpMsg_4_Cmd$next == _s61_Sta_reg_RpMsg_4_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s54_Sta_reg_Proc_4_CacheState$next == 2'd2) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_i1_io_en_a == 9'd346) && (_s54_Sta_reg_Proc_4_CacheState$next == w$4044))

	[Lemmas]: 
		[1] !(((_s54_Sta_reg_Proc_4_CacheState$next == 2'd2) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_i1_io_en_a == 9'd346) && (_s54_Sta_reg_Proc_4_CacheState$next == w$4044)))
#91473
#Lemmas = 8
[RES_1]       6	: 5	: 0 17 27 63 33 4 s: 144
[RES_0]    L  5 : 0 34 70 185 101 12 s: 402, mem: 179, time: 167.657
---------------------------------------------------------------------------------------------
Loop_5_0_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(259 + 6 -> 259 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(183 + 5 -> 183 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(62 + 4 -> 62 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s35_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s35_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 5	: 0 17 26 63 33 5 s: 144
[RES_0]    L  5 : 0 34 67 185 100 16 s: 402, mem: 179, time: 171.954
---------------------------------------------------------------------------------------------
Loop_5_1_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #310
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #310
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(294 + 9 -> 294 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s66_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s66_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(264 + 8 -> 264 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #305
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #305
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(297 + 9 -> 297 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(267 + 8 -> 267 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #309
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #309
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(300 + 9 -> 300 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
	(9 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(269 + 8 -> 269 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #308
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #308
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(303 + 9 -> 303 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s82_Sta_reg_UniMsg_4_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s82_Sta_reg_UniMsg_4_Cmd$next)
	(9 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(271 + 8 -> 271 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #307
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #307
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(306 + 10 -> 306 + 3)
	(10 -> 3 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(273 + 9 -> 273 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #311
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #311
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(309 + 9 -> 309 + 5)
	(9 -> 5 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 5 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(275 + 8 -> 275 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #304
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #304
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(311 + 9 -> 311 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(277 + 8 -> 277 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #303
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #303
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(313 + 9 -> 313 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(279 + 8 -> 279 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #302
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #302
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(316 + 10 -> 316 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s66_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s66_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(283 + 9 -> 283 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #301
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #301
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(318 + 9 -> 318 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(285 + 8 -> 285 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #299
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #299
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(320 + 9 -> 320 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next != _s74_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next != _s74_Sta_reg_UniMsg_2_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(287 + 8 -> 287 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #298
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #298
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(322 + 9 -> 322 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s74_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s74_Sta_reg_UniMsg_2_Cmd$next)
	(9 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(289 + 8 -> 289 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #292
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #292
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(325 + 10 -> 325 + 3)
	(10 -> 3 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s82_Sta_reg_UniMsg_4_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s82_Sta_reg_UniMsg_4_Cmd$next)
	(10 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(292 + 9 -> 292 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #291
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #291
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(327 + 9 -> 327 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(294 + 8 -> 294 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #297
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #297
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(330 + 9 -> 330 + 4)
	(9 -> 4 -> 2)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
	(9 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(298 + 9 -> 298 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #296
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #296
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(332 + 9 -> 332 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next != _s70_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(300 + 8 -> 300 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(334 + 9 -> 334 + 4)
	(9 -> 4 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next != _s74_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next != _s74_Sta_reg_UniMsg_2_Cmd$next)
	(9 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(302 + 8 -> 302 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(336 + 9 -> 336 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
	(9 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(304 + 8 -> 304 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #290
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #290
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(338 + 9 -> 338 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s74_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s74_Sta_reg_UniMsg_2_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(306 + 8 -> 306 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #289
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #289
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(340 + 9 -> 340 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s78_Sta_reg_UniMsg_3_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(308 + 8 -> 308 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(205 + 5 -> 205 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #10
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #10
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #384
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #384
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(343 + 6 -> 343 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s48_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s48_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(311 + 7 -> 311 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_Proc_2_CacheState == 2'd2)
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #386
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #386
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(312 + 7 -> 312 + 2)
	(7 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(7 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #386
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #386
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(346 + 6 -> 346 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(314 + 7 -> 314 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #382
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #382
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(348 + 6 -> 348 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s56_Sta_reg_Proc_4_ProcCmd == 2'd2) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	((_s56_Sta_reg_Proc_4_ProcCmd == 2'd2) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(316 + 7 -> 316 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s54_Sta_reg_Proc_4_CacheState == 2'd2)
		[1] w2	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #383
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #383
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(317 + 7 -> 317 + 2)
	(7 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s52_Sta_reg_Proc_3_ProcCmd$next)
	(7 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s52_Sta_reg_Proc_3_ProcCmd))
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s52_Sta_reg_Proc_3_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #383
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #383
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(351 + 6 -> 351 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s52_Sta_reg_Proc_3_ProcCmd == 2'd2) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s52_Sta_reg_Proc_3_ProcCmd == 2'd2) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(319 + 7 -> 319 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_Proc_3_CacheState == 2'd2)
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #385
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #385
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(353 + 6 -> 353 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s44_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s44_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(321 + 7 -> 321 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(213 + 5 -> 213 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s86_Sta_reg_WbMsg_Cmd
		[1] w1	(_s86_Sta_reg_WbMsg_Cmd && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(214 + 5 -> 214 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #381
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #381
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 7 -> 4)
	(216 + 7 -> 216 + 4)
	(7 -> 4 -> 3)
	(7 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s21_Sta_reg_HomeProc_CacheData && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s0_Sta_reg_CurrData) && _s21_Sta_reg_HomeProc_CacheData && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(67 + 4 -> 67 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s35_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s0_Sta_reg_CurrData) && _s35_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 5	: 0 17 46 30 34 6 s: 133
[RES_0]    L  5 : 0 34 132 83 101 20 s: 370, mem: 182, time: 217.105
---------------------------------------------------------------------------------------------
Loop_5_2_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(326 + 6 -> 326 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(219 + 5 -> 219 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(220 + 5 -> 220 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(70 + 3 -> 70 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 5	: 0 17 45 31 35 7 s: 135
[RES_0]    L  5 : 0 34 129 86 104 23 s: 376, mem: 182, time: 224.741
---------------------------------------------------------------------------------------------
Loop_5_3_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(330 + 6 -> 330 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next == _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s78_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s78_Sta_reg_UniMsg_3_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(223 + 5 -> 223 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(224 + 5 -> 224 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(73 + 3 -> 73 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 5	: 0 17 44 32 36 8 s: 137
[RES_0]    L  5 : 0 34 126 89 107 26 s: 382, mem: 182, time: 233.947
---------------------------------------------------------------------------------------------
Loop_5_4_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(334 + 6 -> 334 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(227 + 5 -> 227 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(228 + 5 -> 228 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(76 + 3 -> 76 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 5	: 0 17 43 33 37 9 s: 139
[RES_0]    L  5 : 0 34 123 92 110 29 s: 388, mem: 182, time: 242.933
---------------------------------------------------------------------------------------------
Loop_5_5_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(338 + 6 -> 338 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(231 + 5 -> 231 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(232 + 5 -> 232 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(79 + 3 -> 79 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 5	: 0 17 42 34 38 10 s: 141
[RES_0]    L  5 : 0 34 120 95 113 32 s: 394, mem: 182, time: 250.391
---------------------------------------------------------------------------------------------
Loop_5_6_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(342 + 6 -> 342 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s82_Sta_reg_UniMsg_4_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s82_Sta_reg_UniMsg_4_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(235 + 5 -> 235 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(236 + 5 -> 236 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(82 + 3 -> 82 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 5	: 0 17 41 35 39 11 s: 143
[RES_0]    L  5 : 0 34 117 98 116 35 s: 400, mem: 182, time: 258.804
---------------------------------------------------------------------------------------------
Loop_5_7_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(346 + 6 -> 346 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(239 + 5 -> 239 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(240 + 5 -> 240 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(85 + 3 -> 85 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 5	: 0 17 40 36 40 12 s: 145
[RES_0]    L  5 : 0 34 114 101 119 38 s: 406, mem: 182, time: 267.062
---------------------------------------------------------------------------------------------
Loop_5_8_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: UNSAT
[RES_1]       6	: 5	: 0 17 40 36 40 12 s: 145
[RES_0]    L  5 : 0 34 114 101 119 38 s: 406, mem: 182, time: 267.063
	[Forward propagation]:
[RES_1]       6	: 6	: 0 17 35 19 55 18 0 s: 144
[RES_0]    L  6 : 0 34 99 51 162 56 0 s: 402, mem: 185, time: 312.335
---------------------------------------------------------------------------------------------
Loop_6_0_6
---------------------------------------------------------------------------------------------
	F[6] = P
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(141 + 10 -> 141 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(96 + 5 -> 96 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #136
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #136
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(144 + 10 -> 144 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(100 + 5 -> 100 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(34 + 3 -> 34 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s42_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 6	: 0 17 35 19 55 19 1 s: 146
[RES_0]    L  6 : 0 34 99 51 162 59 3 s: 408, mem: 185, time: 317.325
---------------------------------------------------------------------------------------------
Loop_6_1_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(104 + 5 -> 104 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(148 + 10 -> 148 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(106 + 5 -> 106 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(38 + 3 -> 38 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 6	: 0 17 35 19 54 20 2 s: 147
[RES_0]    L  6 : 0 34 99 51 159 62 6 s: 411, mem: 185, time: 321.621
---------------------------------------------------------------------------------------------
Loop_6_2_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(151 + 10 -> 151 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(109 + 5 -> 109 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(112 + 5 -> 112 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(42 + 3 -> 42 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 6	: 0 17 35 19 53 21 3 s: 148
[RES_0]    L  6 : 0 34 99 51 156 65 9 s: 414, mem: 185, time: 326.024
---------------------------------------------------------------------------------------------
Loop_6_3_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(116 + 5 -> 116 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(156 + 10 -> 156 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s54_Sta_reg_Proc_4_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s54_Sta_reg_Proc_4_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s54_Sta_reg_Proc_4_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(118 + 5 -> 118 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(46 + 3 -> 46 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 6	: 0 17 35 19 52 22 4 s: 149
[RES_0]    L  6 : 0 34 99 51 153 68 12 s: 417, mem: 186, time: 331.519
---------------------------------------------------------------------------------------------
Loop_6_4_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #287
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #287
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(206 + 11 -> 206 + 3)
	(11 -> 3 -> 2)
	(11 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(163 + 10 -> 163 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #286
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #286
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(209 + 9 -> 209 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(166 + 8 -> 166 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #285
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #285
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(212 + 9 -> 212 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(169 + 8 -> 169 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #284
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #284
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(215 + 9 -> 215 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(172 + 8 -> 172 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #283
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #283
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(218 + 9 -> 218 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(175 + 8 -> 175 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(127 + 5 -> 127 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #10
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #10
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(130 + 5 -> 130 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(_s86_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(133 + 5 -> 133 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #381
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #381
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(137 + 7 -> 137 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeProc_CacheData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s21_Sta_reg_HomeProc_CacheData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(138 + 5 -> 138 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(139 + 5 -> 139 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(140 + 5 -> 140 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(141 + 5 -> 141 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(142 + 5 -> 142 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(59 + 4 -> 59 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s35_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s35_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 6	: 0 17 35 24 52 30 5 s: 163
[RES_0]    L  6 : 0 34 99 66 153 92 16 s: 460, mem: 191, time: 352.826
---------------------------------------------------------------------------------------------
Loop_6_5_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #308
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #308
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(230 + 9 -> 230 + 5)
	(9 -> 5 -> 3)
	(9 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s83_Sta_reg_UniMsg_4_Data && (_s56_Sta_reg_Proc_4_ProcCmd == 2'd2) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	(_s83_Sta_reg_UniMsg_4_Data && (_s56_Sta_reg_Proc_4_ProcCmd == 2'd2) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(188 + 8 -> 188 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s53_Sta_reg_Proc_4_CacheData && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	(_s53_Sta_reg_Proc_4_CacheData && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #310
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #310
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(232 + 9 -> 232 + 4)
	(9 -> 4 -> 3)
	(9 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s75_Sta_reg_UniMsg_2_Data && (_s48_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(_s75_Sta_reg_UniMsg_2_Data && (_s48_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(190 + 8 -> 190 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s45_Sta_reg_Proc_2_CacheData && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s45_Sta_reg_Proc_2_CacheData && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #311
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #311
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(234 + 9 -> 234 + 5)
	(9 -> 5 -> 3)
	(9 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s71_Sta_reg_UniMsg_1_Data && (_s44_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s71_Sta_reg_UniMsg_1_Data && (_s44_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(192 + 8 -> 192 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s41_Sta_reg_Proc_1_CacheData && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s41_Sta_reg_Proc_1_CacheData && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #309
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #309
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 6)
	(236 + 9 -> 236 + 6)
	(9 -> 6 -> 3)
	(9 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s79_Sta_reg_UniMsg_3_Data && (_s52_Sta_reg_Proc_3_ProcCmd == 2'd2) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(_s79_Sta_reg_UniMsg_3_Data && (_s52_Sta_reg_Proc_3_ProcCmd == 2'd2) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(194 + 8 -> 194 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s49_Sta_reg_Proc_3_CacheData && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(_s49_Sta_reg_Proc_3_CacheData && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #307
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #307
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(238 + 10 -> 238 + 4)
	(10 -> 4 -> 3)
	(10 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s67_Sta_reg_UniMsg_0_Data && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s67_Sta_reg_UniMsg_0_Data && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(197 + 9 -> 197 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s37_Sta_reg_Proc_0_CacheData && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s37_Sta_reg_Proc_0_CacheData && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(149 + 5 -> 149 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s63_Sta_reg_ShWbMsg_Data && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s63_Sta_reg_ShWbMsg_Data && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #10
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #10
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(150 + 5 -> 150 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s87_Sta_reg_WbMsg_Data && _s86_Sta_reg_WbMsg_Cmd)
		[1] w1	(_s87_Sta_reg_WbMsg_Data && _s86_Sta_reg_WbMsg_Cmd && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(151 + 5 -> 151 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s27_Sta_reg_HomeUniMsg_Data && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s27_Sta_reg_HomeUniMsg_Data && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #381
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #381
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(152 + 7 -> 152 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s21_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s21_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(64 + 4 -> 64 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s35_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s0_Sta_reg_CurrData) && _s35_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 6	: 0 17 35 29 56 33 6 s: 176
[RES_0]    L  6 : 0 34 99 86 164 101 20 s: 504, mem: 193, time: 385.094
---------------------------------------------------------------------------------------------
Loop_6_6_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(154 + 5 -> 154 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(155 + 5 -> 155 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(67 + 3 -> 67 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 6	: 0 17 35 29 54 34 7 s: 176
[RES_0]    L  6 : 0 34 99 86 158 104 23 s: 504, mem: 193, time: 390.823
---------------------------------------------------------------------------------------------
Loop_6_7_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(157 + 5 -> 157 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(158 + 5 -> 158 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(70 + 3 -> 70 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 6	: 0 17 35 29 52 35 8 s: 176
[RES_0]    L  6 : 0 34 99 86 152 107 26 s: 504, mem: 193, time: 396.303
---------------------------------------------------------------------------------------------
Loop_6_8_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(160 + 5 -> 160 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(161 + 5 -> 161 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(73 + 3 -> 73 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 6	: 0 17 35 29 50 36 9 s: 176
[RES_0]    L  6 : 0 34 99 86 146 110 29 s: 504, mem: 193, time: 402.894
---------------------------------------------------------------------------------------------
Loop_6_9_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(163 + 5 -> 163 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(164 + 5 -> 164 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(76 + 3 -> 76 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 6	: 0 17 35 29 48 37 10 s: 176
[RES_0]    L  6 : 0 34 99 86 140 113 32 s: 504, mem: 193, time: 408.638
---------------------------------------------------------------------------------------------
Loop_6_10_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(166 + 5 -> 166 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(167 + 5 -> 167 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(79 + 3 -> 79 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 6	: 0 17 35 29 46 38 11 s: 176
[RES_0]    L  6 : 0 34 99 86 134 116 35 s: 504, mem: 193, time: 414.29
---------------------------------------------------------------------------------------------
Loop_6_11_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(169 + 5 -> 169 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(170 + 5 -> 170 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(82 + 3 -> 82 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 6	: 0 17 35 29 44 39 12 s: 176
[RES_0]    L  6 : 0 34 99 86 128 119 38 s: 504, mem: 193, time: 420.104
---------------------------------------------------------------------------------------------
Loop_6_12_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: UNSAT
[RES_1]       6	: 6	: 0 17 35 29 44 39 12 s: 176
[RES_0]    L  6 : 0 34 99 86 128 119 38 s: 504, mem: 193, time: 420.105
	[Forward propagation]:
[RES_1]       6	: 7	: 0 17 35 29 34 49 12 0 s: 176
[RES_0]    L  7 : 0 34 99 86 98 149 38 0 s: 504, mem: 197, time: 458.749
---------------------------------------------------------------------------------------------
Loop_7_0_6
---------------------------------------------------------------------------------------------
	F[7] = P
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #101
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #101
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(231 + 9 -> 231 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #97
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #97
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(232 + 11 -> 232 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(184 + 6 -> 184 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s70_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(96 + 5 -> 96 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(99 + 5 -> 99 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(28 + 3 -> 28 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s42_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 7	: 0 17 35 29 36 49 13 1 s: 180
[RES_0]    L  7 : 0 34 99 86 104 150 42 3 s: 518, mem: 199, time: 472.8
---------------------------------------------------------------------------------------------
Loop_7_1_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #100
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #100
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(237 + 9 -> 237 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(189 + 6 -> 189 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(104 + 5 -> 104 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(105 + 5 -> 105 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(32 + 3 -> 32 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 7	: 0 17 35 29 37 49 14 2 s: 183
[RES_0]    L  7 : 0 34 99 86 107 151 46 6 s: 529, mem: 199, time: 486.006
---------------------------------------------------------------------------------------------
Loop_7_2_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(242 + 9 -> 242 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(194 + 6 -> 194 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(110 + 5 -> 110 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(111 + 5 -> 111 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(36 + 3 -> 36 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 7	: 0 17 35 29 38 49 15 3 s: 186
[RES_0]    L  7 : 0 34 99 86 110 152 50 9 s: 540, mem: 199, time: 500.603
---------------------------------------------------------------------------------------------
Loop_7_3_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #98
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #98
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(247 + 9 -> 247 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(199 + 6 -> 199 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(116 + 5 -> 116 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(117 + 5 -> 117 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s54_Sta_reg_Proc_4_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(40 + 3 -> 40 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 7	: 0 17 35 29 39 49 16 4 s: 189
[RES_0]    L  7 : 0 34 99 86 113 153 54 12 s: 551, mem: 201, time: 514.451
---------------------------------------------------------------------------------------------
Loop_7_4_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #381
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #381
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(203 + 5 -> 203 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(123 + 7 -> 123 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeProc_CacheData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s21_Sta_reg_HomeProc_CacheData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #10
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #10
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #386
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #386
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(255 + 6 -> 255 + 4)
	(6 -> 4 -> 3)
	(6 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s67_Sta_reg_UniMsg_0_Data) && _s0_Sta_reg_CurrData && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s67_Sta_reg_UniMsg_0_Data) && _s0_Sta_reg_CurrData && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 4)
	(207 + 7 -> 207 + 4)
	(7 -> 4 -> 3)
	(7 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s37_Sta_reg_Proc_0_CacheData) && _s0_Sta_reg_CurrData && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s37_Sta_reg_Proc_0_CacheData) && _s0_Sta_reg_CurrData && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #385
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #385
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(258 + 6 -> 258 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s71_Sta_reg_UniMsg_1_Data) && _s0_Sta_reg_CurrData && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s71_Sta_reg_UniMsg_1_Data) && _s0_Sta_reg_CurrData && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(210 + 7 -> 210 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s41_Sta_reg_Proc_1_CacheData) && _s0_Sta_reg_CurrData && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s41_Sta_reg_Proc_1_CacheData) && _s0_Sta_reg_CurrData && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #384
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #384
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 4)
	(212 + 7 -> 212 + 4)
	(7 -> 4 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s48_Sta_reg_Proc_2_ProcCmd$next)
	(7 -> 4 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s45_Sta_reg_Proc_2_CacheData) && _s0_Sta_reg_CurrData && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s48_Sta_reg_Proc_2_ProcCmd))
		[1] w2	(!(_s45_Sta_reg_Proc_2_CacheData) && _s0_Sta_reg_CurrData && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s48_Sta_reg_Proc_2_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #384
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #384
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(262 + 6 -> 262 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s75_Sta_reg_UniMsg_2_Data) && _s0_Sta_reg_CurrData && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(!(_s75_Sta_reg_UniMsg_2_Data) && _s0_Sta_reg_CurrData && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(214 + 7 -> 214 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s45_Sta_reg_Proc_2_CacheData) && _s0_Sta_reg_CurrData && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s45_Sta_reg_Proc_2_CacheData) && _s0_Sta_reg_CurrData && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #383
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #383
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 4)
	(216 + 7 -> 216 + 4)
	(7 -> 4 -> 4)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s52_Sta_reg_Proc_3_ProcCmd$next)
	(7 -> 4 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s49_Sta_reg_Proc_3_CacheData) && _s0_Sta_reg_CurrData && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s52_Sta_reg_Proc_3_ProcCmd))
		[1] w2	(!(_s49_Sta_reg_Proc_3_CacheData) && _s0_Sta_reg_CurrData && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s52_Sta_reg_Proc_3_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #383
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #383
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(266 + 6 -> 266 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s79_Sta_reg_UniMsg_3_Data) && _s0_Sta_reg_CurrData && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(!(_s79_Sta_reg_UniMsg_3_Data) && _s0_Sta_reg_CurrData && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 4)
	(218 + 7 -> 218 + 4)
	(7 -> 4 -> 3)
	(7 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s49_Sta_reg_Proc_3_CacheData) && _s0_Sta_reg_CurrData && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s49_Sta_reg_Proc_3_CacheData) && _s0_Sta_reg_CurrData && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #382
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #382
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 4)
	(220 + 7 -> 220 + 4)
	(7 -> 4 -> 4)
		(added cond. from num.)	(_s54_Sta_reg_Proc_4_CacheState$next == _s56_Sta_reg_Proc_4_ProcCmd$next)
	(7 -> 4 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s53_Sta_reg_Proc_4_CacheData) && _s0_Sta_reg_CurrData && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s54_Sta_reg_Proc_4_CacheState == _s56_Sta_reg_Proc_4_ProcCmd))
		[1] w2	(!(_s53_Sta_reg_Proc_4_CacheData) && _s0_Sta_reg_CurrData && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s54_Sta_reg_Proc_4_CacheState == _s56_Sta_reg_Proc_4_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #382
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #382
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(270 + 6 -> 270 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s83_Sta_reg_UniMsg_4_Data) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s83_Sta_reg_UniMsg_4_Data) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(222 + 7 -> 222 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s53_Sta_reg_Proc_4_CacheData) && _s0_Sta_reg_CurrData && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	(!(_s53_Sta_reg_Proc_4_CacheData) && _s0_Sta_reg_CurrData && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(223 + 5 -> 223 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(224 + 5 -> 224 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(225 + 5 -> 225 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(226 + 5 -> 226 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(227 + 5 -> 227 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(228 + 5 -> 228 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(140 + 5 -> 140 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s87_Sta_reg_WbMsg_Data) && _s86_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s87_Sta_reg_WbMsg_Data) && _s86_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(230 + 5 -> 230 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s54_Sta_reg_Proc_4_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s54_Sta_reg_Proc_4_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(231 + 5 -> 231 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(232 + 5 -> 232 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(233 + 5 -> 233 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(234 + 5 -> 234 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s22_Sta_reg_HomeProc_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s22_Sta_reg_HomeProc_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(235 + 5 -> 235 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(149 + 5 -> 149 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s63_Sta_reg_ShWbMsg_Data) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s63_Sta_reg_ShWbMsg_Data) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(237 + 5 -> 237 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(238 + 5 -> 238 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(239 + 5 -> 239 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(240 + 5 -> 240 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(241 + 5 -> 241 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(242 + 5 -> 242 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(158 + 5 -> 158 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s27_Sta_reg_HomeUniMsg_Data) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s27_Sta_reg_HomeUniMsg_Data) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(159 + 5 -> 159 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(160 + 5 -> 160 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(161 + 5 -> 161 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(162 + 5 -> 162 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(163 + 5 -> 163 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #287
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #287
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #267
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #267
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #20
	(adding required pred. from inp_c to ab. cube) #394
	(adding from pre_c to cc. cube) #20
	(adding pred. from inp_c to cc. cube) #394
	(abstract cube) 22	(22 + 0 + 0 + 0 + 0)
	(concrete cube) 22	(22 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 22 -> 1)
	(61 + 22 -> 61 + 1)
	(22 -> 1 -> 1)
	(22 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s24_Sta_reg_HomeProc_ProcCmd != _s40_Sta_reg_Proc_0_ProcCmd)
		[1] w2	((_s24_Sta_reg_HomeProc_ProcCmd != _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #18
	(adding required pred. from inp_c to ab. cube) #394
	(adding from pre_c to cc. cube) #18
	(adding pred. from inp_c to cc. cube) #394
	(abstract cube) 20	(20 + 0 + 0 + 0 + 0)
	(concrete cube) 20	(20 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 20 -> 1)
	(61 + 20 -> 61 + 1)
	(20 -> 1 -> 1)
	(20 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1)
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 19 -> 3)
	(353 + 19 -> 353 + 3)
	(19 -> 3 -> 2)
	(19 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 17 -> 5)
	(354 + 17 -> 354 + 5)
	(17 -> 5 -> 2)
		(added cond. from num.)	(_s22_Sta_reg_HomeProc_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(17 -> 5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s22_Sta_reg_HomeProc_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w2	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s22_Sta_reg_HomeProc_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(338 + 11 -> 338 + 4)
	(11 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(11 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(300 + 10 -> 300 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #286
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #286
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #136
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #136
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 5)
	(357 + 14 -> 357 + 5)
	(14 -> 5 -> 2)
	(14 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(341 + 9 -> 341 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s44_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s44_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(302 + 8 -> 302 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #285
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #285
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(343 + 9 -> 343 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s48_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s48_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(304 + 8 -> 304 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #284
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #284
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(345 + 9 -> 345 + 3)
	(9 -> 3 -> 3)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s52_Sta_reg_Proc_3_ProcCmd == 2'd2) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s52_Sta_reg_Proc_3_ProcCmd == 2'd2) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(306 + 8 -> 306 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #283
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #283
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(347 + 9 -> 347 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s56_Sta_reg_Proc_4_ProcCmd == 2'd2) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	((_s56_Sta_reg_Proc_4_ProcCmd == 2'd2) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(308 + 8 -> 308 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(255 + 5 -> 255 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(256 + 5 -> 256 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(166 + 5 -> 166 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(54 + 4 -> 54 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s35_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s35_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 7	: 0 19 38 34 48 60 25 5 s: 229
[RES_0]    L  7 : 0 38 108 106 146 189 84 16 s: 687, mem: 209, time: 622.595
---------------------------------------------------------------------------------------------
Loop_7_5_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #381
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #381
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(259 + 5 -> 259 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s27_Sta_reg_HomeUniMsg_Data && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4))
		[1] w3	(_s27_Sta_reg_HomeUniMsg_Data && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(169 + 7 -> 169 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s21_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s21_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #307
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #307
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(315 + 10 -> 315 + 4)
	(10 -> 4 -> 4)
	(10 -> 4 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s67_Sta_reg_UniMsg_0_Data && !(_s0_Sta_reg_CurrData) && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s67_Sta_reg_UniMsg_0_Data && !(_s0_Sta_reg_CurrData) && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(264 + 9 -> 264 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s37_Sta_reg_Proc_0_CacheData && !(_s0_Sta_reg_CurrData) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s37_Sta_reg_Proc_0_CacheData && !(_s0_Sta_reg_CurrData) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #289
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #289
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(319 + 9 -> 319 + 5)
	(9 -> 5 -> 4)
	(9 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s79_Sta_reg_UniMsg_3_Data && (_s52_Sta_reg_Proc_3_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(_s79_Sta_reg_UniMsg_3_Data && (_s52_Sta_reg_Proc_3_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(268 + 8 -> 268 + 3)
	(8 -> 3 -> 3)
	(8 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s49_Sta_reg_Proc_3_CacheData && !(_s0_Sta_reg_CurrData) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(_s49_Sta_reg_Proc_3_CacheData && !(_s0_Sta_reg_CurrData) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #291
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #291
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(321 + 9 -> 321 + 4)
	(9 -> 4 -> 4)
	(9 -> 4 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s71_Sta_reg_UniMsg_1_Data && (_s44_Sta_reg_Proc_1_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s71_Sta_reg_UniMsg_1_Data && (_s44_Sta_reg_Proc_1_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(270 + 8 -> 270 + 3)
	(8 -> 3 -> 3)
	(8 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s41_Sta_reg_Proc_1_CacheData && !(_s0_Sta_reg_CurrData) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s41_Sta_reg_Proc_1_CacheData && !(_s0_Sta_reg_CurrData) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #295
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #295
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 6)
	(324 + 9 -> 324 + 6)
	(9 -> 6 -> 4)
	(9 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s75_Sta_reg_UniMsg_2_Data && (_s48_Sta_reg_Proc_2_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(_s75_Sta_reg_UniMsg_2_Data && (_s48_Sta_reg_Proc_2_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(274 + 8 -> 274 + 3)
	(8 -> 3 -> 3)
	(8 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s45_Sta_reg_Proc_2_CacheData && !(_s0_Sta_reg_CurrData) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s45_Sta_reg_Proc_2_CacheData && !(_s0_Sta_reg_CurrData) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #293
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #293
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(326 + 9 -> 326 + 4)
	(9 -> 4 -> 4)
	(9 -> 4 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s83_Sta_reg_UniMsg_4_Data && (_s56_Sta_reg_Proc_4_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	(_s83_Sta_reg_UniMsg_4_Data && (_s56_Sta_reg_Proc_4_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(276 + 8 -> 276 + 3)
	(8 -> 3 -> 3)
	(8 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s53_Sta_reg_Proc_4_CacheData && !(_s0_Sta_reg_CurrData) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	(_s53_Sta_reg_Proc_4_CacheData && !(_s0_Sta_reg_CurrData) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(175 + 5 -> 175 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s63_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s63_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #10
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #10
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(176 + 5 -> 176 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s87_Sta_reg_WbMsg_Data && _s86_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData))
		[1] w1	(_s87_Sta_reg_WbMsg_Data && _s86_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(177 + 5 -> 177 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s27_Sta_reg_HomeUniMsg_Data && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s0_Sta_reg_CurrData))
		[1] w3	(_s27_Sta_reg_HomeUniMsg_Data && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s0_Sta_reg_CurrData) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(59 + 4 -> 59 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s35_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s35_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 7	: 0 19 38 34 53 65 28 6 s: 243
[RES_0]    L  7 : 0 38 108 106 171 208 96 20 s: 747, mem: 211, time: 667.078
---------------------------------------------------------------------------------------------
Loop_7_6_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(281 + 6 -> 281 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(180 + 5 -> 180 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(181 + 5 -> 181 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(62 + 3 -> 62 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 7	: 0 19 38 34 52 64 29 7 s: 243
[RES_0]    L  7 : 0 38 108 106 168 205 99 23 s: 747, mem: 211, time: 680.253
---------------------------------------------------------------------------------------------
Loop_7_7_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(285 + 6 -> 285 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next == _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s78_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s78_Sta_reg_UniMsg_3_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(184 + 5 -> 184 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(185 + 5 -> 185 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(65 + 3 -> 65 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 7	: 0 19 38 34 51 63 30 8 s: 243
[RES_0]    L  7 : 0 38 108 106 165 202 102 26 s: 747, mem: 212, time: 694.302
---------------------------------------------------------------------------------------------
Loop_7_8_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(289 + 6 -> 289 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(188 + 5 -> 188 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(189 + 5 -> 189 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(68 + 3 -> 68 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 7	: 0 19 38 34 50 62 31 9 s: 243
[RES_0]    L  7 : 0 38 108 106 162 199 105 29 s: 747, mem: 212, time: 707.382
---------------------------------------------------------------------------------------------
Loop_7_9_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(293 + 6 -> 293 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(192 + 5 -> 192 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(193 + 5 -> 193 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(71 + 3 -> 71 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 7	: 0 19 38 34 49 61 32 10 s: 243
[RES_0]    L  7 : 0 38 108 106 159 196 108 32 s: 747, mem: 212, time: 723.674
---------------------------------------------------------------------------------------------
Loop_7_10_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(297 + 6 -> 297 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s82_Sta_reg_UniMsg_4_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s82_Sta_reg_UniMsg_4_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(196 + 5 -> 196 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(197 + 5 -> 197 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(74 + 3 -> 74 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 7	: 0 19 38 34 48 60 33 11 s: 243
[RES_0]    L  7 : 0 38 108 106 156 193 111 35 s: 747, mem: 212, time: 738.791
---------------------------------------------------------------------------------------------
Loop_7_11_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(301 + 6 -> 301 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(200 + 5 -> 200 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(201 + 5 -> 201 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(77 + 3 -> 77 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 7	: 0 19 38 34 47 59 34 12 s: 243
[RES_0]    L  7 : 0 38 108 106 153 190 114 38 s: 747, mem: 212, time: 752.498
---------------------------------------------------------------------------------------------
Loop_7_12_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: UNSAT
[RES_1]       6	: 7	: 0 19 38 34 47 59 34 12 s: 243
[RES_0]    L  7 : 0 38 108 106 153 190 114 38 s: 747, mem: 212, time: 752.499
	[Forward propagation]:
[RES_1]       6	: 8	: 0 19 37 35 34 45 61 12 0 s: 243
[RES_0]    L  8 : 0 38 105 109 100 141 216 38 0 s: 747, mem: 214, time: 831.26
---------------------------------------------------------------------------------------------
Loop_8_0_6
---------------------------------------------------------------------------------------------
	F[8] = P
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(346 + 8 -> 346 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(247 + 10 -> 247 + 5)
	(10 -> 5 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #97
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #97
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(348 + 11 -> 348 + 3)
	(11 -> 3 -> 3)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(11 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(249 + 6 -> 249 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s70_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(109 + 5 -> 109 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #136
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #136
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(351 + 8 -> 351 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(253 + 10 -> 253 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(113 + 5 -> 113 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(28 + 3 -> 28 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s42_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 8	: 0 19 37 35 34 45 62 13 1 s: 246
[RES_0]    L  8 : 0 38 105 109 100 141 219 42 3 s: 757, mem: 217, time: 861.822
---------------------------------------------------------------------------------------------
Loop_8_1_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(256 + 6 -> 256 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(118 + 5 -> 118 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(357 + 8 -> 357 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(259 + 10 -> 259 + 6)
	(10 -> 6 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(120 + 5 -> 120 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(32 + 3 -> 32 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 8	: 0 19 37 35 34 44 62 14 2 s: 247
[RES_0]    L  8 : 0 38 105 109 100 137 219 46 6 s: 760, mem: 217, time: 882.197
---------------------------------------------------------------------------------------------
Loop_8_2_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(262 + 6 -> 262 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(125 + 5 -> 125 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(363 + 8 -> 363 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 7)
	(265 + 10 -> 265 + 7)
	(10 -> 7 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(127 + 5 -> 127 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(36 + 3 -> 36 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 8	: 0 19 37 35 34 43 62 15 3 s: 248
[RES_0]    L  8 : 0 38 105 109 100 133 219 50 9 s: 763, mem: 218, time: 904.923
---------------------------------------------------------------------------------------------
Loop_8_3_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(268 + 6 -> 268 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(132 + 5 -> 132 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(369 + 8 -> 369 + 4)
	(8 -> 4 -> 2)
	(8 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(271 + 10 -> 271 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s54_Sta_reg_Proc_4_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s54_Sta_reg_Proc_4_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s54_Sta_reg_Proc_4_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(134 + 5 -> 134 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s54_Sta_reg_Proc_4_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(40 + 3 -> 40 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       6	: 8	: 0 19 37 35 34 42 62 16 4 s: 249
[RES_0]    L  8 : 0 38 105 109 100 129 219 54 12 s: 766, mem: 219, time: 924.216
---------------------------------------------------------------------------------------------
Loop_8_4_6
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #381
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #381
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #287
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #287
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(375 + 11 -> 375 + 4)
	(11 -> 4 -> 3)
	(11 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeProc_CacheData) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s21_Sta_reg_HomeProc_CacheData) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd1) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(276 + 6 -> 276 + 4)
	(6 -> 4 -> 3)
	(6 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeProc_CacheData) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s21_Sta_reg_HomeProc_CacheData) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(377 + 5 -> 377 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(278 + 5 -> 278 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s27_Sta_reg_HomeUniMsg_Data) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s27_Sta_reg_HomeUniMsg_Data) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(141 + 7 -> 141 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeProc_CacheData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s21_Sta_reg_HomeProc_CacheData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #10
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #10
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #388
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #388
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(382 + 11 -> 382 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s86_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(383 + 5 -> 383 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s86_Sta_reg_WbMsg_Cmd)
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s86_Sta_reg_WbMsg_Cmd && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(282 + 5 -> 282 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(385 + 6 -> 385 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s86_Sta_reg_WbMsg_Cmd && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(284 + 5 -> 284 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(387 + 6 -> 387 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	(_s86_Sta_reg_WbMsg_Cmd && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(286 + 5 -> 286 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(389 + 6 -> 389 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(_s86_Sta_reg_WbMsg_Cmd && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(288 + 5 -> 288 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(391 + 6 -> 391 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(_s86_Sta_reg_WbMsg_Cmd && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(290 + 5 -> 290 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(393 + 6 -> 393 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s86_Sta_reg_WbMsg_Cmd && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(292 + 5 -> 292 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #386
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #386
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(396 + 6 -> 396 + 4)
	(6 -> 4 -> 4)
	(6 -> 4 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s67_Sta_reg_UniMsg_0_Data) && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && _s0_Sta_reg_CurrData && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s67_Sta_reg_UniMsg_0_Data) && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && _s0_Sta_reg_CurrData && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(295 + 7 -> 295 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s37_Sta_reg_Proc_0_CacheData) && _s0_Sta_reg_CurrData && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s37_Sta_reg_Proc_0_CacheData) && _s0_Sta_reg_CurrData && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(151 + 5 -> 151 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s87_Sta_reg_WbMsg_Data) && _s86_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s87_Sta_reg_WbMsg_Data) && _s86_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(399 + 6 -> 399 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(298 + 5 -> 298 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s54_Sta_reg_Proc_4_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s54_Sta_reg_Proc_4_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #388
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #388
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(401 + 11 -> 401 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(402 + 5 -> 402 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(301 + 5 -> 301 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s22_Sta_reg_HomeProc_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s22_Sta_reg_HomeProc_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(404 + 6 -> 404 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(303 + 5 -> 303 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(406 + 6 -> 406 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(305 + 5 -> 305 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(408 + 6 -> 408 + 3)
	(6 -> 3 -> 3)
		(added cond. from num.)	(_s40_Sta_reg_Proc_0_ProcCmd$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s40_Sta_reg_Proc_0_ProcCmd$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(6 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(307 + 5 -> 307 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(410 + 6 -> 410 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(309 + 5 -> 309 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(160 + 5 -> 160 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s63_Sta_reg_ShWbMsg_Data) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s63_Sta_reg_ShWbMsg_Data) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(311 + 5 -> 311 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(312 + 5 -> 312 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(313 + 5 -> 313 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(314 + 5 -> 314 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(315 + 5 -> 315 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(316 + 5 -> 316 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(169 + 5 -> 169 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s27_Sta_reg_HomeUniMsg_Data) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s27_Sta_reg_HomeUniMsg_Data) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(318 + 6 -> 318 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(171 + 5 -> 171 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(320 + 6 -> 320 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(173 + 5 -> 173 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(322 + 6 -> 322 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(175 + 5 -> 175 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(324 + 6 -> 324 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(177 + 5 -> 177 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(326 + 6 -> 326 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(179 + 5 -> 179 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(328 + 5 -> 328 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #283
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #283
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #396
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #396
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #133
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #133
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(531 + 12 -> 531 + 3)
	(12 -> 3 -> 2)
		(added cond. from num.)	(_s22_Sta_reg_HomeProc_CacheState$next == _s56_Sta_reg_Proc_4_ProcCmd$next)
	(12 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s22_Sta_reg_HomeProc_CacheState == _s56_Sta_reg_Proc_4_ProcCmd))
		[1] w2	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s22_Sta_reg_HomeProc_CacheState == _s56_Sta_reg_Proc_4_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #263
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #263
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #390
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #390
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 14 -> 1)
	(61 + 14 -> 61 + 1)
	(14 -> 1 -> 1)
	(14 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s56_Sta_reg_Proc_4_ProcCmd != 2'd0)
		[1] w2	((_s56_Sta_reg_Proc_4_ProcCmd != 2'd0) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #390
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #390
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(61 + 13 -> 61 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s12_Sta_reg_Dir_Local
		[1] w1	(_s12_Sta_reg_Dir_Local && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(534 + 12 -> 534 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s12_Sta_reg_Dir_Local && (_s56_Sta_reg_Proc_4_ProcCmd == 2'd2))
		[1] w2	(_s12_Sta_reg_Dir_Local && (_s56_Sta_reg_Proc_4_ProcCmd == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #258
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #258
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #390
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #390
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s12_Sta_reg_Dir_Local$next == _s12_Sta_reg_Dir_Local$next_rhs) && (_s13_Sta_reg_Dir_Pending$next == _s13_Sta_reg_Dir_Pending$next_rhs) && (_s23_Sta_reg_HomeProc_InvMarked$next == _s23_Sta_reg_HomeProc_InvMarked$next_rhs) && (_s24_Sta_reg_HomeProc_ProcCmd$next == _s24_Sta_reg_HomeProc_ProcCmd$next_rhs) && (_s35_Sta_reg_MemData$next == _s35_Sta_reg_MemData$next_rhs) && (_s54_Sta_reg_Proc_4_CacheState$next == w$4044) && (_s56_Sta_reg_Proc_4_ProcCmd$next == _s56_Sta_reg_Proc_4_ProcCmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 9)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 14)
		(cc core: 14 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s22_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_i1_io_en_a == 9'd341) && (_s22_Sta_reg_HomeProc_CacheState$next == w$437))

	[Lemmas]: 
		[1] !(((_s22_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_i1_io_en_a == 9'd341) && (_s22_Sta_reg_HomeProc_CacheState$next == w$437)))
#94011
#Lemmas = 9
[RES_1]       7	: 8	: 0 21 39 35 34 41 80 25 4 s: 279
[RES_0]    L  8 : 0 42 111 109 100 130 273 85 12 s: 862, mem: 227, time: 1021.4
---------------------------------------------------------------------------------------------
Loop_8_0_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(182 + 5 -> 182 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(55 + 4 -> 55 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s35_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s35_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 8	: 0 21 39 35 34 41 79 25 5 s: 279
[RES_0]    L  8 : 0 42 111 109 100 130 270 84 16 s: 862, mem: 227, time: 1024.15
---------------------------------------------------------------------------------------------
Loop_8_1_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #381
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #381
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(332 + 5 -> 332 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s27_Sta_reg_HomeUniMsg_Data && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData))
		[1] w3	(_s27_Sta_reg_HomeUniMsg_Data && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(185 + 7 -> 185 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s21_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s21_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(186 + 5 -> 186 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s63_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s63_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #10
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #10
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(187 + 5 -> 187 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s87_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s86_Sta_reg_WbMsg_Cmd)
		[1] w1	(_s87_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s86_Sta_reg_WbMsg_Cmd && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(188 + 5 -> 188 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s27_Sta_reg_HomeUniMsg_Data && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s0_Sta_reg_CurrData))
		[1] w3	(_s27_Sta_reg_HomeUniMsg_Data && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s0_Sta_reg_CurrData) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(60 + 4 -> 60 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s35_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s35_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 8	: 0 21 39 35 34 41 76 28 6 s: 280
[RES_0]    L  8 : 0 42 111 109 100 130 258 96 20 s: 866, mem: 227, time: 1032.04
---------------------------------------------------------------------------------------------
Loop_8_2_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(190 + 5 -> 190 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(191 + 5 -> 191 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(63 + 3 -> 63 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 8	: 0 21 39 35 34 41 74 29 7 s: 280
[RES_0]    L  8 : 0 42 111 109 100 130 252 99 23 s: 866, mem: 227, time: 1037.36
---------------------------------------------------------------------------------------------
Loop_8_3_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(193 + 5 -> 193 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(194 + 5 -> 194 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(66 + 3 -> 66 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 8	: 0 21 39 35 34 41 72 30 8 s: 280
[RES_0]    L  8 : 0 42 111 109 100 130 246 102 26 s: 866, mem: 227, time: 1045.71
---------------------------------------------------------------------------------------------
Loop_8_4_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(196 + 5 -> 196 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(197 + 5 -> 197 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(69 + 3 -> 69 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 8	: 0 21 39 35 34 41 70 31 9 s: 280
[RES_0]    L  8 : 0 42 111 109 100 130 240 105 29 s: 866, mem: 227, time: 1051.82
---------------------------------------------------------------------------------------------
Loop_8_5_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(199 + 5 -> 199 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(200 + 5 -> 200 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(72 + 3 -> 72 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 8	: 0 21 39 35 34 41 68 32 10 s: 280
[RES_0]    L  8 : 0 42 111 109 100 130 234 108 32 s: 866, mem: 227, time: 1057.7
---------------------------------------------------------------------------------------------
Loop_8_6_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(202 + 5 -> 202 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(203 + 5 -> 203 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(75 + 3 -> 75 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 8	: 0 21 39 35 34 41 66 33 11 s: 280
[RES_0]    L  8 : 0 42 111 109 100 130 228 111 35 s: 866, mem: 227, time: 1062.78
---------------------------------------------------------------------------------------------
Loop_8_7_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(205 + 5 -> 205 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(206 + 5 -> 206 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(78 + 3 -> 78 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 8	: 0 21 39 35 34 41 64 34 12 s: 280
[RES_0]    L  8 : 0 42 111 109 100 130 222 114 38 s: 866, mem: 227, time: 1070
---------------------------------------------------------------------------------------------
Loop_8_8_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: UNSAT
[RES_1]       7	: 8	: 0 21 39 35 34 41 64 34 12 s: 280
[RES_0]    L  8 : 0 42 111 109 100 130 222 114 38 s: 866, mem: 227, time: 1070
	[Forward propagation]:
[RES_1]       7	: 9	: 0 21 39 35 34 25 53 61 12 0 s: 280
[RES_0]    L  9 : 0 42 111 109 100 75 185 206 38 0 s: 866, mem: 228, time: 1151.53
---------------------------------------------------------------------------------------------
Loop_9_0_7
---------------------------------------------------------------------------------------------
	F[9] = P
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(501 + 9 -> 501 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next == _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s26_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s26_Sta_reg_HomeUniMsg_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 5)
	(400 + 8 -> 400 + 5)
	(8 -> 5 -> 2)
	(8 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(401 + 11 -> 401 + 6)
	(11 -> 6 -> 2)
	(11 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(256 + 10 -> 256 + 5)
	(10 -> 5 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #136
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #136
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(505 + 9 -> 505 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s26_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s26_Sta_reg_HomeUniMsg_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 8)
	(404 + 11 -> 404 + 8)
	(11 -> 8 -> 3)
		(added cond. from num.)	(_s22_Sta_reg_HomeProc_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(11 -> 8 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s22_Sta_reg_HomeProc_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s22_Sta_reg_HomeProc_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(258 + 6 -> 258 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s70_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s70_Sta_reg_UniMsg_1_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(110 + 5 -> 110 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #136
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #136
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(407 + 8 -> 407 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(262 + 10 -> 262 + 6)
	(10 -> 6 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(114 + 5 -> 114 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(29 + 3 -> 29 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s42_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s42_Sta_reg_Proc_1_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 9	: 0 21 39 35 34 24 54 62 13 1 s: 283
[RES_0]    L  9 : 0 42 111 109 100 73 188 209 42 3 s: 877, mem: 230, time: 1210.92
---------------------------------------------------------------------------------------------
Loop_9_1_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(513 + 9 -> 513 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next == _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s74_Sta_reg_UniMsg_2_Cmd == _s26_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s74_Sta_reg_UniMsg_2_Cmd == _s26_Sta_reg_HomeUniMsg_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(412 + 11 -> 412 + 7)
	(11 -> 7 -> 2)
	(11 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(266 + 6 -> 266 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(119 + 5 -> 119 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(415 + 8 -> 415 + 4)
	(8 -> 4 -> 2)
	(8 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(269 + 10 -> 269 + 5)
	(10 -> 5 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(121 + 5 -> 121 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(33 + 3 -> 33 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 9	: 0 21 39 35 34 23 54 62 14 2 s: 284
[RES_0]    L  9 : 0 42 111 109 100 70 187 209 46 6 s: 880, mem: 232, time: 1250.13
---------------------------------------------------------------------------------------------
Loop_9_2_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(521 + 9 -> 521 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next == _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s26_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s26_Sta_reg_HomeUniMsg_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(420 + 11 -> 420 + 7)
	(11 -> 7 -> 2)
	(11 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(273 + 6 -> 273 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s78_Sta_reg_UniMsg_3_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(126 + 5 -> 126 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 5)
	(423 + 8 -> 423 + 5)
	(8 -> 5 -> 2)
	(8 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(276 + 10 -> 276 + 5)
	(10 -> 5 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(128 + 5 -> 128 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(37 + 3 -> 37 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 9	: 0 21 39 35 34 22 54 62 15 3 s: 285
[RES_0]    L  9 : 0 42 111 109 100 67 186 209 50 9 s: 883, mem: 232, time: 1286.18
---------------------------------------------------------------------------------------------
Loop_9_3_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(529 + 9 -> 529 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next == _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s82_Sta_reg_UniMsg_4_Cmd == _s26_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s82_Sta_reg_UniMsg_4_Cmd == _s26_Sta_reg_HomeUniMsg_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(428 + 11 -> 428 + 7)
	(11 -> 7 -> 2)
	(11 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(280 + 6 -> 280 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s66_Sta_reg_UniMsg_0_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(133 + 5 -> 133 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 5)
	(431 + 8 -> 431 + 5)
	(8 -> 5 -> 2)
	(8 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(283 + 10 -> 283 + 5)
	(10 -> 5 -> 2)
		(added cond. from num.)	(_s54_Sta_reg_Proc_4_CacheState$next == _s22_Sta_reg_HomeProc_CacheState$next)
	(10 -> 5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s54_Sta_reg_Proc_4_CacheState == _s22_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s54_Sta_reg_Proc_4_CacheState == _s22_Sta_reg_HomeProc_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(135 + 5 -> 135 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s54_Sta_reg_Proc_4_CacheState$next == _s40_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == _s40_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s54_Sta_reg_Proc_4_CacheState == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == _s40_Sta_reg_Proc_0_ProcCmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(41 + 3 -> 41 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s38_Sta_reg_Proc_0_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s38_Sta_reg_Proc_0_CacheState == 2'd2) && (_s38_Sta_reg_Proc_0_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 9	: 0 21 39 35 34 21 54 62 16 4 s: 286
[RES_0]    L  9 : 0 42 111 109 100 64 185 209 54 12 s: 886, mem: 234, time: 1322.91
---------------------------------------------------------------------------------------------
Loop_9_4_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #381
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #381
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(286 + 5 -> 286 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s27_Sta_reg_HomeUniMsg_Data) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s27_Sta_reg_HomeUniMsg_Data) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(141 + 7 -> 141 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s21_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s21_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #10
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #10
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #388
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #388
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(539 + 11 -> 539 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(439 + 12 -> 439 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s86_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(289 + 5 -> 289 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(145 + 5 -> 145 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s87_Sta_reg_WbMsg_Data) && _s86_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s87_Sta_reg_WbMsg_Data) && _s86_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #387
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #387
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 2)
	(442 + 14 -> 442 + 2)
	(14 -> 2 -> 2)
	(14 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(292 + 5 -> 292 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s22_Sta_reg_HomeProc_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s22_Sta_reg_HomeProc_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(149 + 5 -> 149 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s63_Sta_reg_ShWbMsg_Data) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s63_Sta_reg_ShWbMsg_Data) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(445 + 6 -> 445 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(295 + 5 -> 295 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(447 + 6 -> 447 + 3)
	(6 -> 3 -> 3)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s66_Sta_reg_UniMsg_0_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(6 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(297 + 5 -> 297 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(449 + 6 -> 449 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s74_Sta_reg_UniMsg_2_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(299 + 5 -> 299 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(451 + 6 -> 451 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(301 + 5 -> 301 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(453 + 6 -> 453 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next != _s26_Sta_reg_HomeUniMsg_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(303 + 5 -> 303 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #388
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #388
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(455 + 11 -> 455 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(305 + 5 -> 305 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(158 + 5 -> 158 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s27_Sta_reg_HomeUniMsg_Data) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s27_Sta_reg_HomeUniMsg_Data) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #412
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #412
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(307 + 6 -> 307 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s40_Sta_reg_Proc_0_ProcCmd == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(160 + 5 -> 160 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s38_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #410
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #410
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(309 + 6 -> 309 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(162 + 5 -> 162 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #408
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #408
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(311 + 6 -> 311 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(164 + 5 -> 164 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #406
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #406
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(313 + 6 -> 313 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(166 + 5 -> 166 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #404
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #404
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(315 + 6 -> 315 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(168 + 5 -> 168 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(169 + 5 -> 169 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(55 + 4 -> 55 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s35_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s35_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 9	: 0 21 39 35 34 20 48 66 25 5 s: 293
[RES_0]    L  9 : 0 42 111 109 100 61 166 219 84 16 s: 908, mem: 236, time: 1387.06
---------------------------------------------------------------------------------------------
Loop_9_5_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #10
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #10
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(171 + 5 -> 171 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s87_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s86_Sta_reg_WbMsg_Cmd)
		[1] w1	(_s87_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s86_Sta_reg_WbMsg_Cmd && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(172 + 5 -> 172 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s27_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s27_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(173 + 5 -> 173 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s63_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s63_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #343
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #343
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(324 + 9 -> 324 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s27_Sta_reg_HomeUniMsg_Data && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData))
		[1] w3	(_s27_Sta_reg_HomeUniMsg_Data && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(179 + 11 -> 179 + 7)
	(11 -> 7 -> 3)
	(11 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s21_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s21_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(60 + 4 -> 60 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s35_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s35_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 9	: 0 21 39 35 34 20 47 63 28 6 s: 293
[RES_0]    L  9 : 0 42 111 109 100 61 162 207 96 20 s: 908, mem: 237, time: 1396.55
---------------------------------------------------------------------------------------------
Loop_9_6_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(327 + 6 -> 327 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(182 + 5 -> 182 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(183 + 5 -> 183 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(63 + 3 -> 63 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 9	: 0 21 39 35 34 20 46 62 29 7 s: 293
[RES_0]    L  9 : 0 42 111 109 100 61 159 204 99 23 s: 908, mem: 237, time: 1409.76
---------------------------------------------------------------------------------------------
Loop_9_7_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(331 + 6 -> 331 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next == _s78_Sta_reg_UniMsg_3_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s78_Sta_reg_UniMsg_3_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s78_Sta_reg_UniMsg_3_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(186 + 5 -> 186 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(187 + 5 -> 187 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(66 + 3 -> 66 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 9	: 0 21 39 35 34 20 45 61 30 8 s: 293
[RES_0]    L  9 : 0 42 111 109 100 61 156 201 102 26 s: 908, mem: 237, time: 1422.92
---------------------------------------------------------------------------------------------
Loop_9_8_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(335 + 6 -> 335 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s70_Sta_reg_UniMsg_1_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s70_Sta_reg_UniMsg_1_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(190 + 5 -> 190 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s42_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(191 + 5 -> 191 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s70_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(69 + 3 -> 69 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_Proc_1_CacheState$next == _s46_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s42_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_Proc_1_CacheState == _s46_Sta_reg_Proc_2_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 9	: 0 21 39 35 34 20 44 60 31 9 s: 293
[RES_0]    L  9 : 0 42 111 109 100 61 153 198 105 29 s: 908, mem: 237, time: 1434.18
---------------------------------------------------------------------------------------------
Loop_9_9_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(339 + 6 -> 339 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next == _s82_Sta_reg_UniMsg_4_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s82_Sta_reg_UniMsg_4_Cmd))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s82_Sta_reg_UniMsg_4_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(194 + 5 -> 194 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(195 + 5 -> 195 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(72 + 3 -> 72 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_Proc_3_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s50_Sta_reg_Proc_3_CacheState == 2'd2) && (_s50_Sta_reg_Proc_3_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 9	: 0 21 39 35 34 20 43 59 32 10 s: 293
[RES_0]    L  9 : 0 42 111 109 100 61 150 195 108 32 s: 908, mem: 237, time: 1447.02
---------------------------------------------------------------------------------------------
Loop_9_10_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(343 + 6 -> 343 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s82_Sta_reg_UniMsg_4_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s82_Sta_reg_UniMsg_4_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s82_Sta_reg_UniMsg_4_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(198 + 5 -> 198 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s54_Sta_reg_Proc_4_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #61
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #61
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(199 + 5 -> 199 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s82_Sta_reg_UniMsg_4_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(75 + 3 -> 75 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s54_Sta_reg_Proc_4_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s54_Sta_reg_Proc_4_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 9	: 0 21 39 35 34 20 42 58 33 11 s: 293
[RES_0]    L  9 : 0 42 111 109 100 61 147 192 111 35 s: 908, mem: 238, time: 1460.87
---------------------------------------------------------------------------------------------
Loop_9_11_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #62
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #62
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(347 + 6 -> 347 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s78_Sta_reg_UniMsg_3_Cmd$next == _s74_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s74_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s78_Sta_reg_UniMsg_3_Cmd == _s74_Sta_reg_UniMsg_2_Cmd) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(202 + 5 -> 202 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s78_Sta_reg_UniMsg_3_Cmd == 3'd4) && (_s46_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(203 + 5 -> 203 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2))
		[1] w3	((_s74_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_Proc_3_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(78 + 3 -> 78 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_Proc_2_CacheState$next == _s50_Sta_reg_Proc_3_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState))
		[1] w2	((_s46_Sta_reg_Proc_2_CacheState == 2'd2) && (_s46_Sta_reg_Proc_2_CacheState == _s50_Sta_reg_Proc_3_CacheState) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 9	: 0 21 39 35 34 20 41 57 34 12 s: 293
[RES_0]    L  9 : 0 42 111 109 100 61 144 189 114 38 s: 908, mem: 238, time: 1472.54
---------------------------------------------------------------------------------------------
Loop_9_12_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: UNSAT
[RES_1]       7	: 9	: 0 21 39 35 34 20 41 57 34 12 s: 293
[RES_0]    L  9 : 0 42 111 109 100 61 144 189 114 38 s: 908, mem: 238, time: 1472.54
	[Forward propagation]:
[RES_1]       7	: 10	: 0 21 39 35 34 14 4 18 27 25 76 s: 293
[RES_0]    L  10 : 0 42 111 109 100 42 13 57 88 82 264 s: 908, mem: 241, time: 1644.69
---------------------------------------------------------------------------------------------
Loop_10_0_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #10
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #10
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #388
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #388
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(796 + 7 -> 796 + 3)
	(7 -> 3 -> 2)
	(7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s86_Sta_reg_WbMsg_Cmd && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(649 + 11 -> 649 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s86_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(496 + 5 -> 496 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s86_Sta_reg_WbMsg_Cmd && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s86_Sta_reg_WbMsg_Cmd && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(329 + 5 -> 329 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s87_Sta_reg_WbMsg_Data) && _s86_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s87_Sta_reg_WbMsg_Data) && _s86_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #388
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #388
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 4)
	(800 + 7 -> 800 + 4)
	(7 -> 4 -> 2)
	(7 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(653 + 14 -> 653 + 3)
	(14 -> 3 -> 2)
	(14 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(499 + 5 -> 499 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s22_Sta_reg_HomeProc_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s22_Sta_reg_HomeProc_CacheState$next != _s62_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(333 + 5 -> 333 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s63_Sta_reg_ShWbMsg_Data) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s63_Sta_reg_ShWbMsg_Data) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #387
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #387
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(656 + 11 -> 656 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(502 + 5 -> 502 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(337 + 5 -> 337 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s27_Sta_reg_HomeUniMsg_Data) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s27_Sta_reg_HomeUniMsg_Data) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #402
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #402
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(339 + 5 -> 339 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s22_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(197 + 4 -> 197 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s35_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s35_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 10	: 0 21 39 35 34 14 3 18 26 28 77 s: 295
[RES_0]    L  10 : 0 42 111 109 100 42 10 57 82 93 268 s: 914, mem: 244, time: 1662.79
---------------------------------------------------------------------------------------------
Loop_10_1_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(341 + 5 -> 341 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s27_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s27_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #10
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #10
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(342 + 5 -> 342 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s87_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s86_Sta_reg_WbMsg_Cmd)
		[1] w1	(_s87_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s86_Sta_reg_WbMsg_Cmd && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(343 + 5 -> 343 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s63_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s63_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s62_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(201 + 4 -> 201 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s35_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s35_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s91_$formal$./flash.sv:353826$65510_EN) && _s103_id240)))
[RES_1]       7	: 10	: 0 21 39 35 34 14 3 18 23 30 78 s: 295
[RES_0]    L  10 : 0 42 111 109 100 42 10 57 70 101 272 s: 914, mem: 244, time: 1664.28
---------------------------------------------------------------------------------------------
Loop_10_2_7
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: UNSAT
[RES_1]       7	: 10	: 0 21 39 35 34 14 3 18 23 30 78 s: 295
[RES_0]    L  10 : 0 42 111 109 100 42 10 57 70 101 272 s: 914, mem: 244, time: 1664.28
	[Forward propagation]:
		Property holds
[RES_1]       7	: 10	: 0 21 39 35 34 14 1 0 43 30 78 s: 295
[RES_0]    L  10 : 0 42 111 109 100 42 4 0 133 101 272 s: 914, mem: 246, time: 1699.25

-----------
Refinements
-----------
[1]	((_i2_reset || b$243) && (_i2_reset$next || b$243$next))
[2]	!(_s103_id240$next)
[3]	!(((_s22_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_i1_io_en_a == 9'd18) && !(ReductionOr_1_2(_s22_Sta_reg_HomeProc_CacheState)) && (_s22_Sta_reg_HomeProc_CacheState$next == w$437)))
[4]	!(((_s50_Sta_reg_Proc_3_CacheState$next == 2'd2) && (_s78_Sta_reg_UniMsg_3_Cmd == 3'd3) && (_i1_io_en_a == 9'd345) && (_s50_Sta_reg_Proc_3_CacheState$next == w$3970)))
[5]	!(((_s38_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s66_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 9'd342) && (_s38_Sta_reg_Proc_0_CacheState$next == w$3742)))
[6]	!(((_s42_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s70_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 9'd343) && (_s42_Sta_reg_Proc_1_CacheState$next == w$3819)))
[7]	!(((_s46_Sta_reg_Proc_2_CacheState$next == 2'd2) && (_s74_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_i1_io_en_a == 9'd344) && (_s46_Sta_reg_Proc_2_CacheState$next == w$3895)))
[8]	!(((_s54_Sta_reg_Proc_4_CacheState$next == 2'd2) && (_s82_Sta_reg_UniMsg_4_Cmd == 3'd3) && (_i1_io_en_a == 9'd346) && (_s54_Sta_reg_Proc_4_CacheState$next == w$4044)))
[9]	!(((_s22_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_s26_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_i1_io_en_a == 9'd341) && (_s22_Sta_reg_HomeProc_CacheState$next == w$437)))
-----------
[RES_0]    refinement-lemmas-check successful!
F[0]	c#0
F[1]	c#21
F[2]	c#39
F[3]	c#35
F[4]	c#34
F[5]	c#14
F[6]	c#1
F[7]	c#0
F[8]	c#43
F[9]	c#30
F[10]	c#78
F[11]	c#0


[RES_0]    reachability-lemmas-check successful!
[RES_0]    DP-lemmas-check successful!
[RES_0]    initial-state-check successful!
[RES_0]    property-check successful!

	(fallback to non-inc solver, ab, depth: 1, t:2996769 usec)
Y2 oneshot Query TIMEOUT (50000000), query type: 0, getModel: 0, tryVarElim: 0, keepIte: 1, enReset: 1
	(resetting Y2 scope)
Y2 oneshot Query TIMEOUT (50000000), query type: 0, getModel: 0, tryVarElim: 0, keepIte: 1, enReset: 0
[MUS_0]    	(non-inc result: --var-elim --keep-ite ??, t: 49761063 usec)
[MUS_0]    	(result (model not required): ??, time: 50099012 usec (236052 + 49862960)
	(resetting Y2 scope)
Y2 oneshot Query TIMEOUT (50000000), query type: 0, getModel: 0, tryVarElim: 0, keepIte: 0, enReset: 0
[MUS_0]    	(non-inc result: --var-elim ??, t: 49779117 usec)
[MUS_0]    	(result (model not required): ??, time: 50163160 usec (254353 + 49908807)
	(resetting Y2 scope)
[MUS_0]    	(non-inc result: --var-elim --keep-ite unsat, t: 199783281 usec)
[MUS_0]    	(result (model not required): unsat, time: 200114702 usec (235991 + 199878711)
	(resetting Y2 scope)
	(resetting remaining Y2 solvers)
[RES_0]    inductive-invariant-check successful!
 s: 914, mem: 249, time: 2053.68
Frames explored (7 datapath refinements) : 
3 5 5 5 5 5 8 
CEXT lengths (7 feasibility checks) : 
4 6 6 6 6 6 9 
DP lemmas (7 feasibility checks) : 
3 1 1 1 1 1 1 
Block= 111 BlockT= 121 BlockS= 111 BlockU= 10 Oblig= 1392 ObligT= 1392 ObligS= 662 ObligU= 730 FPT= 1822 FPS= 1367 FPU= 455 CallT= 11662 CallS= 7804 CallU= 3854 MUST= 751 MUSS= 14 MUSU= 737 sMUST= 0 sMUSS= 0 sMUSU= 0 dMUST= 76 dMUSS= 42 dMUSU= 34 rMUST= 4343 rMUSS= 2049 rMUSU= 2294 All_clauses= 730 All_literals= 2261 Clauses= 295 Literals= 914 DPLemmas= 9 DPrefsNoDPL= 0 DPRefs= 7

pme_fail: 0, pme_succ: 0, lit_before: 0, lit_after: 0
coi_before: 0, coi_after: 0
mus_before: 4475 mus_lit: 1531 mus_cls: 730 mus_cnt: 730
S+M	Call = 12413 (sat=7818, 62.98%)
SAT	Call = 11662 (sat=7804, 66.92%)
MUS	Call = 751 (sat=14, 1.86%)

Detailed Stats:

  (reachability)
	#Frame Restrictions:	730
	#TB                :	773
	#cubes-subsumed    :	435
	#context reset     :	0
	#Y2 reset          :	4
	#frame solver reset:	8
	avg-sz-frame-restriction:  	3.10

	avg-sz-ab-cube:  	6.15
		%t1-ab-cube:   	100.00%	[sel: 100.00% ]
		%t2-ab-cube:   	0.00%	[sel: 0.00% ]
		%t3-ab-cube:   	0.00%	[sel: 0.00% ]
		%t4-ab-cube:   	0.00%	[sel: 0.00% ]

		ab-cube info:	
			s == s:	0.32%	[sel: 7.87% ]
			s == n:	50.56%	[sel: 45.02% ]
			s == o:	0.00%	[sel: 0.00% ]
			n == o:	0.00%	[sel: 0.00% ]
			o == o:	0.00%	[sel: 0.00% ]
			s != s:	0.21%	[sel: 0.27% ]
			s != n:	2.23%	[sel: 0.04% ]
			s != o:	0.00%	[sel: 0.00% ]
			n != o:	0.00%	[sel: 0.00% ]
			o != o:	0.00%	[sel: 0.00% ]
			s bool:	44.86%	[sel: 14.51% ]
			up    :	1.83%	[sel: 32.29% ]
			oth   :	0.00%	[sel: 0.00% ]

		%coi-ab-cube  :	100.00%	[sel: 100.00% ]
			s (==):	0.32%	[sel: 7.87% ]
			s (!=):	0.21%	[sel: 0.27% ]
			n (==):	50.56%	[sel: 45.02% ]
			n (!=):	2.23%	[sel: 0.04% ]
			other :	46.69%	[sel: 46.79% ]
		%pred-ab-cube :	0.00%	[sel: 0.00% ]
		%fproj-ab-cube:	0.00%	[sel: 0.00% ]
			s (==):	0.00%	[sel: 0.00% ]
			s (!=):	0.00%	[sel: 0.00% ]
			n (==):	0.00%	[sel: 0.00% ]
			n (!=):	0.00%	[sel: 0.00% ]
		%proj-ab-cube :	0.00%	[sel: 0.00% ]
			s (==):	0.00%	[sel: 0.00% ]
			s (!=):	0.00%	[sel: 0.00% ]
			n (==):	0.00%	[sel: 0.00% ]
			n (!=):	0.00%	[sel: 0.00% ]
		%subs-ab-cube :	0.00%	[sel: 0.00% ]
	avg-#sv-ab-cube:  	4.00
	avg-tsb-ab-cube:  	7.00
	relevancy:       	15.33%

	avg-sz-cc-cube:  	6.00
		%coi-cc-cube  :	100.00%
		%pred-cc-cube :	0.00%
		%fproj-cc-cube:	0.00%
			s (==):	0.00%
			s (!=):	0.00%
			n (==):	0.00%
			n (!=):	0.00%
		%proj-cc-cube :	0.00%
			s (==):	0.00%
			s (!=):	0.00%
			n (==):	0.00%
			n (!=):	0.00%

	tb_cube_time:     	9.58 (0.47%)
		cube_eval_time: 	4.45 (0.22%)
		cube_pred_time: 	0.00 (0.00%)
		cube_fproj_time:	0.00 (0.00%)
		cube_proj_time: 	0.00 (0.00%)
		cube _subs_time:	0.00 (0.00%)
		sum:            	4.45 (46.48% of tb_cube_time)

	tb_ct_time:      	0.77 (0.04%)
		ct isblocked_time:  	0.00 (0.00%)
		ct isinitial_time:  	0.45 (0.02%)
		ct containment_time:	0.01 (0.00%)
		ct fastforward_time:	0.00 (0.00%)
		sum:                	0.47 (60.58% of tb_ct_time)

	setcontain_time:	0.00 (0.00%)

	updatesolver_time:	0.33 (0.02%)

	tb_time:	1233.63 (60.07%)
		tb_reach_time:    	335.42 (16.33%)
		tb_val_time:    	2.03 (0.10%) [ cti_val_time: 0.18 (0.01%) ]
		tb_cube_time:      	9.58 (0.47%)
		tb_mus_time:      	884.52 (43.07%)
			tb_mus_core_time:      	222.47 (10.83%)
			tb_mus_min_time:      	661.86 (32.23%)
		tb_ct_time:       	0.77 (0.04%)
		tb_extra_time:    	0.00 (0.00%)
		sum:           	1230.29 (99.73% of tb_time)


  (refinement)
	sim_time:		0.00 (0.00%) 	 [0.00% of dpr_time]

  pre_time:	0.20 (0.01%)
  cti_time:	0.23 (0.01%)	[cti_i_time:	0.06 (0.00%) ]
  tb_time:	1233.63 (60.07%)
  fp_time:	464.05 (22.60%)	[fp_extra_time:	0.00 (0.00%) ]
  refine_time:	0.60 (0.03%)
  sol_set_time:	0.39 (0.02%)
  inv_time:	354.43 (17.26%)	[induct_time:	0.00 (0.00%) ]
  draw_time:	0.00 (0.00%)
  sum:		2053.51 (99.99%)

  extra_time:	0.00 (0.00%)

  timeout_time:	152.30 (7.42%)

[simplified] 0 (ex), 0 (cc), 7 (ot)

===     HOLD     ===

Averroes finished.

br-#mus         730           
        hard        soft         out           
           
      198.87        6.13        2.50               (br-core)           
      198.87        2.50        2.10                (br-min)          

         sat       unsat           
                                          #Calls           
           0         730   (br-core)           
           0           0  (br-core2)           
        2049        1564    (br-min)           
                                      Time (sec)           
        0.05      220.92   (br-core)           
        0.00        0.00  (br-core2)           
       76.14      571.36    (br-min)           
                                    Avg. Time (microsec)           
           0      302625   (br-core)           
           0           0  (br-core2)           
       37159      365321    (br-min)           
                                    Max Time (microsec)           
        8501     1726063   (br-core)           
           0           0  (br-core2)           
     1283243     2657830    (br-min)          

                      ab                      bv           
         sat       unsat         sat       unsat           
                                                      #Calls           
         486         334           0           7   (oneshot)           
        7276        2749          28          27       (inc)           
           0         730          14           7    (assume)           
                       4                       0   (timeout)          

                                                  Time (sec)           
        0.16      199.95        0.00        0.00   (oneshot)           
      364.62     1054.50        0.07        0.04       (inc)           
        0.00      220.89        0.05        0.02    (assume)           
                  152.30                    0.00   (timeout)          

                                                Avg. Time (microsec)
         323      598638           0          28   (oneshot)           
       50112      383593        2321        1377       (inc)           
           0      302582        3909        2759    (assume)           
                38075067                       0   (timeout)           
           
      Result        Time        Mem.       #Refs           
                     sec          MB                       
           h     2053.68         249           7