{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654174232055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654174232055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 17:20:31 2022 " "Processing started: Thu Jun 02 17:20:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654174232055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654174232055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simple_Processor -c Simple_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simple_Processor -c Simple_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654174232056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654174232545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654174232545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_processor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file simple_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file " "Found design unit 1: register_file" {  } { { "Simple_Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Simple_Processor-Beh " "Found design unit 2: Simple_Processor-Beh" {  } { { "Simple_Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_ENTITY_NAME" "1 Simple_Processor " "Found entity 1: Simple_Processor" {  } { { "Simple_Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654174243926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-SYN " "Found design unit 1: addsub-SYN" {  } { { "addsub.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/addsub.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/addsub.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654174243926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 k-SYN " "Found design unit 1: k-SYN" {  } { { "k.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/k.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_ENTITY_NAME" "1 k " "Found entity 1: k" {  } { { "k.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654174243926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "Counter.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Counter.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654174243926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654174243926 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Processor.vhd " "Entity \"mux\" obtained from \"Processor.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 219 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1654174243926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 12 6 " "Found 12 design units, including 6 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor-Beh " "Found design unit 1: Processor-Beh" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dec3to8-beh " "Found design unit 2: dec3to8-beh" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 regn-beh " "Found design unit 3: regn-beh" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 addersub-SYN " "Found design unit 4: addersub-SYN" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 169 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux-beh " "Found design unit 5: mux-beh" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 229 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 fsm-BEHAVIOR " "Found design unit 6: fsm-BEHAVIOR" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 261 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_ENTITY_NAME" "4 addersub " "Found entity 4: addersub" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux " "Found entity 5: mux" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""} { "Info" "ISGN_ENTITY_NAME" "6 fsm " "Found entity 6: fsm" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174243926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654174243926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Simple_Processor " "Elaborating entity \"Simple_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654174244043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:sProcessor " "Elaborating entity \"Processor\" for hierarchy \"Processor:sProcessor\"" {  } { { "Simple_Processor.vhd" "sProcessor" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Processor:sProcessor\|mux:multiplexer " "Elaborating entity \"mux\" for hierarchy \"Processor:sProcessor\|mux:multiplexer\"" {  } { { "Processor.vhd" "multiplexer" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn Processor:sProcessor\|regn:\\gen_reg:7:R " "Elaborating entity \"regn\" for hierarchy \"Processor:sProcessor\|regn:\\gen_reg:7:R\"" {  } { { "Processor.vhd" "\\gen_reg:7:R" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addersub Processor:sProcessor\|addersub:addsub " "Elaborating entity \"addersub\" for hierarchy \"Processor:sProcessor\|addersub:addsub\"" {  } { { "Processor.vhd" "addsub" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Processor:sProcessor\|addersub:addsub\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Processor:sProcessor\|addersub:addsub\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "Processor.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:sProcessor\|addersub:addsub\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Processor:sProcessor\|addersub:addsub\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 194 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:sProcessor\|addersub:addsub\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Processor:sProcessor\|addersub:addsub\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244101 ""}  } { { "Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 194 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654174244101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gfg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gfg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gfg " "Found entity 1: add_sub_gfg" {  } { { "db/add_sub_gfg.tdf" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/db/add_sub_gfg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174244144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654174244144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gfg Processor:sProcessor\|addersub:addsub\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_gfg:auto_generated " "Elaborating entity \"add_sub_gfg\" for hierarchy \"Processor:sProcessor\|addersub:addsub\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_gfg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm Processor:sProcessor\|fsm:control_Unit " "Elaborating entity \"fsm\" for hierarchy \"Processor:sProcessor\|fsm:control_Unit\"" {  } { { "Processor.vhd" "control_Unit" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 Processor:sProcessor\|fsm:control_Unit\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"Processor:sProcessor\|fsm:control_Unit\|dec3to8:decX\"" {  } { { "Processor.vhd" "decX" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Processor.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:sROM " "Elaborating entity \"rom\" for hierarchy \"rom:sROM\"" {  } { { "Simple_Processor.vhd" "sROM" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:sROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:sROM\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:sROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:sROM\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:sROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:sROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244279 ""}  } { { "rom.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654174244279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q824 " "Found entity 1: altsyncram_q824" {  } { { "db/altsyncram_q824.tdf" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/db/altsyncram_q824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174244392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654174244392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q824 rom:sROM\|altsyncram:altsyncram_component\|altsyncram_q824:auto_generated " "Elaborating entity \"altsyncram_q824\" for hierarchy \"rom:sROM\|altsyncram:altsyncram_component\|altsyncram_q824:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:sCounter " "Elaborating entity \"Counter\" for hierarchy \"Counter:sCounter\"" {  } { { "Simple_Processor.vhd" "sCounter" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Counter:sCounter\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Counter:sCounter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Counter.vhd" "LPM_COUNTER_component" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Counter.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:sCounter\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Counter:sCounter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Counter.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Counter.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter:sCounter\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Counter:sCounter\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654174244417 ""}  } { { "Counter.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Counter.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654174244417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h0i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h0i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h0i " "Found entity 1: cntr_h0i" {  } { { "db/cntr_h0i.tdf" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/db/cntr_h0i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654174244460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654174244460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h0i Counter:sCounter\|lpm_counter:LPM_COUNTER_component\|cntr_h0i:auto_generated " "Elaborating entity \"cntr_h0i\" for hierarchy \"Counter:sCounter\|lpm_counter:LPM_COUNTER_component\|cntr_h0i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174244460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654174245386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654174245829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654174245829 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "Simple_Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654174245935 "|Simple_Processor|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "Simple_Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654174245935 "|Simple_Processor|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "Simple_Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654174245935 "|Simple_Processor|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "Simple_Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654174245935 "|Simple_Processor|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "Simple_Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654174245935 "|Simple_Processor|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "Simple_Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654174245935 "|Simple_Processor|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "Simple_Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654174245935 "|Simple_Processor|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "Simple_Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654174245935 "|Simple_Processor|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "Simple_Processor.vhd" "" { Text "C:/Users/Asronic/Desktop/university/Term 6/Logic Circuit LAB/A Simple Processor/Simple_Processor.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654174245935 "|Simple_Processor|sw[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654174245935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654174245937 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654174245937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Implemented 187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654174245937 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654174245937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654174245937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654174245979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 17:20:45 2022 " "Processing ended: Thu Jun 02 17:20:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654174245979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654174245979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654174245979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654174245979 ""}
