TimeQuest Timing Analyzer report for NES_FPGA
Sun Sep 21 10:08:26 2014
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. MTBF Summary
 39. Synchronizer Summary
 40. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 60. Slow 1200mV 0C Model Fmax Summary
 61. Slow 1200mV 0C Model Setup Summary
 62. Slow 1200mV 0C Model Hold Summary
 63. Slow 1200mV 0C Model Recovery Summary
 64. Slow 1200mV 0C Model Removal Summary
 65. Slow 1200mV 0C Model Minimum Pulse Width Summary
 66. Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 68. Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 69. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 70. Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 72. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 73. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 74. Slow 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 76. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 77. Slow 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Output Enable Times
 89. Minimum Output Enable Times
 90. Output Disable Times
 91. Minimum Output Disable Times
 92. MTBF Summary
 93. Synchronizer Summary
 94. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
114. Fast 1200mV 0C Model Setup Summary
115. Fast 1200mV 0C Model Hold Summary
116. Fast 1200mV 0C Model Recovery Summary
117. Fast 1200mV 0C Model Removal Summary
118. Fast 1200mV 0C Model Minimum Pulse Width Summary
119. Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
120. Fast 1200mV 0C Model Setup: 'CLOCK_50'
121. Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
122. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
123. Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
124. Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
125. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
126. Fast 1200mV 0C Model Hold: 'CLOCK_50'
127. Fast 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
128. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
129. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
130. Fast 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
131. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
137. Setup Times
138. Hold Times
139. Clock to Output Times
140. Minimum Clock to Output Times
141. Output Enable Times
142. Minimum Output Enable Times
143. Output Disable Times
144. Minimum Output Disable Times
145. MTBF Summary
146. Synchronizer Summary
147. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
167. Multicorner Timing Analysis Summary
168. Setup Times
169. Hold Times
170. Clock to Output Times
171. Minimum Clock to Output Times
172. Board Trace Model Assignments
173. Input Transition Times
174. Signal Integrity Metrics (Slow 1200mv 0c Model)
175. Signal Integrity Metrics (Slow 1200mv 85c Model)
176. Signal Integrity Metrics (Fast 1200mv 0c Model)
177. Setup Transfers
178. Hold Transfers
179. Recovery Transfers
180. Removal Transfers
181. Report TCCS
182. Report RSKM
183. Unconstrained Paths
184. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; NES_FPGA                                         ;
; Device Family      ; Cyclone IV GX                                    ;
; Device Name        ; EP4CGX150DF31C7                                  ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.38        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  36.8%      ;
;     3-4 processors         ;  15.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sun Sep 21 10:08:10 2014 ;
; nios_system/synthesis/submodules/nios_system_CPU.sdc         ; OK     ; Sun Sep 21 10:08:10 2014 ;
; NES_FPGA.SDC                                                 ; OK     ; Sun Sep 21 10:08:10 2014 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; altera_reserved_tck                                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { altera_reserved_tck }                                                   ;
; CLOCK2_50                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK2_50 }                                                             ;
; CLOCK3_50                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK3_50 }                                                             ;
; CLOCK_50                                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK_50 }                                                              ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] } ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] } ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                   ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; 77.2 MHz   ; 77.2 MHz        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;                                                               ;
; 96.41 MHz  ; 96.41 MHz       ; altera_reserved_tck                                                   ;                                                               ;
; 152.02 MHz ; 152.02 MHz      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;                                                               ;
; 252.46 MHz ; 250.0 MHz       ; CLOCK_50                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                            ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.513  ; 0.000         ;
; CLOCK_50                                                              ; 16.039 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.422 ; 0.000         ;
; altera_reserved_tck                                                   ; 44.814 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                            ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.391 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.395 ; 0.000         ;
; CLOCK_50                                                              ; 0.412 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.436  ; 0.000         ;
; altera_reserved_tck                                                   ; 47.305 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                         ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 1.007 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.511 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.571  ; 0.000         ;
; CLOCK_50                                                              ; 9.629  ; 0.000         ;
; CLOCK2_50                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.622 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.752 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                                                          ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.513 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 3.272      ;
; 6.530 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 3.255      ;
; 6.570 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]                    ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 3.217      ;
; 6.586 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 3.199      ;
; 6.614 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 3.171      ;
; 6.657 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 3.128      ;
; 6.852 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.933      ;
; 6.895 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.890      ;
; 7.047 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.872     ;
; 7.090 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]                    ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.697      ;
; 7.091 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[3]                    ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.696      ;
; 7.094 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[2]                    ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.693      ;
; 7.132 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.653      ;
; 7.143 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.642      ;
; 7.145 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.640      ;
; 7.147 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.638      ;
; 7.149 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[4]                    ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 2.640      ;
; 7.156 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[1]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 12.760     ;
; 7.156 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.629      ;
; 7.171 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.614      ;
; 7.171 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.614      ;
; 7.178 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.607      ;
; 7.208 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.577      ;
; 7.214 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[12]                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 12.717     ;
; 7.215 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[4]                    ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 2.574      ;
; 7.225 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.560      ;
; 7.233 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[28]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.554      ;
; 7.234 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[11]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.694     ;
; 7.234 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[9]~reg0                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.694     ;
; 7.234 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[8]~reg0                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.694     ;
; 7.234 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[5]~reg0                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.694     ;
; 7.234 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[4]~reg0                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.694     ;
; 7.234 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[6]~reg0                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.694     ;
; 7.234 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[3]~reg0                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.694     ;
; 7.234 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[2]~reg0                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.694     ;
; 7.242 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[0]~reg0                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.684     ;
; 7.242 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[26]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.684     ;
; 7.242 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[24]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.684     ;
; 7.242 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[25]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.684     ;
; 7.242 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[23]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.684     ;
; 7.242 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[22]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.684     ;
; 7.242 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[21]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.684     ;
; 7.242 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[1]~reg0                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.684     ;
; 7.242 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[20]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.684     ;
; 7.248 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[17]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 2.538      ;
; 7.284 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.501      ;
; 7.298 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.487      ;
; 7.302 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.485      ;
; 7.306 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.479      ;
; 7.313 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.472      ;
; 7.320 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.465      ;
; 7.324 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[10]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 2.462      ;
; 7.326 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[5]                    ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.461      ;
; 7.328 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[17]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 2.458      ;
; 7.344 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[8]                    ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.444      ;
; 7.361 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[31]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.424      ;
; 7.401 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[0]                    ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.386      ;
; 7.427 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[15]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 2.359      ;
; 7.430 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[12]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.358      ;
; 7.449 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[31]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.336      ;
; 7.470 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[0]                    ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.317      ;
; 7.473 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[15]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.452     ;
; 7.473 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[14]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.452     ;
; 7.473 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[13]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.452     ;
; 7.473 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[12]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.452     ;
; 7.473 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[10]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.452     ;
; 7.473 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[7]~reg0                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.452     ;
; 7.473 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[19]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.452     ;
; 7.473 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[18]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.452     ;
; 7.473 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[17]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.452     ;
; 7.473 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|d_writedata[16]~reg0                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.452     ;
; 7.476 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.311      ;
; 7.478 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.309      ;
; 7.480 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.307      ;
; 7.481 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[12]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.307      ;
; 7.494 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|A_mem_stall                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.428     ;
; 7.495 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[10]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 2.291      ;
; 7.497 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[16]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.291      ;
; 7.499 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.286      ;
; 7.510 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.275      ;
; 7.520 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.265      ;
; 7.522 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[23]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.263      ;
; 7.535 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                  ; nios_system:u0|nios_system_CPU:cpu|A_rot[3]                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.497      ;
; 7.561 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                  ; nios_system:u0|nios_system_CPU:cpu|A_rot[19]                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.034      ; 2.471      ;
; 7.563 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[16]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 2.225      ;
; 7.589 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]                    ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.198      ;
; 7.601 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_dc_victim_module:nios_system_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_l7d1:auto_generated|ram_block1a0~portb_re_reg ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.294      ; 12.731     ;
; 7.609 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 12.301     ;
; 7.609 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 12.301     ;
; 7.609 ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1] ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 12.301     ;
; 7.611 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[5]                    ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.176      ;
; 7.614 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[24]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.173      ;
; 7.625 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[18]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 2.161      ;
; 7.632 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[2]                    ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.155      ;
; 7.635 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[13]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 2.151      ;
; 7.636 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[23]                   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.149      ;
; 7.639 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.148      ;
; 7.640 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.147      ;
; 7.641 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.146      ;
; 7.644 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]                       ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 2.143      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.039 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.867      ;
; 16.039 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.867      ;
; 16.039 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.867      ;
; 16.039 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.867      ;
; 16.039 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.867      ;
; 16.039 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.867      ;
; 16.039 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.867      ;
; 16.039 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.867      ;
; 16.039 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.867      ;
; 16.062 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.844      ;
; 16.062 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.844      ;
; 16.062 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.844      ;
; 16.062 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.844      ;
; 16.062 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.844      ;
; 16.062 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.844      ;
; 16.062 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.844      ;
; 16.062 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.844      ;
; 16.062 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.844      ;
; 16.207 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.699      ;
; 16.207 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.699      ;
; 16.207 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.699      ;
; 16.207 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.699      ;
; 16.207 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.699      ;
; 16.207 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.699      ;
; 16.207 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.699      ;
; 16.207 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.699      ;
; 16.207 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.699      ;
; 16.252 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.338      ;
; 16.301 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.287      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.337 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.571      ;
; 16.342 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.564      ;
; 16.342 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.564      ;
; 16.342 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.564      ;
; 16.342 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.564      ;
; 16.342 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.564      ;
; 16.342 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.564      ;
; 16.342 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.564      ;
; 16.342 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.564      ;
; 16.342 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.564      ;
; 16.360 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.548      ;
; 16.360 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.548      ;
; 16.360 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.548      ;
; 16.360 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.548      ;
; 16.360 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.548      ;
; 16.360 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.548      ;
; 16.360 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.548      ;
; 16.360 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.548      ;
; 16.360 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.548      ;
; 16.365 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.541      ;
; 16.365 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.541      ;
; 16.365 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.541      ;
; 16.365 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.541      ;
; 16.365 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.541      ;
; 16.365 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.541      ;
; 16.365 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.541      ;
; 16.365 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.541      ;
; 16.365 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.541      ;
; 16.414 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.490      ;
; 16.414 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.490      ;
; 16.414 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.490      ;
; 16.414 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.490      ;
; 16.414 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.490      ;
; 16.414 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.490      ;
; 16.414 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.490      ;
; 16.414 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.490      ;
; 16.414 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 3.490      ;
; 16.428 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.162      ;
; 16.437 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.153      ;
; 16.442 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.148      ;
; 16.463 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.125      ;
; 16.465 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.408     ; 2.125      ;
; 16.468 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.410     ; 2.120      ;
; 16.505 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.403      ;
; 16.505 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.403      ;
; 16.505 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.403      ;
; 16.505 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.403      ;
; 16.505 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.403      ;
; 16.505 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.403      ;
; 16.505 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.403      ;
; 16.505 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.403      ;
; 16.505 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.403      ;
; 16.550 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.356      ;
; 16.550 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.356      ;
; 16.550 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.356      ;
; 16.550 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.356      ;
; 16.550 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.356      ;
; 16.550 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.356      ;
; 16.550 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.356      ;
; 16.550 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.356      ;
; 16.550 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.356      ;
; 16.550 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.356      ;
; 16.550 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.356      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 33.422 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.390     ; 6.186      ;
; 33.440 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.167      ;
; 33.589 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.018      ;
; 33.593 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.390     ; 6.015      ;
; 33.658 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.390     ; 5.950      ;
; 33.901 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.706      ;
; 33.901 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.706      ;
; 33.901 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.706      ;
; 33.901 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.706      ;
; 33.901 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.706      ;
; 33.901 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.706      ;
; 33.901 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.706      ;
; 33.901 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.706      ;
; 33.901 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.706      ;
; 33.901 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.706      ;
; 33.985 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.622      ;
; 33.999 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.608      ;
; 34.009 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.598      ;
; 34.009 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.598      ;
; 34.058 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 5.894      ;
; 34.178 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.429      ;
; 34.339 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 5.268      ;
; 34.450 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.393     ; 5.155      ;
; 34.948 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 4.670      ;
; 34.969 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 4.649      ;
; 34.977 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 4.641      ;
; 34.985 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 4.633      ;
; 34.994 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 4.624      ;
; 35.133 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.488      ;
; 35.180 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.441      ;
; 35.204 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.417      ;
; 35.328 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.293      ;
; 35.352 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.269      ;
; 35.360 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.261      ;
; 35.371 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.536      ;
; 35.371 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.536      ;
; 35.371 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.536      ;
; 35.371 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.536      ;
; 35.371 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.536      ;
; 35.371 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.536      ;
; 35.371 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.536      ;
; 35.371 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.536      ;
; 35.371 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.536      ;
; 35.371 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.536      ;
; 35.387 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 4.233      ;
; 35.448 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.173      ;
; 35.472 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.149      ;
; 35.478 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.143      ;
; 35.490 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.131      ;
; 35.499 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 4.121      ;
; 35.510 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 4.110      ;
; 35.512 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 4.108      ;
; 35.535 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.372      ;
; 35.535 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.372      ;
; 35.535 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.372      ;
; 35.535 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.372      ;
; 35.535 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.372      ;
; 35.535 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.372      ;
; 35.535 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.372      ;
; 35.535 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.372      ;
; 35.535 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.372      ;
; 35.535 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.372      ;
; 35.554 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.353      ;
; 35.554 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.353      ;
; 35.554 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.353      ;
; 35.554 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.353      ;
; 35.554 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.353      ;
; 35.554 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.353      ;
; 35.554 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.353      ;
; 35.554 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.353      ;
; 35.554 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.353      ;
; 35.554 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.353      ;
; 35.555 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.066      ;
; 35.557 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.064      ;
; 35.605 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.016      ;
; 35.718 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.189      ;
; 35.718 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.189      ;
; 35.718 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.189      ;
; 35.718 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.189      ;
; 35.718 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.189      ;
; 35.718 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.189      ;
; 35.718 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.189      ;
; 35.718 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.189      ;
; 35.718 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.189      ;
; 35.718 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 4.189      ;
; 35.730 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.176      ;
; 35.831 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 3.789      ;
; 35.832 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 3.788      ;
; 36.005 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.122     ; 3.871      ;
; 36.014 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.122     ; 3.862      ;
; 36.039 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.868      ;
; 36.073 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.122     ; 3.803      ;
; 36.074 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.122     ; 3.802      ;
; 36.121 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.122     ; 3.755      ;
; 36.248 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.659      ;
; 36.282 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.122     ; 3.594      ;
; 36.282 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.122     ; 3.594      ;
; 36.283 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.122     ; 3.593      ;
; 36.364 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.543      ;
; 36.364 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.091     ; 3.543      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.814 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.092     ; 5.092      ;
; 45.016 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.098     ; 4.884      ;
; 45.173 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 4.729      ;
; 45.537 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 4.365      ;
; 45.774 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.059     ; 4.165      ;
; 46.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 3.662      ;
; 46.264 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 3.638      ;
; 46.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.097     ; 3.547      ;
; 46.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.097     ; 3.404      ;
; 46.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 3.215      ;
; 46.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 3.163      ;
; 46.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 3.105      ;
; 46.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 3.023      ;
; 46.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.964      ;
; 47.129 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 2.770      ;
; 47.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.646      ;
; 47.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 2.609      ;
; 47.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 2.570      ;
; 47.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 2.520      ;
; 47.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.139      ;
; 47.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 2.127      ;
; 47.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 2.048      ;
; 48.769 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 1.150      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.057      ;
; 93.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.925      ;
; 93.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.925      ;
; 94.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.822      ;
; 94.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.780      ;
; 94.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.780      ;
; 94.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.569      ;
; 94.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.163      ;
; 94.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.174      ;
; 94.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.153      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.163      ;
; 94.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.120      ;
; 94.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.114      ;
; 94.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.114      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.086      ;
; 94.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.048      ;
; 94.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 5.046      ;
; 94.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.054      ;
; 94.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.019      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.021      ;
; 94.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.021      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.985      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; nios_system:u0|nios_system_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_6ih1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 0.972      ;
; 0.312 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[20]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 0.988      ;
; 0.319 ; nios_system:u0|nios_system_CPU:cpu|i_readdata_d1[19]                                                                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_2od1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.996      ;
; 0.328 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_6ih1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.998      ;
; 0.328 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_6ih1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.998      ;
; 0.329 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[17]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.005      ;
; 0.332 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[31]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.013      ;
; 0.333 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 0.999      ;
; 0.333 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[15]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.014      ;
; 0.335 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                                             ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.003      ;
; 0.339 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[4]                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.012      ;
; 0.341 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[13]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.022      ;
; 0.341 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[19]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.010      ;
; 0.342 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[1]                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.020      ;
; 0.343 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                                             ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.011      ;
; 0.348 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[11]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.031      ;
; 0.349 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.015      ;
; 0.353 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[3]                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.031      ;
; 0.354 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.020      ;
; 0.355 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_6ih1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.025      ;
; 0.356 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_6ih1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.026      ;
; 0.356 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[22]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.032      ;
; 0.357 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[6]                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.033      ;
; 0.358 ; nios_system:u0|nios_system_CPU:cpu|i_readdata_d1[18]                                                                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_2od1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.036      ;
; 0.358 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[21]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.034      ;
; 0.362 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[0]                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.038      ;
; 0.364 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[7]                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.040      ;
; 0.365 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.031      ;
; 0.369 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[25]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.043      ;
; 0.370 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[18]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.043      ;
; 0.374 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[16]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.050      ;
; 0.377 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[5]                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.047      ;
; 0.378 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[2]                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.056      ;
; 0.381 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.047      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                                       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                                            ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                                             ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED   ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                  ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                  ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                    ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                     ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                  ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                           ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                    ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE      ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                          ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                  ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY     ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END             ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN                ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55        ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                            ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                        ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                      ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE    ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                        ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                 ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                 ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_active                                                                                                                                                                             ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                      ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_CPU:cpu|A_ld_bypass_delayed_started                                                                                                                                                                  ; nios_system:u0|nios_system_CPU:cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                                  ; nios_system:u0|nios_system_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                    ; nios_system:u0|nios_system_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; nios_system:u0|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                              ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                              ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.405 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.683      ;
; 0.405 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.683      ;
; 0.411 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.688      ;
; 0.414 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.691      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.692      ;
; 0.415 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.693      ;
; 0.415 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.694      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.694      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.694      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.694      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.694      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.694      ;
; 0.417 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.694      ;
; 0.418 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.695      ;
; 0.446 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.724      ;
; 0.447 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.725      ;
; 0.454 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.732      ;
; 0.457 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.735      ;
; 0.546 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.823      ;
; 0.560 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.837      ;
; 0.569 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.847      ;
; 0.581 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.859      ;
; 0.590 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.868      ;
; 0.591 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.869      ;
; 0.591 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.868      ;
; 0.591 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.869      ;
; 0.593 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.870      ;
; 0.594 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.871      ;
; 0.594 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.871      ;
; 0.600 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.878      ;
; 0.601 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.879      ;
; 0.618 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.896      ;
; 0.625 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.903      ;
; 0.626 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.904      ;
; 0.630 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.908      ;
; 0.631 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.909      ;
; 0.636 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.913      ;
; 0.636 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.914      ;
; 0.638 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.915      ;
; 0.640 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.917      ;
; 0.641 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.919      ;
; 0.644 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.922      ;
; 0.649 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.391      ; 1.262      ;
; 0.650 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.927      ;
; 0.651 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.928      ;
; 0.651 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.929      ;
; 0.652 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.930      ;
; 0.653 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.930      ;
; 0.653 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.931      ;
; 0.654 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.931      ;
; 0.654 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.932      ;
; 0.657 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.935      ;
; 0.658 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.936      ;
; 0.659 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.937      ;
; 0.663 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.941      ;
; 0.665 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.943      ;
; 0.668 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.946      ;
; 0.670 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.948      ;
; 0.677 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.954      ;
; 0.691 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.969      ;
; 0.694 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.971      ;
; 0.699 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.977      ;
; 0.719 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.996      ;
; 0.719 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.996      ;
; 0.720 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.997      ;
; 0.720 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.997      ;
; 0.734 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.011      ;
; 0.751 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.029      ;
; 0.773 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.050      ;
; 0.776 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.054      ;
; 0.781 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.059      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.395 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.399 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.400 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.400 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.400 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.410 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.683      ;
; 0.411 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.684      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.685      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.690      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.690      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.690      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.691      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.421 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.694      ;
; 0.424 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.698      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.698      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.699      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.699      ;
; 0.426 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.698      ;
; 0.426 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.700      ;
; 0.426 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.700      ;
; 0.426 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.700      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.700      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.701      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.701      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.713      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.714      ;
; 0.441 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.715      ;
; 0.442 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.714      ;
; 0.442 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.714      ;
; 0.442 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.714      ;
; 0.442 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.714      ;
; 0.442 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.714      ;
; 0.442 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.714      ;
; 0.442 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.716      ;
; 0.442 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.716      ;
; 0.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.716      ;
; 0.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.716      ;
; 0.443 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.717      ;
; 0.443 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.715      ;
; 0.443 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.715      ;
; 0.443 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.715      ;
; 0.443 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.715      ;
; 0.443 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.715      ;
; 0.444 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.716      ;
; 0.445 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.717      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.720      ;
; 0.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.722      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.739      ;
; 0.471 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.745      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.756      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.757      ;
; 0.547 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.821      ;
; 0.547 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.821      ;
; 0.548 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.822      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.823      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.821      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.821      ;
; 0.549 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.823      ;
; 0.550 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.824      ;
; 0.550 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.824      ;
; 0.550 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.824      ;
; 0.551 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.825      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.838      ;
; 0.566 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.840      ;
; 0.566 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.840      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.412 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.690      ;
; 0.440 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.633 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.911      ;
; 0.634 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.912      ;
; 0.635 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.913      ;
; 0.636 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.914      ;
; 0.636 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.914      ;
; 0.639 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.917      ;
; 0.639 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.917      ;
; 0.649 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.927      ;
; 0.649 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.927      ;
; 0.650 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.928      ;
; 0.650 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.928      ;
; 0.651 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.929      ;
; 0.652 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.930      ;
; 0.654 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.932      ;
; 0.656 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.934      ;
; 0.659 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.937      ;
; 0.661 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.939      ;
; 0.950 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.228      ;
; 0.951 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.229      ;
; 0.952 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.230      ;
; 0.963 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.241      ;
; 0.963 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.241      ;
; 0.965 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.243      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.244      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.246      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.246      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.246      ;
; 0.970 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.248      ;
; 0.971 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.249      ;
; 0.971 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.249      ;
; 0.973 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.251      ;
; 0.975 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.255      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.256      ;
; 0.979 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.257      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.260      ;
; 0.983 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.261      ;
; 0.984 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.262      ;
; 0.986 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.264      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.269      ;
; 1.071 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.349      ;
; 1.072 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.350      ;
; 1.073 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.351      ;
; 1.076 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.354      ;
; 1.077 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.355      ;
; 1.078 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.356      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.365      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.365      ;
; 1.089 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.367      ;
; 1.089 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.367      ;
; 1.089 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.367      ;
; 1.090 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.370      ;
; 1.091 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.369      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.370      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.372      ;
; 1.095 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.375      ;
; 1.096 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.374      ;
; 1.099 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.377      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.381      ;
; 1.104 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.382      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.383      ;
; 1.106 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.386      ;
; 1.109 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.387      ;
; 1.110 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.390      ;
; 1.110 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.388      ;
; 1.115 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.395      ;
; 1.197 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.475      ;
; 1.198 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.476      ;
; 1.199 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.477      ;
; 1.202 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.480      ;
; 1.203 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.481      ;
; 1.213 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.491      ;
; 1.213 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.491      ;
; 1.215 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.493      ;
; 1.215 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.493      ;
; 1.216 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.496      ;
; 1.217 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.495      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.496      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.498      ;
; 1.218 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.496      ;
; 1.220 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.498      ;
; 1.221 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.501      ;
; 1.222 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.500      ;
; 1.223 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.503      ;
; 1.227 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.507      ;
; 1.228 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.508      ;
; 1.231 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.509      ;
; 1.232 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.512      ;
; 1.233 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.513      ;
; 1.236 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.516      ;
; 1.236 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.514      ;
; 1.241 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.521      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.436  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.411      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 6.412      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 6.412      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 6.412      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 6.412      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 6.412      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 6.412      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.410      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.410      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.410      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.410      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.410      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.410      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 6.412      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 6.412      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.410      ;
; 3.437  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.410      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[16]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[17]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[18]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[19]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[20]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[21]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[22]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[23]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[24]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[25]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[26]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[27]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[28]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[29]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[30]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[31]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT14 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT1  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT2  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT3  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT4  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT5  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT6  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT7  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT8  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT9  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT10 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT12 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT13 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT11 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.056 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT15 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
; 13.057 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.540      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 2.607      ;
; 47.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 2.607      ;
; 48.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 1.448      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.552      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.552      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.552      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.552      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.552      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.552      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.552      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.552      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.552      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.896      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.896      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.896      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.896      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.896      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.896      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.896      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.896      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.896      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.896      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.896      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.896      ;
; 97.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.878      ;
; 97.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.878      ;
; 97.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.878      ;
; 97.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.878      ;
; 97.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.878      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.575      ;
; 97.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.588      ;
; 97.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.410      ;
; 97.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.410      ;
; 97.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.410      ;
; 97.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.387      ;
; 97.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.387      ;
; 97.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.387      ;
; 97.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.387      ;
; 97.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.387      ;
; 97.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.387      ;
; 97.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.387      ;
; 97.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.387      ;
; 97.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.387      ;
; 97.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.387      ;
; 97.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.397      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.338      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.338      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.338      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.338      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.359      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.359      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.359      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.359      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.359      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.359      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.359      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.359      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.359      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.137      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.137      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.137      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.137      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.137      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.137      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.137      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.137      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.137      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.137      ;
; 97.847 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.063      ;
; 97.847 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.063      ;
; 97.847 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.063      ;
; 97.847 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.063      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.935      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.935      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.935      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.935      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.935      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.935      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.935      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.935      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.935      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.935      ;
; 98.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.873      ;
; 98.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.873      ;
; 98.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.564      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.281      ;
; 1.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.281      ;
; 1.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.281      ;
; 1.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.281      ;
; 1.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.281      ;
; 1.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.281      ;
; 1.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.281      ;
; 1.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.281      ;
; 1.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.281      ;
; 1.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.300      ;
; 1.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.442      ;
; 1.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.442      ;
; 1.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.442      ;
; 1.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.442      ;
; 1.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.442      ;
; 1.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.446      ;
; 1.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.446      ;
; 1.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.446      ;
; 1.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.446      ;
; 1.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.446      ;
; 1.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.738      ;
; 1.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.738      ;
; 1.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.771      ;
; 1.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.771      ;
; 1.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.771      ;
; 1.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.771      ;
; 1.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.771      ;
; 1.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.771      ;
; 1.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.771      ;
; 1.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.771      ;
; 1.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.771      ;
; 1.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.771      ;
; 1.670 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.944      ;
; 1.670 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.944      ;
; 1.670 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.944      ;
; 1.670 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.944      ;
; 1.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.013      ;
; 1.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.013      ;
; 1.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.013      ;
; 1.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.013      ;
; 1.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.013      ;
; 1.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.013      ;
; 1.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.013      ;
; 1.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.013      ;
; 1.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.013      ;
; 1.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.013      ;
; 1.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.187      ;
; 1.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.187      ;
; 1.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.187      ;
; 1.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.187      ;
; 1.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.187      ;
; 1.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.187      ;
; 1.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.187      ;
; 1.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.187      ;
; 1.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.187      ;
; 1.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.234      ;
; 1.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.237      ;
; 1.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.237      ;
; 1.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.237      ;
; 1.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.237      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.265      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.265      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.265      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.265      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.265      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.265      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.265      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.265      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.265      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.265      ;
; 2.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.289      ;
; 2.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.289      ;
; 2.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.289      ;
; 2.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.386      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.470      ;
; 2.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.703      ;
; 2.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.703      ;
; 2.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.703      ;
; 2.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.703      ;
; 2.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.703      ;
; 2.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.744      ;
; 2.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.744      ;
; 2.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.744      ;
; 2.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.744      ;
; 2.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.744      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.511 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_005|locked[1]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.785      ;
; 1.511 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_005|prev_request[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.785      ;
; 1.511 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.785      ;
; 1.511 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.785      ;
; 1.764 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.042      ;
; 1.764 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.042      ;
; 1.764 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.042      ;
; 1.764 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.042      ;
; 1.764 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.042      ;
; 1.764 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.042      ;
; 1.764 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.042      ;
; 1.764 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.042      ;
; 1.779 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.071      ;
; 1.779 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.071      ;
; 1.779 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.071      ;
; 1.779 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.071      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.794 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.081      ;
; 1.824 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.106      ;
; 1.824 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator|read_latency_shift_reg[0]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.106      ;
; 1.824 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.106      ;
; 1.824 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.106      ;
; 1.824 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.106      ;
; 1.951 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.232      ;
; 1.961 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.239      ;
; 1.961 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.239      ;
; 1.961 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.239      ;
; 1.961 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.239      ;
; 1.961 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.239      ;
; 1.961 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.239      ;
; 1.965 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[2]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 2.253      ;
; 1.978 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.273      ;
; 1.978 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.273      ;
; 1.978 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.273      ;
; 1.978 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.273      ;
; 1.982 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 2.291      ;
; 1.982 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 2.291      ;
; 1.982 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 2.291      ;
; 1.982 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 2.291      ;
; 1.982 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 2.291      ;
; 1.982 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 2.291      ;
; 1.982 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.271      ;
; 1.982 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[2]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.271      ;
; 1.982 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.271      ;
; 1.982 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[0]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.271      ;
; 1.996 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.276      ;
; 2.008 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.283      ;
; 2.008 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.283      ;
; 2.008 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.283      ;
; 2.008 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.283      ;
; 2.008 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.283      ;
; 2.008 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.283      ;
; 2.008 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.283      ;
; 2.033 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.328      ;
; 2.033 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.328      ;
; 2.033 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.328      ;
; 2.033 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.328      ;
; 2.033 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.328      ;
; 2.033 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.328      ;
; 2.033 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.328      ;
; 2.033 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[16]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.328      ;
; 2.033 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.328      ;
; 2.033 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.328      ;
; 2.033 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.328      ;
; 2.109 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.375      ;
; 2.109 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.375      ;
; 2.109 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.375      ;
; 2.109 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.375      ;
; 2.109 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[3]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.375      ;
; 2.235 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.520      ;
; 2.235 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[3]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.520      ;
; 2.235 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[3]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.520      ;
; 2.315 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[4]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.615      ;
; 2.337 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[5]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.636      ;
; 2.337 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.636      ;
; 2.341 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.603      ;
; 2.341 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.603      ;
; 2.341 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.603      ;
; 2.341 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.603      ;
; 2.510 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.804      ;
; 2.510 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.804      ;
; 2.560 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.852      ;
; 2.560 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.852      ;
; 2.560 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.852      ;
; 5.532 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|E_iw[11]                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 5.849      ;
; 5.532 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_div_do_sub                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.855      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[16]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[17]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[18]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[19]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[20]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[21]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[22]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[23]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[24]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[25]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[26]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[27]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[28]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[29]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[30]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[31]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                         ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                        ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                        ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                        ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                        ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                        ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]                                                                                                                                                     ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                        ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                         ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                         ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                         ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                         ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                         ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                         ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                         ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                         ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]                                                                                                                                                      ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                         ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3           ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT1  ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT10 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT11 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT12 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT13 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT14 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT15 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT16 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT17 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT18 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT19 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT2  ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT20 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT21 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT22 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT23 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT24 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT25 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT26 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT27 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT28 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT29 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT3  ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT30 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT31 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT4  ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT5  ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT6  ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT7  ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT8  ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT9  ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3           ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT1  ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT10 ;
; 9.571 ; 9.922        ; 0.351          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.629  ; 9.817        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.776  ; 9.964        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.777  ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.782  ; 9.782        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.811  ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.812  ; 10.032       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.815  ; 9.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 9.928  ; 9.928        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 9.929  ; 9.929        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 9.961  ; 10.181       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 10.182 ; 10.182       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 10.184 ; 10.184       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.217 ; 10.217       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; 19.624 ; 19.844       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                 ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                 ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                 ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                 ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                             ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                             ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                             ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                             ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                              ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                              ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                              ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                              ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                              ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                           ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                              ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                       ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                        ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                         ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                         ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                     ;
+---------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.813 ; 1.921  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 5.093 ; 5.156  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.452 ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.353 ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.353 ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.363 ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.373 ; 1.552  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.383 ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.363 ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.390 ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.406 ; 1.585  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.394 ; 1.573  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.414 ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380 ; 1.559  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.409 ; 1.588  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.383 ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.413 ; 1.592  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.391 ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.401 ; 1.580  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.391 ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.399 ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.399 ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.357 ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.377 ; 1.556  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.414 ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.444 ; 1.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.416 ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.447 ; 1.626  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.448 ; 1.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.442 ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.442 ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.452 ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 6.688 ; 7.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.456 ; 7.075  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.688 ; 7.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.433 ; 7.029  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.045 ; 6.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.362 ; 6.958  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.270 ; 6.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.326 ; 6.868  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.632 ; 6.181  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 5.922 ; 6.491  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.614 ; 6.172  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 6.335 ; 6.893  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 6.179 ; 6.732  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.300 ; 6.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 6.009 ; 6.576  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 6.259 ; 6.807  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.246 ; 6.808  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.350 ; 5.814  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.693 ; 6.257  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.470 ; 5.972  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.523 ; 6.053  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.194 ; 5.696  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.740 ; 6.259  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 5.219 ; 5.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.192 ; 5.701  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.550 ; 6.064  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.838 ; 6.399  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.801 ; 6.323  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.380 ; 5.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.345 ; 5.811  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.186 ; 5.680  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.146 ; 5.637  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.507 ; 5.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 9.910 ; 10.434 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.360 ; 6.932  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.360 ; 6.932  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.027  ; 0.943  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.336  ; 0.252  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.669 ; -0.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.670 ; -0.849 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.669 ; -0.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.679 ; -0.858 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.689 ; -0.868 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.699 ; -0.878 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.680 ; -0.859 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.707 ; -0.886 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.724 ; -0.903 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.712 ; -0.891 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.732 ; -0.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.697 ; -0.876 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.726 ; -0.905 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.700 ; -0.879 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.731 ; -0.910 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.718 ; -0.897 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.716 ; -0.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.716 ; -0.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.673 ; -0.852 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.693 ; -0.872 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.732 ; -0.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.761 ; -0.940 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.734 ; -0.913 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.763 ; -0.942 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.765 ; -0.944 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.760 ; -0.939 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.760 ; -0.939 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.770 ; -0.949 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -4.273 ; -4.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -5.529 ; -6.129 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -5.748 ; -6.321 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -5.506 ; -6.084 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -5.133 ; -5.694 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -5.438 ; -6.016 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -5.349 ; -5.924 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -5.403 ; -5.930 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -4.737 ; -5.271 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -5.014 ; -5.566 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -4.720 ; -5.262 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -5.412 ; -5.953 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -5.261 ; -5.797 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -5.376 ; -5.937 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -5.100 ; -5.650 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -5.337 ; -5.870 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -5.328 ; -5.873 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -4.469 ; -4.919 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -4.796 ; -5.343 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -4.583 ; -5.070 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -4.632 ; -5.146 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -4.318 ; -4.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -4.842 ; -5.346 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -4.340 ; -4.836 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -4.314 ; -4.810 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -4.658 ; -5.158 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -4.933 ; -5.477 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -4.900 ; -5.407 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -4.496 ; -4.952 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -4.461 ; -4.914 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -4.309 ; -4.790 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -4.273 ; -4.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -4.619 ; -5.089 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -4.300 ; -4.790 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -5.419 ; -5.960 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -5.419 ; -5.960 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.191 ; 13.906 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.571  ; 3.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.545  ; 3.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.567  ; 3.448  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.537  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.496  ; 3.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.497  ; 3.378  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.507  ; 3.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.506  ; 3.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.519  ; 3.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.509  ; 3.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.500  ; 3.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.526  ; 3.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.515  ; 3.396  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.508  ; 3.389  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.498  ; 3.379  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.493  ; 3.374  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.513  ; 3.394  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.585  ; 3.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.581  ; 3.462  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.556  ; 3.437  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.531  ; 3.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 10.713 ; 10.277 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 6.401  ; 6.323  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 7.241  ; 7.010  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 6.926  ; 6.710  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 6.081  ; 5.903  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 7.272  ; 7.033  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 5.454  ; 5.399  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 6.536  ; 6.492  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 5.954  ; 5.959  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 6.027  ; 5.945  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 7.141  ; 6.906  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 9.862  ; 9.281  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 8.785  ; 8.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 6.367  ; 6.384  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 6.770  ; 6.811  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 10.713 ; 10.277 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 9.423  ; 9.018  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 6.256  ; 6.247  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 7.827  ; 7.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 5.797  ; 5.834  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 8.787  ; 8.547  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.875  ; 6.823  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 7.911  ; 7.865  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.191  ; 6.144  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.761  ; 5.773  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.945  ; 6.865  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 7.465  ; 7.346  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.448  ; 6.306  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.461  ; 5.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 8.617  ; 8.238  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.845  ; 5.787  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.574  ; 5.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.866  ; 5.816  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 8.787  ; 8.547  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.942  ; 5.937  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 6.590  ; 6.473  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 7.771  ; 7.641  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 6.622  ; 6.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 6.505  ; 6.421  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 6.661  ; 6.527  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.266  ; 5.199  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.945  ; 4.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.781  ; 5.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 8.449  ; 8.037  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.922  ; 5.787  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.890  ; 5.875  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.665  ; 5.687  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 6.213  ; 6.180  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.994  ; 4.954  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 6.055  ; 5.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.268  ; 5.195  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.837  ; 5.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.416  ; 5.335  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 8.963  ; 8.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.028  ; 5.056  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.446  ; 6.486  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.446  ; 6.486  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 7.231  ; 7.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 8.104  ; 7.967  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 6.073  ; 6.081  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 7.117  ; 7.055  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 4.407  ; 4.275  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 4.196  ; 4.087  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 7.117  ; 7.055  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 6.009  ; 5.894  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 3.086  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 7.351  ; 7.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 7.932  ; 7.744  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.854  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.437 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.537 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 29.718 ; 29.523 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.880 ; 26.842 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 26.968 ; 26.883 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 29.718 ; 29.388 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 26.328 ; 26.342 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.763 ; 26.823 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 26.115 ; 26.153 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 29.615 ; 29.523 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 26.123 ; 26.137 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 31.223 ; 30.784 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 28.161 ; 28.022 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.901 ; 26.797 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.966 ; 25.957 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.996 ; 26.871 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 27.556 ; 27.373 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 28.063 ; 27.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.122 ; 26.165 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 27.151 ; 27.100 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 28.161 ; 28.022 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 26.242 ; 26.199 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 28.616 ; 28.353 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 26.752 ; 26.672 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 28.360 ; 28.252 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.783 ; 25.800 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 28.053 ; 27.951 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 28.616 ; 28.353 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.908 ; 26.886 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.745 ; 25.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.003 ; 25.993 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 26.176 ; 26.197 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.864 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.258 ; 11.973 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.970  ; 2.852  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.047  ; 2.929  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.058  ; 2.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.025  ; 2.907  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.025  ; 2.907  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.012  ; 2.894  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.979  ; 2.861  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.981  ; 2.863  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.021  ; 2.903  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.070  ; 4.640  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.970  ; 2.852  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.043  ; 2.925  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.013  ; 2.895  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.968  ; 2.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.972  ; 2.854  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.972  ; 2.854  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.982  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.982  ; 2.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.995  ; 2.877  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.979  ; 2.861  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.971  ; 2.853  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.991  ; 2.873  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.985  ; 2.867  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.996  ; 2.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.976  ; 2.858  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.002  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.992  ; 2.874  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.078  ; 4.648  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.984  ; 2.866  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.974  ; 2.856  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.986  ; 2.868  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.986  ; 2.868  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.968  ; 2.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.988  ; 2.870  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.991  ; 2.873  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.061  ; 2.943  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.989  ; 2.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.058  ; 2.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.057  ; 2.939  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.023  ; 2.905  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.033  ; 2.915  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.980  ; 2.862  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.980  ; 2.862  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.012  ; 2.894  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.006  ; 2.888  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.989  ; 2.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.051  ; 2.933  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.051  ; 2.933  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 4.782  ; 4.725  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 5.691  ; 5.612  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 6.498  ; 6.272  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 6.196  ; 5.984  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 5.384  ; 5.209  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 6.527  ; 6.294  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 4.782  ; 4.725  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 5.821  ; 5.775  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 5.262  ; 5.263  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 5.333  ; 5.250  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 6.402  ; 6.172  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 9.097  ; 8.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 7.980  ; 7.828  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 5.659  ; 5.671  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 6.046  ; 6.082  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 9.830  ; 9.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 8.676  ; 8.270  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.552  ; 5.539  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 7.060  ; 6.860  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 5.112  ; 5.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 4.294  ; 4.231  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.147  ; 6.094  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 7.140  ; 7.091  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.489  ; 5.440  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.077  ; 5.084  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.213  ; 6.132  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.712  ; 6.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.737  ; 5.596  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.790  ; 4.713  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 7.902  ; 7.522  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.159  ; 5.099  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 4.898  ; 4.853  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.178  ; 5.126  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 7.982  ; 7.748  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.253  ; 5.243  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.874  ; 5.757  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 7.008  ; 6.879  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.905  ; 5.741  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.791  ; 5.706  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.943  ; 5.809  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.602  ; 4.534  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.294  ; 4.231  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.097  ; 4.990  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 7.741  ; 7.328  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.232  ; 5.098  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.201  ; 5.182  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 4.983  ; 4.999  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.511  ; 5.475  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.342  ; 4.300  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.361  ; 5.246  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.605  ; 4.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.153  ; 5.054  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.748  ; 4.666  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 7.495  ; 7.331  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.368  ; 4.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.731  ; 5.773  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.731  ; 5.773  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 6.488  ; 6.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 7.326  ; 7.190  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.377  ; 5.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 3.576  ; 3.467  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 3.777  ; 3.646  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 3.576  ; 3.467  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 6.379  ; 6.316  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 5.315  ; 5.200  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.518  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 6.603  ; 6.501  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 7.162  ; 6.977  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.292  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.904 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.004 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 25.417 ; 25.434 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.152 ; 26.111 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 26.237 ; 26.151 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 28.878 ; 28.557 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.622 ; 25.632 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.038 ; 26.092 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.417 ; 25.450 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 28.776 ; 28.683 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.424 ; 25.434 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 30.319 ; 29.893 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 25.272 ; 25.259 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.170 ; 26.066 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.272 ; 25.259 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.262 ; 26.138 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.800 ; 26.621 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 27.288 ; 27.138 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.423 ; 25.460 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 26.413 ; 26.360 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 27.381 ; 27.244 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.539 ; 25.494 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 25.062 ; 25.069 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 26.029 ; 25.948 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 27.572 ; 27.464 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.098 ; 25.110 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 27.277 ; 27.175 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 27.818 ; 27.561 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.178 ; 26.153 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.062 ; 25.069 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.310 ; 25.296 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.477 ; 25.494 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.303 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                              ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.395  ; 3.242  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.395  ; 3.242  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.402  ; 3.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.394  ; 3.241  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.394  ; 3.241  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.401  ; 3.248  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.380  ; 3.227  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.486  ; 5.010  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.383  ; 3.230  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.383  ; 3.230  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.385  ; 3.232  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.379  ; 3.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.400  ; 3.247  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.377  ; 3.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.398  ; 3.245  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.396  ; 3.243  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.381  ; 3.228  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 12.163 ; 12.010 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 12.994 ; 12.841 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 13.266 ; 13.113 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 13.276 ; 13.123 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 13.260 ; 13.107 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 13.282 ; 13.129 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 12.925 ; 12.772 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 12.925 ; 12.772 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 12.163 ; 12.010 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 14.859 ; 14.383 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 12.965 ; 12.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 12.856 ; 12.703 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 12.856 ; 12.703 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 12.906 ; 12.753 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 13.133 ; 12.980 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 12.905 ; 12.752 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 12.511 ; 12.358 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 12.412 ; 12.259 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 12.670 ; 12.517 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 12.402 ; 12.249 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 12.527 ; 12.374 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 12.323 ; 12.170 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 12.649 ; 12.496 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 14.505 ; 14.029 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 12.323 ; 12.170 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 13.498 ; 13.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 13.197 ; 13.044 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 13.197 ; 13.044 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 13.276 ; 13.123 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 13.272 ; 13.119 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 13.272 ; 13.119 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 13.939 ; 13.786 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 13.939 ; 13.786 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 7.423  ; 7.270  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 7.251  ; 7.098  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 7.251  ; 7.098  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.857 ; 2.704 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.874 ; 2.721 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.874 ; 2.721 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.873 ; 2.720 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.857 ; 2.704 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.859 ; 2.706 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.859 ; 2.706 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.873 ; 2.720 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.864 ; 2.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.864 ; 2.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.880 ; 2.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.860 ; 2.707 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.965 ; 4.489 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.862 ; 2.709 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.862 ; 2.709 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.864 ; 2.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.864 ; 2.711 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.876 ; 2.723 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.876 ; 2.723 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.859 ; 2.706 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.879 ; 2.726 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.857 ; 2.704 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.876 ; 2.723 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.875 ; 2.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.861 ; 2.708 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.861 ; 2.708 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.861 ; 2.708 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.348 ; 6.195 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 7.146 ; 6.993 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 7.407 ; 7.254 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 7.417 ; 7.264 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 7.401 ; 7.248 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 7.423 ; 7.270 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 7.080 ; 6.927 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 7.080 ; 6.927 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.348 ; 6.195 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 9.021 ; 8.545 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 7.118 ; 6.965 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 7.013 ; 6.860 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 7.013 ; 6.860 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 7.061 ; 6.908 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 7.279 ; 7.126 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 7.060 ; 6.907 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 6.682 ; 6.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.587 ; 6.434 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.835 ; 6.682 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.577 ; 6.424 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.697 ; 6.544 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.502 ; 6.349 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.815 ; 6.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.680 ; 8.204 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.502 ; 6.349 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 7.630 ; 7.477 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 7.341 ; 7.188 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 7.341 ; 7.188 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 7.417 ; 7.264 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 7.413 ; 7.260 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 7.413 ; 7.260 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 8.053 ; 7.900 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 8.053 ; 7.900 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.453 ; 6.300 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 5.960 ; 5.807 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 5.960 ; 5.807 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.268     ; 3.421     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.268     ; 3.421     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.275     ; 3.428     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.267     ; 3.420     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.267     ; 3.420     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.274     ; 3.427     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.253     ; 3.406     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.036     ; 5.512     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.256     ; 3.409     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.256     ; 3.409     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.258     ; 3.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.252     ; 3.405     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.273     ; 3.426     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.250     ; 3.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.271     ; 3.424     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.269     ; 3.422     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.254     ; 3.407     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 11.878    ; 12.031    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 12.786    ; 12.939    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 13.054    ; 13.207    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 13.046    ; 13.199    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 13.034    ; 13.187    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 13.052    ; 13.205    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 12.660    ; 12.813    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 12.660    ; 12.813    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 11.878    ; 12.031    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 14.369    ; 14.845    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 12.783    ; 12.936    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 12.601    ; 12.754    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 12.601    ; 12.754    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 12.653    ; 12.806    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 12.856    ; 13.009    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 12.653    ; 12.806    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 12.356    ; 12.509    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 12.208    ; 12.361    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 12.465    ; 12.618    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 12.196    ; 12.349    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 12.267    ; 12.420    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 12.071    ; 12.224    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 12.428    ; 12.581    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 13.975    ; 14.451    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 12.071    ; 12.224    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 13.134    ; 13.287    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 12.849    ; 13.002    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 12.849    ; 13.002    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 12.920    ; 13.073    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 12.945    ; 13.098    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 12.945    ; 13.098    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 13.611    ; 13.764    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 13.611    ; 13.764    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 7.270     ; 7.423     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 7.152     ; 7.305     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 7.152     ; 7.305     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.745     ; 2.898     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.745     ; 2.898     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.744     ; 2.897     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.744     ; 2.897     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.751     ; 2.904     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.731     ; 2.884     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.513     ; 4.989     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.733     ; 2.886     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.733     ; 2.886     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.735     ; 2.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.750     ; 2.903     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.728     ; 2.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.747     ; 2.900     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.746     ; 2.899     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.732     ; 2.885     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.106     ; 6.259     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.977     ; 7.130     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 7.234     ; 7.387     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 7.226     ; 7.379     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 7.215     ; 7.368     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 7.232     ; 7.385     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.856     ; 7.009     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.856     ; 7.009     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.106     ; 6.259     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 8.569     ; 9.045     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 6.975     ; 7.128     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 6.800     ; 6.953     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 6.800     ; 6.953     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 6.850     ; 7.003     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 7.045     ; 7.198     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 6.850     ; 7.003     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 6.565     ; 6.718     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.422     ; 6.575     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.669     ; 6.822     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.410     ; 6.563     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.478     ; 6.631     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.291     ; 6.444     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.633     ; 6.786     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 8.190     ; 8.666     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.291     ; 6.444     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 7.311     ; 7.464     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 7.037     ; 7.190     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 7.037     ; 7.190     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 7.105     ; 7.258     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 7.130     ; 7.283     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 7.130     ; 7.283     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.769     ; 7.922     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.769     ; 7.922     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.287     ; 6.440     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 5.894     ; 6.047     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 5.894     ; 6.047     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.241 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.241                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.125       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.116       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.242                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.126       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.116       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.761                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.124       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 18.748       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.889       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.813                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 18.781       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.907       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 55.940                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.121       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 18.755       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.064       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.340                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.002       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.122       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.216       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.361                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.123       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 18.952       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.286       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.366                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.120       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 18.969       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.277       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.548                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.123       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 18.994       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.431       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.218                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.125       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 18.979       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.114       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.393                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.943       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 37.207       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.243       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.524                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.123       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.158       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.243       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.557                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.801       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.630       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.126       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.599                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.766       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.590       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.243       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.700                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.771       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 37.803       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.126       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.816                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.123       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 37.450       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.243       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.050                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.952       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.972       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.126       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.194                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.948       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.120       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.126       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 197.044                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.126       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.918       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 197.440                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.127       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.313       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; 84.18 MHz  ; 84.18 MHz       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;                                                               ;
; 104.95 MHz ; 104.95 MHz      ; altera_reserved_tck                                                   ;                                                               ;
; 167.67 MHz ; 167.67 MHz      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;                                                               ;
; 274.27 MHz ; 250.0 MHz       ; CLOCK_50                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.760  ; 0.000         ;
; CLOCK_50                                                              ; 16.354 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 34.036 ; 0.000         ;
; altera_reserved_tck                                                   ; 45.236 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.319 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.343 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.346 ; 0.000         ;
; CLOCK_50                                                              ; 0.371 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.033  ; 0.000         ;
; altera_reserved_tck                                                   ; 47.512 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 0.908 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.378 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.610  ; 0.000         ;
; CLOCK_50                                                              ; 9.625  ; 0.000         ;
; CLOCK2_50                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.630 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.748 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.760 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 3.036      ;
; 6.779 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 3.017      ;
; 6.804 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 2.994      ;
; 6.834 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.962      ;
; 6.884 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.912      ;
; 6.918 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.878      ;
; 7.138 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.658      ;
; 7.168 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.628      ;
; 7.286 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[3]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 2.512      ;
; 7.289 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 2.509      ;
; 7.309 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 2.489      ;
; 7.341 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.200     ; 2.458      ;
; 7.365 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.431      ;
; 7.396 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.400      ;
; 7.398 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.200     ; 2.401      ;
; 7.406 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.390      ;
; 7.408 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.388      ;
; 7.410 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.386      ;
; 7.420 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.376      ;
; 7.424 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.372      ;
; 7.428 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.368      ;
; 7.428 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.368      ;
; 7.433 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.363      ;
; 7.442 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.355      ;
; 7.455 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.342      ;
; 7.500 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[10]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.297      ;
; 7.514 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 2.284      ;
; 7.523 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.273      ;
; 7.529 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.268      ;
; 7.535 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.261      ;
; 7.540 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.256      ;
; 7.550 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.246      ;
; 7.550 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[8]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 2.248      ;
; 7.558 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.239      ;
; 7.570 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.226      ;
; 7.582 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.214      ;
; 7.590 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.207      ;
; 7.596 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[15]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.201      ;
; 7.619 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.177      ;
; 7.642 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 2.156      ;
; 7.687 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.110      ;
; 7.687 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.110      ;
; 7.688 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.109      ;
; 7.694 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 2.104      ;
; 7.706 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.091      ;
; 7.711 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[23]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.085      ;
; 7.712 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[10]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 2.085      ;
; 7.714 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[16]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 2.084      ;
; 7.730 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.066      ;
; 7.737 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.059      ;
; 7.751 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19] ; nios_system:u0|nios_system_CPU:cpu|A_rot[19]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.042      ; 2.290      ;
; 7.757 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 2.039      ;
; 7.763 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[16]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 2.035      ;
; 7.767 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19] ; nios_system:u0|nios_system_CPU:cpu|A_rot[3]         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.042      ; 2.274      ;
; 7.791 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 2.007      ;
; 7.796 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 2.002      ;
; 7.800 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[13]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.997      ;
; 7.808 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[24]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.989      ;
; 7.810 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 1.988      ;
; 7.847 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 1.951      ;
; 7.847 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[18]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.950      ;
; 7.848 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.949      ;
; 7.849 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.948      ;
; 7.849 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.948      ;
; 7.852 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.945      ;
; 7.854 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.943      ;
; 7.860 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[23]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.936      ;
; 7.861 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.935      ;
; 7.883 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.913      ;
; 7.884 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.912      ;
; 7.899 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.898      ;
; 7.906 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[24]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.891      ;
; 7.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.875      ;
; 7.928 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 1.870      ;
; 7.951 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[3]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 1.847      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.952 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 1.844      ;
; 7.959 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 1.839      ;
; 7.959 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.838      ;
; 7.960 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 1.838      ;
; 7.960 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[15]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.837      ;
; 7.965 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.832      ;
; 7.970 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.827      ;
; 7.970 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.827      ;
; 7.970 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.827      ;
; 7.970 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 1.827      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.354 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.562      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.562      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.562      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.562      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.562      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.562      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.562      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.562      ;
; 16.354 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.562      ;
; 16.378 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.538      ;
; 16.378 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.538      ;
; 16.378 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.538      ;
; 16.378 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.538      ;
; 16.378 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.538      ;
; 16.378 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.538      ;
; 16.378 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.538      ;
; 16.378 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.538      ;
; 16.378 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.538      ;
; 16.508 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.408      ;
; 16.508 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.408      ;
; 16.508 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.408      ;
; 16.508 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.408      ;
; 16.508 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.408      ;
; 16.508 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.408      ;
; 16.508 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.408      ;
; 16.508 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.408      ;
; 16.508 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.408      ;
; 16.617 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 2.132      ;
; 16.637 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.282      ;
; 16.637 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.282      ;
; 16.637 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.282      ;
; 16.637 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.282      ;
; 16.637 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.282      ;
; 16.637 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.282      ;
; 16.637 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.282      ;
; 16.637 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.282      ;
; 16.637 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.282      ;
; 16.638 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.278      ;
; 16.638 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.278      ;
; 16.638 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.278      ;
; 16.638 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.278      ;
; 16.638 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.278      ;
; 16.638 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.278      ;
; 16.638 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.278      ;
; 16.638 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.278      ;
; 16.638 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.278      ;
; 16.658 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.253     ; 2.088      ;
; 16.658 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.258      ;
; 16.658 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.258      ;
; 16.658 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.258      ;
; 16.658 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.258      ;
; 16.658 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.258      ;
; 16.658 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.258      ;
; 16.658 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.258      ;
; 16.658 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.258      ;
; 16.658 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.258      ;
; 16.661 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.258      ;
; 16.661 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.258      ;
; 16.661 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.258      ;
; 16.661 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.258      ;
; 16.661 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.258      ;
; 16.661 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.258      ;
; 16.661 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.258      ;
; 16.661 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.258      ;
; 16.661 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.258      ;
; 16.699 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.214      ;
; 16.699 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.214      ;
; 16.699 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.214      ;
; 16.699 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.214      ;
; 16.699 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.214      ;
; 16.699 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.214      ;
; 16.699 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.214      ;
; 16.699 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.214      ;
; 16.699 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.214      ;
; 16.776 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 1.973      ;
; 16.778 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 1.971      ;
; 16.782 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 1.967      ;
; 16.791 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.128      ;
; 16.791 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.128      ;
; 16.791 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.128      ;
; 16.791 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.128      ;
; 16.791 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.128      ;
; 16.791 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.128      ;
; 16.791 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.128      ;
; 16.791 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.128      ;
; 16.791 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.128      ;
; 16.800 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.250     ; 1.949      ;
; 16.818 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.098      ;
; 16.818 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.098      ;
; 16.818 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.098      ;
; 16.818 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.098      ;
; 16.818 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.098      ;
; 16.818 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.098      ;
; 16.818 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.098      ;
; 16.818 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.098      ;
; 16.818 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.098      ;
; 16.820 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.096      ;
; 16.820 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.096      ;
; 16.820 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.096      ;
; 16.820 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.096      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 34.036 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.621      ;
; 34.049 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.607      ;
; 34.181 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.475      ;
; 34.199 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.458      ;
; 34.251 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.406      ;
; 34.449 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.207      ;
; 34.449 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.207      ;
; 34.449 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.207      ;
; 34.449 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.207      ;
; 34.449 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.207      ;
; 34.449 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.207      ;
; 34.449 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.207      ;
; 34.449 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.207      ;
; 34.449 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.207      ;
; 34.449 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.207      ;
; 34.542 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.114      ;
; 34.542 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.114      ;
; 34.544 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.112      ;
; 34.548 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 5.108      ;
; 34.606 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.347      ;
; 34.712 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.944      ;
; 34.860 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 4.796      ;
; 34.933 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 4.722      ;
; 35.400 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.265      ;
; 35.416 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.249      ;
; 35.424 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.241      ;
; 35.427 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.238      ;
; 35.443 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.222      ;
; 35.614 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 4.052      ;
; 35.663 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 4.003      ;
; 35.680 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.236      ;
; 35.680 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.236      ;
; 35.680 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.236      ;
; 35.680 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.236      ;
; 35.680 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.236      ;
; 35.680 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.236      ;
; 35.680 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.236      ;
; 35.680 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.236      ;
; 35.680 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.236      ;
; 35.680 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.236      ;
; 35.686 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 3.980      ;
; 35.759 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 3.907      ;
; 35.782 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 3.884      ;
; 35.789 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 3.877      ;
; 35.804 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 3.861      ;
; 35.857 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.059      ;
; 35.857 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.059      ;
; 35.857 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.059      ;
; 35.857 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.059      ;
; 35.857 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.059      ;
; 35.857 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.059      ;
; 35.857 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.059      ;
; 35.857 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.059      ;
; 35.857 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.059      ;
; 35.857 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.059      ;
; 35.859 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 3.807      ;
; 35.868 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.048      ;
; 35.868 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.048      ;
; 35.868 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.048      ;
; 35.868 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.048      ;
; 35.868 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.048      ;
; 35.868 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.048      ;
; 35.868 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.048      ;
; 35.868 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.048      ;
; 35.868 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.048      ;
; 35.868 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.048      ;
; 35.879 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 3.787      ;
; 35.885 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 3.781      ;
; 35.896 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 3.770      ;
; 35.904 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 3.761      ;
; 35.913 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 3.752      ;
; 35.914 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 3.751      ;
; 35.952 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 3.714      ;
; 35.959 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 3.707      ;
; 36.003 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.333     ; 3.663      ;
; 36.045 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.871      ;
; 36.045 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.871      ;
; 36.045 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.871      ;
; 36.045 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.871      ;
; 36.045 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.871      ;
; 36.045 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.871      ;
; 36.045 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.871      ;
; 36.045 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.871      ;
; 36.045 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.871      ;
; 36.045 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.871      ;
; 36.112 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.804      ;
; 36.215 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 3.450      ;
; 36.216 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 3.449      ;
; 36.398 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.111     ; 3.490      ;
; 36.406 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.111     ; 3.482      ;
; 36.413 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.111     ; 3.475      ;
; 36.416 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.111     ; 3.472      ;
; 36.439 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.477      ;
; 36.499 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.111     ; 3.389      ;
; 36.586 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.111     ; 3.302      ;
; 36.594 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.111     ; 3.294      ;
; 36.617 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.299      ;
; 36.621 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.111     ; 3.267      ;
; 36.657 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.259      ;
; 36.657 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 3.259      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.236 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.093     ; 4.670      ;
; 45.389 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 4.511      ;
; 45.635 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.097     ; 4.267      ;
; 45.912 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.097     ; 3.990      ;
; 46.055 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.059     ; 3.885      ;
; 46.532 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.097     ; 3.370      ;
; 46.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.101     ; 3.341      ;
; 46.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 3.250      ;
; 46.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 3.135      ;
; 46.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.064     ; 2.982      ;
; 47.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.101     ; 2.837      ;
; 47.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 2.867      ;
; 47.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.808      ;
; 47.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.721      ;
; 47.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.101     ; 2.486      ;
; 47.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 2.421      ;
; 47.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 2.423      ;
; 47.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 2.324      ;
; 47.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 2.319      ;
; 47.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 1.942      ;
; 48.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 1.910      ;
; 48.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 1.866      ;
; 48.883 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 1.040      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.604      ;
; 94.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.488      ;
; 94.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.488      ;
; 94.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.370      ;
; 94.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.354      ;
; 94.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.354      ;
; 94.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.188      ;
; 95.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.820      ;
; 95.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.803      ;
; 95.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.807      ;
; 95.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.782      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.766      ;
; 95.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.719      ;
; 95.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.719      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.704      ;
; 95.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.717      ;
; 95.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.717      ;
; 95.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.669      ;
; 95.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.672      ;
; 95.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.629      ;
; 95.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.632      ;
; 95.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.632      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.599      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.599      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.599      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.599      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.599      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.599      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.599      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.599      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.599      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.599      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.599      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.599      ;
; 95.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.599      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.319 ; nios_system:u0|nios_system_CPU:cpu|i_readdata_d1[19]                                                                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_2od1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.927      ;
; 0.319 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[20]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.925      ;
; 0.320 ; nios_system:u0|nios_system_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_6ih1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.910      ;
; 0.331 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[31]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.946      ;
; 0.331 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[17]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.937      ;
; 0.332 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[15]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.947      ;
; 0.334 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_6ih1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.933      ;
; 0.335 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.934      ;
; 0.335 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_6ih1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.934      ;
; 0.336 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                                             ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.937      ;
; 0.340 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[13]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.955      ;
; 0.340 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[4]                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.943      ;
; 0.342 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[1]                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.950      ;
; 0.343 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                                             ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.944      ;
; 0.344 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                  ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY     ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END             ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN                ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                   ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                                       ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                                            ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                                ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                                             ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED   ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                              ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                  ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                  ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                  ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                              ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                    ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE      ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                          ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55        ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                            ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_UPDATE_AUX_SR                                                                                                        ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_UPDATE_AUX_SR                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                        ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                      ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE    ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_COMMAND                                                                                                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_COMMAND                                                                                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_RESPONSE                                                                                                        ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_RESPONSE                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                        ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                 ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                 ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_active                                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[2]                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                    ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                      ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[11]                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.962      ;
; 0.345 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                  ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                          ; nios_system:u0|nios_system_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                          ; nios_system:u0|nios_system_CPU:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                          ; nios_system:u0|nios_system_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|d_read~reg0                                                                                                                                                                                  ; nios_system:u0|nios_system_CPU:cpu|d_read~reg0                                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                    ; nios_system:u0|nios_system_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                    ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                     ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                           ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                    ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                     ; nios_system:u0|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.000                                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                                          ; nios_system:u0|nios_system_sdram_0:sdram_0|i_state.000                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                                           ; nios_system:u0|nios_system_sdram_0:sdram_0|i_next.101                                                                                                                                                                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.343 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.364 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.618      ;
; 0.364 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.618      ;
; 0.369 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.623      ;
; 0.380 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.633      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.636      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.636      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.636      ;
; 0.382 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.636      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.636      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.636      ;
; 0.383 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.636      ;
; 0.384 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.637      ;
; 0.403 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.657      ;
; 0.410 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.664      ;
; 0.411 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.665      ;
; 0.414 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.668      ;
; 0.500 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.753      ;
; 0.505 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.759      ;
; 0.517 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.771      ;
; 0.537 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.791      ;
; 0.538 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.792      ;
; 0.539 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.793      ;
; 0.540 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.540 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.794      ;
; 0.541 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.795      ;
; 0.541 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.795      ;
; 0.542 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.550 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.804      ;
; 0.553 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.807      ;
; 0.572 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.826      ;
; 0.573 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.827      ;
; 0.575 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.829      ;
; 0.576 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.830      ;
; 0.580 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.834      ;
; 0.581 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.835      ;
; 0.582 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.836      ;
; 0.582 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.836      ;
; 0.585 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.839      ;
; 0.585 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.839      ;
; 0.590 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.844      ;
; 0.593 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.847      ;
; 0.594 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.848      ;
; 0.595 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.849      ;
; 0.595 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.849      ;
; 0.595 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.849      ;
; 0.596 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.850      ;
; 0.597 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.851      ;
; 0.598 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.852      ;
; 0.600 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.854      ;
; 0.600 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.854      ;
; 0.602 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.856      ;
; 0.603 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.857      ;
; 0.607 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.861      ;
; 0.610 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.864      ;
; 0.611 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.865      ;
; 0.612 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.866      ;
; 0.613 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.343      ; 1.157      ;
; 0.618 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.871      ;
; 0.631 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.885      ;
; 0.634 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.888      ;
; 0.644 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.898      ;
; 0.652 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.905      ;
; 0.653 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.906      ;
; 0.653 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.906      ;
; 0.653 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.906      ;
; 0.676 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.929      ;
; 0.698 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.952      ;
; 0.709 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.963      ;
; 0.722 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.976      ;
; 0.727 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.981      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.346 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.350 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.597      ;
; 0.357 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.358 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.369 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.618      ;
; 0.370 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.619      ;
; 0.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.620      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.625      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.625      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.625      ;
; 0.383 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.633      ;
; 0.384 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.634      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.386 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.387 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.636      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.636      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.637      ;
; 0.389 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.390 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.640      ;
; 0.390 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.640      ;
; 0.391 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.642      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.641      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.641      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.642      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.643      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.643      ;
; 0.398 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.648      ;
; 0.404 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.404 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.653      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.654      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.654      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.654      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.654      ;
; 0.405 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.654      ;
; 0.405 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.656      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.654      ;
; 0.406 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.655      ;
; 0.406 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.655      ;
; 0.406 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.656      ;
; 0.406 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.655      ;
; 0.406 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.657      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.655      ;
; 0.407 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.657      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.656      ;
; 0.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.659      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.661      ;
; 0.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.670      ;
; 0.436 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.686      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.688      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.688      ;
; 0.500 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.751      ;
; 0.500 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.751      ;
; 0.501 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.752      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.751      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.752      ;
; 0.503 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.754      ;
; 0.504 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.754      ;
; 0.504 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.755      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.754      ;
; 0.505 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.755      ;
; 0.505 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.755      ;
; 0.512 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.763      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.765      ;
; 0.513 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.764      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.371 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.625      ;
; 0.387 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.580 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.834      ;
; 0.580 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.834      ;
; 0.581 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.835      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.836      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.840      ;
; 0.592 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.846      ;
; 0.593 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.847      ;
; 0.593 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.847      ;
; 0.594 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.848      ;
; 0.595 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.849      ;
; 0.596 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.850      ;
; 0.599 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.853      ;
; 0.600 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.854      ;
; 0.601 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.855      ;
; 0.605 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.859      ;
; 0.867 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.121      ;
; 0.868 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.122      ;
; 0.868 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.122      ;
; 0.869 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.123      ;
; 0.870 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.124      ;
; 0.870 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.124      ;
; 0.872 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.126      ;
; 0.874 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.128      ;
; 0.877 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.134      ;
; 0.879 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.133      ;
; 0.879 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.133      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.881 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.135      ;
; 0.882 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.136      ;
; 0.883 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.137      ;
; 0.884 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.138      ;
; 0.886 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.140      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.142      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.142      ;
; 0.888 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.145      ;
; 0.892 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.146      ;
; 0.895 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.149      ;
; 0.899 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.153      ;
; 0.966 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.220      ;
; 0.967 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.221      ;
; 0.968 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.222      ;
; 0.976 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.230      ;
; 0.977 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.231      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.232      ;
; 0.978 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.232      ;
; 0.979 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.233      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.234      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.234      ;
; 0.980 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.234      ;
; 0.981 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.235      ;
; 0.982 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.239      ;
; 0.982 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.236      ;
; 0.987 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.241      ;
; 0.987 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.244      ;
; 0.989 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.243      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.991 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.245      ;
; 0.992 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.246      ;
; 0.993 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.250      ;
; 0.993 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.247      ;
; 0.994 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.248      ;
; 0.995 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.252      ;
; 0.998 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.252      ;
; 0.998 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.255      ;
; 1.002 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.256      ;
; 1.005 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.259      ;
; 1.006 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.263      ;
; 1.076 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.330      ;
; 1.077 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.331      ;
; 1.078 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.332      ;
; 1.087 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.341      ;
; 1.088 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.342      ;
; 1.088 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.342      ;
; 1.090 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.344      ;
; 1.090 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.344      ;
; 1.091 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.345      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.349      ;
; 1.092 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.346      ;
; 1.094 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.351      ;
; 1.097 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.354      ;
; 1.098 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.355      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.355      ;
; 1.101 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.355      ;
; 1.102 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.356      ;
; 1.103 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.360      ;
; 1.103 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.357      ;
; 1.104 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.358      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.362      ;
; 1.105 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.362      ;
; 1.108 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.365      ;
; 1.109 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.366      ;
; 1.115 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.369      ;
; 1.116 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.373      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 5.826      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 5.826      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 5.826      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 5.826      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 5.826      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 5.826      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 5.826      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 5.826      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 4.033  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 5.825      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[16]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[17]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[18]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[19]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[20]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[21]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[22]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[23]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[24]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[25]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[26]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[27]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[28]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[29]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[30]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[31]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.941      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT15 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT1  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
; 13.681 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT2  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.942      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.402      ;
; 47.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 2.402      ;
; 48.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 1.304      ;
; 96.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 96.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 96.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 96.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 96.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 96.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 96.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 96.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 96.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.257      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.671      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.671      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.671      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.671      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.671      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.671      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.671      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.671      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.671      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.671      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.671      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.671      ;
; 97.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.647      ;
; 97.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.647      ;
; 97.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.647      ;
; 97.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.647      ;
; 97.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.647      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.370      ;
; 97.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.352      ;
; 97.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.200      ;
; 97.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.200      ;
; 97.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.200      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.174      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.174      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.174      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.174      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.174      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.174      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.174      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.174      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.174      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.174      ;
; 97.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.143      ;
; 97.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.143      ;
; 97.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.143      ;
; 97.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.143      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.162      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.126      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.126      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.126      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.126      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.126      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.126      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.126      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.126      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.126      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.929      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.929      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.929      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.929      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.929      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.929      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.929      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.929      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.929      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.929      ;
; 98.051 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.869      ;
; 98.051 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.869      ;
; 98.051 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.869      ;
; 98.051 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.869      ;
; 98.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.746      ;
; 98.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.746      ;
; 98.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.746      ;
; 98.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.746      ;
; 98.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.746      ;
; 98.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.746      ;
; 98.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.746      ;
; 98.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.746      ;
; 98.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.746      ;
; 98.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.746      ;
; 98.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.711      ;
; 98.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.711      ;
; 98.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.409      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.158      ;
; 0.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.158      ;
; 0.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.158      ;
; 0.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.158      ;
; 0.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.158      ;
; 0.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.158      ;
; 0.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.158      ;
; 0.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.158      ;
; 0.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.158      ;
; 0.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.181      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.322      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.322      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.317      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.322      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.322      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.322      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.317      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.317      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.317      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.317      ;
; 1.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.581      ;
; 1.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.581      ;
; 1.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.630      ;
; 1.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.630      ;
; 1.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.630      ;
; 1.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.630      ;
; 1.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.630      ;
; 1.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.630      ;
; 1.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.630      ;
; 1.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.630      ;
; 1.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.630      ;
; 1.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.630      ;
; 1.524 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.774      ;
; 1.524 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.774      ;
; 1.524 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.774      ;
; 1.524 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.774      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.844      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.844      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.844      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.844      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.844      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.844      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.844      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.844      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.844      ;
; 1.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.844      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.006      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.006      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.006      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.006      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.006      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.006      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.006      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.006      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.006      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.017      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.017      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.017      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.017      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.050      ;
; 1.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.050      ;
; 1.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.078      ;
; 1.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.078      ;
; 1.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.078      ;
; 1.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.150      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.219      ;
; 2.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.427      ;
; 2.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.427      ;
; 2.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.427      ;
; 2.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.427      ;
; 2.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.427      ;
; 2.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.467      ;
; 2.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.467      ;
; 2.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.467      ;
; 2.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.467      ;
; 2.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.467      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.378 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_005|locked[1]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.629      ;
; 1.378 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_005|prev_request[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.629      ;
; 1.378 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.629      ;
; 1.378 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.629      ;
; 1.604 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.860      ;
; 1.604 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.860      ;
; 1.604 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.860      ;
; 1.604 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.860      ;
; 1.604 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.860      ;
; 1.604 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.860      ;
; 1.604 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.860      ;
; 1.604 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.860      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.619 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.884      ;
; 1.625 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.893      ;
; 1.625 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.893      ;
; 1.625 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.893      ;
; 1.625 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.893      ;
; 1.657 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.917      ;
; 1.657 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator|read_latency_shift_reg[0]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.917      ;
; 1.657 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.917      ;
; 1.657 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.917      ;
; 1.657 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.917      ;
; 1.739 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.998      ;
; 1.748 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.004      ;
; 1.748 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.004      ;
; 1.748 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.004      ;
; 1.748 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.004      ;
; 1.748 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.004      ;
; 1.748 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.004      ;
; 1.754 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[2]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.017      ;
; 1.764 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.035      ;
; 1.764 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.035      ;
; 1.764 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.035      ;
; 1.764 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.035      ;
; 1.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.034      ;
; 1.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[2]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.034      ;
; 1.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.034      ;
; 1.770 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[0]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.034      ;
; 1.777 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.062      ;
; 1.777 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.062      ;
; 1.777 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.062      ;
; 1.777 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.062      ;
; 1.777 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.062      ;
; 1.777 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.062      ;
; 1.781 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.039      ;
; 1.801 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.053      ;
; 1.801 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.053      ;
; 1.801 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.053      ;
; 1.801 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.053      ;
; 1.801 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.053      ;
; 1.801 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.053      ;
; 1.801 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.053      ;
; 1.827 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.098      ;
; 1.827 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.098      ;
; 1.827 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.098      ;
; 1.827 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.098      ;
; 1.827 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.098      ;
; 1.827 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.098      ;
; 1.827 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.098      ;
; 1.827 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[16]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.098      ;
; 1.827 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.098      ;
; 1.827 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.098      ;
; 1.827 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.098      ;
; 1.899 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.144      ;
; 1.899 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.144      ;
; 1.899 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.144      ;
; 1.899 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.144      ;
; 1.899 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[3]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.144      ;
; 1.994 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.254      ;
; 1.994 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[3]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.254      ;
; 1.994 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[3]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.254      ;
; 2.067 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[4]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 2.342      ;
; 2.086 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[5]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.360      ;
; 2.086 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.360      ;
; 2.119 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.358      ;
; 2.119 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.358      ;
; 2.119 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.358      ;
; 2.119 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.358      ;
; 2.241 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.510      ;
; 2.241 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.510      ;
; 2.284 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.552      ;
; 2.284 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.552      ;
; 2.284 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.552      ;
; 4.961 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|W_wr_data[1]                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.142      ; 5.274      ;
; 4.961 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_shift_rot_result[17]                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.142      ; 5.274      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                      ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                     ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                     ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                     ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                     ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                     ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                     ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                      ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                      ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                      ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                      ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                      ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                      ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                      ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                      ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                      ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                         ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                        ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                        ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                        ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                        ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                        ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                        ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                         ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                         ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                         ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                         ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                         ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                         ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                         ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                         ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                         ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3           ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT1  ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT10 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT11 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT12 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT13 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT14 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT15 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT16 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT17 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT18 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT19 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT2  ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT20 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT21 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT22 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT23 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT24 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT25 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT26 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT27 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT28 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT29 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT3  ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT30 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT31 ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT4  ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT5  ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT6  ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT7  ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT8  ;
; 9.610 ; 9.940        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_19u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT9  ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[16]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[17]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[18]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[19]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[20]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[21]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[22]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[23]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[24]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[25]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[26]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[27]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[28]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[29]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[30]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[31]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]                                                                                                                                                      ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[10]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[11]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[12]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[13]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[14]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[15]                                                                                                                                                     ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]                                                                                                                                                      ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]                                                                                                                                                      ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]                                                                                                                                                      ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]                                                                                                                                                      ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]                                                                                                                                                      ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]                                                                                                                                                      ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]                                                                                                                                                      ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]                                                                                                                                                      ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[9]                                                                                                                                                      ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3           ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT1  ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT10 ;
; 9.611 ; 9.941        ; 0.330          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_39u2:auto_generated|ded_mult_e091:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.625  ; 9.811        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 9.771  ; 9.771        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.771  ; 9.957        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.772  ; 9.958        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.819  ; 10.037       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 9.919  ; 9.919        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 9.971  ; 10.189       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 10.077 ; 10.077       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 10.171 ; 10.171       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 10.171 ; 10.171       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 10.176 ; 10.176       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.227 ; 10.227       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 17.500 ; 20.000       ; 2.500          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ;
; 19.630 ; 19.848       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.631 ; 19.849       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ;
; 19.632 ; 19.850       ; 0.218          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                       ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                       ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                      ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                       ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                       ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                       ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                       ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                       ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                       ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                    ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                               ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                               ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                               ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                               ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                          ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                          ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                          ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                          ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                          ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                          ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                               ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                               ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                       ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                       ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                       ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                       ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                            ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                         ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                         ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                         ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                         ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                    ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                    ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                    ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                    ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                    ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                    ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                    ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                    ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                    ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                    ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                             ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                               ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                   ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                       ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                 ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                 ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                                 ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                              ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                              ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                              ;
; 49.751 ; 49.969       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                               ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                   ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                      ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                      ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                      ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                      ;
; 49.752 ; 49.970       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.965 ; 2.011 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 5.064 ; 5.021 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.253 ; 1.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.191 ; 1.364 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.191 ; 1.364 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.154 ; 1.327 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.154 ; 1.327 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.164 ; 1.337 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.174 ; 1.347 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.184 ; 1.357 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.164 ; 1.337 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.208 ; 1.381 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.196 ; 1.369 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.216 ; 1.389 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.182 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.209 ; 1.382 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.189 ; 1.362 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.184 ; 1.357 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.214 ; 1.387 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.202 ; 1.375 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.192 ; 1.365 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.199 ; 1.372 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.199 ; 1.372 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.158 ; 1.331 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.178 ; 1.351 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.216 ; 1.389 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.246 ; 1.419 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.218 ; 1.391 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.248 ; 1.421 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.250 ; 1.423 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.243 ; 1.416 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.243 ; 1.416 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.253 ; 1.426 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 5.923 ; 6.352 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.719 ; 6.172 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 5.923 ; 6.352 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.686 ; 6.129 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.333 ; 5.768 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.629 ; 6.065 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 5.541 ; 5.969 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.588 ; 5.984 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.949 ; 5.368 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 5.215 ; 5.635 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 4.935 ; 5.361 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.599 ; 6.012 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.463 ; 5.850 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 5.567 ; 5.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.297 ; 5.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.535 ; 5.921 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 5.535 ; 5.929 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 4.687 ; 5.038 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.006 ; 5.443 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 4.794 ; 5.174 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.841 ; 5.246 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.536 ; 4.936 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.053 ; 5.433 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 4.550 ; 4.956 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.533 ; 4.935 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 4.863 ; 5.262 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.134 ; 5.548 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.098 ; 5.494 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.718 ; 5.064 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 4.679 ; 5.022 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.526 ; 4.921 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.491 ; 4.875 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.831 ; 5.197 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 8.806 ; 9.300 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.642 ; 6.024 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.642 ; 6.024 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.764  ; 0.710  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.083  ; 0.028  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.540 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.550 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.560 ; -0.732 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.570 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.550 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.577 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.595 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.582 ; -0.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.602 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.567 ; -0.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.595 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.575 ; -0.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.570 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.601 ; -0.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.578 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.588 ; -0.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.578 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.585 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.585 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.544 ; -0.716 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.564 ; -0.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.602 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.631 ; -0.803 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.605 ; -0.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.634 ; -0.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.636 ; -0.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.630 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.630 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.640 ; -0.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -3.713 ; -4.088 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -4.888 ; -5.330 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -5.081 ; -5.501 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -4.856 ; -5.288 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -4.519 ; -4.943 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -4.803 ; -5.228 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -4.717 ; -5.135 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -4.762 ; -5.149 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -4.149 ; -4.559 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -4.403 ; -4.813 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -4.136 ; -4.553 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -4.773 ; -5.176 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -4.641 ; -5.020 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -4.741 ; -5.153 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -4.485 ; -4.900 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -4.711 ; -5.088 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -4.713 ; -5.098 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -3.900 ; -4.245 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -4.205 ; -4.631 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -4.001 ; -4.373 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -4.045 ; -4.441 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -3.755 ; -4.146 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -4.250 ; -4.622 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -3.767 ; -4.164 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -3.750 ; -4.144 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -4.065 ; -4.456 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -4.324 ; -4.729 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -4.293 ; -4.680 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -3.927 ; -4.267 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -3.890 ; -4.226 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -3.744 ; -4.131 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -3.713 ; -4.088 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -4.037 ; -4.397 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -3.737 ; -4.104 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -4.797 ; -5.163 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -4.797 ; -5.163 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.230 ; 12.652 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.060  ; 4.609  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.302  ; 3.194  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.314  ; 3.206  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.281  ; 3.173  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.281  ; 3.173  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.236  ; 3.128  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.276  ; 3.168  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.060  ; 4.609  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.226  ; 3.118  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.298  ; 3.190  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.069  ; 4.618  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.228  ; 3.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.228  ; 3.120  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.238  ; 3.130  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.248  ; 3.140  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.238  ; 3.130  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.251  ; 3.143  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.226  ; 3.118  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.246  ; 3.138  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.241  ; 3.133  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.253  ; 3.145  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.233  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.258  ; 3.150  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.247  ; 3.139  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.069  ; 4.618  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.240  ; 3.132  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.230  ; 3.122  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.224  ; 3.116  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.244  ; 3.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.246  ; 3.138  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.317  ; 3.209  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.314  ; 3.206  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.312  ; 3.204  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.278  ; 3.170  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.288  ; 3.180  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.236  ; 3.128  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.268  ; 3.160  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.262  ; 3.154  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.243  ; 3.135  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.306  ; 3.198  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.306  ; 3.198  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 9.968  ; 9.322  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 5.955  ; 5.761  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 6.729  ; 6.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 6.444  ; 6.130  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 5.654  ; 5.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 6.764  ; 6.416  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 5.069  ; 4.931  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 6.086  ; 5.922  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 5.537  ; 5.444  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 5.600  ; 5.423  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 6.642  ; 6.291  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 9.048  ; 8.322  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 8.176  ; 7.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 5.924  ; 5.831  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 6.300  ; 6.212  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 9.968  ; 9.322  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 8.648  ; 8.067  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.818  ; 5.695  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 7.276  ; 6.955  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 5.394  ; 5.333  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 8.151  ; 7.809  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.397  ; 6.226  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 7.361  ; 7.144  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.766  ; 5.600  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.353  ; 5.283  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.458  ; 6.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.954  ; 6.682  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.000  ; 5.747  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.087  ; 4.930  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 7.895  ; 7.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.438  ; 5.291  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.190  ; 5.062  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.458  ; 5.313  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 8.151  ; 7.809  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.543  ; 5.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 6.144  ; 5.901  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 7.239  ; 6.954  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 6.173  ; 5.903  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 6.046  ; 5.871  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 6.211  ; 5.966  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.893  ; 4.770  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.591  ; 4.485  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.369  ; 5.183  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 7.745  ; 7.198  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.507  ; 5.298  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.484  ; 5.362  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.271  ; 5.192  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.769  ; 5.640  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.644  ; 4.547  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.637  ; 5.438  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.902  ; 4.762  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.433  ; 5.247  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.051  ; 4.883  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 8.294  ; 7.997  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.618  ; 4.702  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.884  ; 6.042  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.884  ; 6.042  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 6.717  ; 6.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 7.530  ; 7.254  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.655  ; 5.553  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 6.615  ; 6.431  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 4.097  ; 3.938  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 3.904  ; 3.774  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 6.615  ; 6.431  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 5.585  ; 5.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.880  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 6.838  ; 6.615  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 7.390  ; 7.038  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.645  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.371 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.463 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 29.046 ; 28.652 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.408 ; 26.229 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 26.500 ; 26.271 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 29.046 ; 28.551 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.892 ; 25.784 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.299 ; 26.214 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.699 ; 25.619 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 28.961 ; 28.652 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.709 ; 25.614 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 30.450 ; 29.798 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.886 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 27.587 ; 27.323 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.430 ; 26.188 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.563 ; 25.440 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.519 ; 26.253 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 27.038 ; 26.727 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 27.500 ; 27.219 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.700 ; 25.628 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 26.654 ; 26.487 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 27.587 ; 27.323 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.822 ; 25.666 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 28.023 ; 27.612 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 26.293 ; 26.072 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 27.777 ; 27.512 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.386 ; 25.303 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 27.486 ; 27.238 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 28.023 ; 27.612 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.438 ; 26.276 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.354 ; 25.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.589 ; 25.476 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.757 ; 25.658 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.655 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.331 ; 10.759 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.834  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.846  ; 2.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.812  ; 2.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.812  ; 2.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.766  ; 2.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.808  ; 2.701  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.592  ; 4.142  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.810  ; 2.703  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.830  ; 2.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.756  ; 2.649  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.783  ; 2.676  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.783  ; 2.676  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.760  ; 2.653  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.760  ; 2.653  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.770  ; 2.663  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.770  ; 2.663  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.782  ; 2.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.766  ; 2.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.778  ; 2.671  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.772  ; 2.665  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.785  ; 2.678  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.765  ; 2.658  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.790  ; 2.683  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.780  ; 2.673  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 4.601  ; 4.151  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.772  ; 2.665  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.762  ; 2.655  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.775  ; 2.668  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.775  ; 2.668  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.756  ; 2.649  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.778  ; 2.671  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.848  ; 2.741  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.846  ; 2.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.844  ; 2.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.811  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.811  ; 2.704  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.821  ; 2.714  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.768  ; 2.661  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.800  ; 2.693  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.794  ; 2.687  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.776  ; 2.669  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.838  ; 2.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.838  ; 2.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 4.457  ; 4.321  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 5.308  ; 5.118  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 6.050  ; 5.724  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 5.777  ; 5.472  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 5.018  ; 4.755  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 6.084  ; 5.747  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 4.457  ; 4.321  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 5.434  ; 5.272  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 4.907  ; 4.813  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 4.968  ; 4.793  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 5.967  ; 5.626  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 8.350  ; 7.635  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 7.441  ; 7.123  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 5.277  ; 5.185  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 5.638  ; 5.550  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 9.159  ; 8.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 7.965  ; 7.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 5.175  ; 5.053  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 6.575  ; 6.263  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 4.768  ; 4.707  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 3.999  ; 3.893  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 5.734  ; 5.566  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.656  ; 6.445  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 5.126  ; 4.963  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 4.731  ; 4.659  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 5.790  ; 5.586  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.266  ; 6.001  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 5.352  ; 5.104  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 4.475  ; 4.320  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 7.242  ; 6.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 4.812  ; 4.667  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 4.574  ; 4.447  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 4.830  ; 4.687  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 7.416  ; 7.084  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 4.913  ; 4.798  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 5.489  ; 5.252  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.541  ; 6.264  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.519  ; 5.257  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.395  ; 5.224  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.555  ; 5.316  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 4.289  ; 4.167  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 3.999  ; 3.893  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 4.746  ; 4.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 7.099  ; 6.556  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 4.879  ; 4.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 4.856  ; 4.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 4.650  ; 4.571  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.131  ; 5.003  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.050  ; 3.953  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.003  ; 4.808  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 4.298  ; 4.159  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 4.808  ; 4.626  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 4.441  ; 4.277  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.981  ; 6.685  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.019  ; 4.104  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.237  ; 5.392  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.237  ; 5.392  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 6.039  ; 5.861  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 6.819  ; 6.551  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 5.021  ; 4.919  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 3.339  ; 3.211  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 3.524  ; 3.368  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 3.339  ; 3.211  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 5.942  ; 5.761  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 4.951  ; 4.751  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 2.363  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 6.155  ; 5.937  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 6.686  ; 6.344  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.133  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.798 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.890 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 25.062 ; 24.977 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 25.743 ; 25.568 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 25.832 ; 25.608 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 28.278 ; 27.798 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.248 ; 25.140 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 25.637 ; 25.552 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.062 ; 24.981 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 28.192 ; 27.892 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.071 ; 24.977 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 29.621 ; 28.992 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.370 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.931 ; 24.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 25.762 ; 25.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 24.931 ; 24.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 25.850 ; 25.590 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.348 ; 26.045 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 26.792 ; 26.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.063 ; 24.990 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.981 ; 25.816 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.875 ; 26.618 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.181 ; 25.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.732 ; 24.643 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.634 ; 25.418 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 27.058 ; 26.799 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.762 ; 24.678 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 26.778 ; 26.536 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 27.293 ; 26.895 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.772 ; 25.612 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 24.732 ; 24.643 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 24.957 ; 24.844 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.119 ; 25.021 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.144 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                              ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.143  ; 2.998  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.122  ; 2.977  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.965  ; 4.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.125  ; 2.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.125  ; 2.980  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.128  ; 2.983  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.121  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.142  ; 2.997  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.137  ; 2.992  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.123  ; 2.978  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 11.205 ; 11.060 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 11.984 ; 11.839 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 12.240 ; 12.095 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 12.244 ; 12.099 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 12.224 ; 12.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 12.250 ; 12.105 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 11.911 ; 11.766 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 11.911 ; 11.766 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 11.205 ; 11.060 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 13.606 ; 13.107 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 11.959 ; 11.814 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 11.853 ; 11.708 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 11.853 ; 11.708 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 11.903 ; 11.758 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 12.116 ; 11.971 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 11.903 ; 11.758 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 11.540 ; 11.395 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 11.435 ; 11.290 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 11.682 ; 11.537 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 11.425 ; 11.280 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 11.550 ; 11.405 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 11.353 ; 11.208 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 11.656 ; 11.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 13.265 ; 12.766 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 11.353 ; 11.208 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 12.447 ; 12.302 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 12.169 ; 12.024 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 12.169 ; 12.024 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 12.242 ; 12.097 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 12.244 ; 12.099 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 12.244 ; 12.099 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 12.859 ; 12.714 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 12.859 ; 12.714 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.882  ; 6.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.749  ; 6.604  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.749  ; 6.604  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.656 ; 2.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.656 ; 2.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.678 ; 2.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.658 ; 2.513 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.500 ; 4.001 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.660 ; 2.515 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.660 ; 2.515 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.663 ; 2.518 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.674 ; 2.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.674 ; 2.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.656 ; 2.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.676 ; 2.531 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.674 ; 2.529 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.672 ; 2.527 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.659 ; 2.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 5.851 ; 5.706 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.599 ; 6.454 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 6.844 ; 6.699 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.849 ; 6.704 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.829 ; 6.684 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 6.854 ; 6.709 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.528 ; 6.383 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.528 ; 6.383 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 5.851 ; 5.706 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 8.229 ; 7.730 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 6.575 ; 6.430 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 6.473 ; 6.328 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 6.473 ; 6.328 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 6.521 ; 6.376 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 6.726 ; 6.581 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 6.521 ; 6.376 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 6.172 ; 6.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.071 ; 5.926 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.309 ; 6.164 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.062 ; 5.917 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.181 ; 6.036 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 5.993 ; 5.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.283 ; 6.138 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 7.902 ; 7.403 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 5.993 ; 5.848 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 7.044 ; 6.899 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.777 ; 6.632 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.777 ; 6.632 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 6.847 ; 6.702 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 6.849 ; 6.704 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 6.849 ; 6.704 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.440 ; 7.295 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.440 ; 7.295 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.996 ; 5.851 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 5.552 ; 5.407 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 5.552 ; 5.407 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.016     ; 3.161     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.995     ; 3.140     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.484     ; 4.983     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.998     ; 3.143     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.998     ; 3.143     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.001     ; 3.146     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.994     ; 3.139     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.015     ; 3.160     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.991     ; 3.136     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.012     ; 3.157     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.010     ; 3.155     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.996     ; 3.141     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 10.805    ; 10.950    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 11.622    ; 11.767    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 11.860    ; 12.005    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 11.859    ; 12.004    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 11.849    ; 11.994    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 11.865    ; 12.010    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 11.512    ; 11.657    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 11.512    ; 11.657    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 10.805    ; 10.950    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 12.936    ; 13.435    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 11.619    ; 11.764    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 11.450    ; 11.595    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 11.450    ; 11.595    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 11.501    ; 11.646    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 11.681    ; 11.826    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 11.501    ; 11.646    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 11.241    ; 11.386    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 11.110    ; 11.255    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 11.342    ; 11.487    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 11.099    ; 11.244    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 11.157    ; 11.302    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 10.980    ; 11.125    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 11.297    ; 11.442    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 12.585    ; 13.084    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 10.980    ; 11.125    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 11.940    ; 12.085    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 11.681    ; 11.826    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 11.681    ; 11.826    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 11.748    ; 11.893    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 11.769    ; 11.914    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 11.769    ; 11.914    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 12.360    ; 12.505    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 12.360    ; 12.505    ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 6.622     ; 6.767     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 6.501     ; 6.646     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 6.501     ; 6.646     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.543     ; 2.688     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.543     ; 2.688     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.542     ; 2.687     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.542     ; 2.687     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.530     ; 2.675     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.018     ; 4.517     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.532     ; 2.677     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.532     ; 2.677     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.535     ; 2.680     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.528     ; 2.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.548     ; 2.693     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.546     ; 2.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.544     ; 2.689     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.531     ; 2.676     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 5.604     ; 5.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.389     ; 6.534     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 6.617     ; 6.762     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.616     ; 6.761     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.607     ; 6.752     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 6.622     ; 6.767     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.284     ; 6.429     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.284     ; 6.429     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 5.604     ; 5.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 7.709     ; 8.208     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 6.386     ; 6.531     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 6.224     ; 6.369     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 6.224     ; 6.369     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 6.272     ; 6.417     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 6.445     ; 6.590     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 6.272     ; 6.417     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 6.023     ; 6.168     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 5.897     ; 6.042     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.120     ; 6.265     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 5.886     ; 6.031     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 5.942     ; 6.087     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 5.772     ; 5.917     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.077     ; 6.222     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 7.372     ; 7.871     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 5.772     ; 5.917     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.694     ; 6.839     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.446     ; 6.591     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.446     ; 6.591     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 6.510     ; 6.655     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 6.530     ; 6.675     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 6.530     ; 6.675     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.098     ; 7.243     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.098     ; 7.243     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 5.736     ; 5.881     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 5.366     ; 5.511     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 5.366     ; 5.511     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.424 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.424                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.216       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.208       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 38.425                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.216       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.209       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.151                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.215       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 18.835       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.101       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.206                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.216       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 18.873       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.117       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.316                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.212       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 18.854       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.250       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.700                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.099       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.213       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.388       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.721                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.211       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.069       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.441       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.730                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.214       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.060       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.456       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 56.888                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.213       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.088       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.587       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.498                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.216       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.083       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.199       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 113.979                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.040       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 37.421       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.518       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.094                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.213       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.363       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.518       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.180                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.885       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.777       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.518       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.190                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.914       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.869       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.407       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.314                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.890       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.017       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.407       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.377                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.213       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 37.646       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.518       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.621                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.058       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.156       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.407       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 114.757                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.057       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.293       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.407       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 197.341                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.217       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.124       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 197.692                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.218       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.474       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8.271  ; 0.000         ;
; CLOCK_50                                                              ; 18.081 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 37.043 ; 0.000         ;
; altera_reserved_tck                                                   ; 47.700 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.121 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.174 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.176 ; 0.000         ;
; CLOCK_50                                                              ; 0.183 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.679  ; 0.000         ;
; altera_reserved_tck                                                   ; 48.929 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 0.489 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.708 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                              ; 9.290  ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.728  ; 0.000         ;
; CLOCK2_50                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                             ; 16.000 ; 0.000         ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.733 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.438 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 8.271 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.634      ;
; 8.277 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.628      ;
; 8.293 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.612      ;
; 8.295 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.612      ;
; 8.304 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.601      ;
; 8.316 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.589      ;
; 8.453 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.452      ;
; 8.470 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.435      ;
; 8.533 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.372      ;
; 8.554 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.353      ;
; 8.568 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.339      ;
; 8.580 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[3]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.327      ;
; 8.587 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.318      ;
; 8.588 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.320      ;
; 8.590 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.315      ;
; 8.594 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.311      ;
; 8.597 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.308      ;
; 8.599 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.306      ;
; 8.601 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.304      ;
; 8.601 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.304      ;
; 8.602 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.303      ;
; 8.608 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.297      ;
; 8.620 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.288      ;
; 8.633 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.273      ;
; 8.634 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.272      ;
; 8.657 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19] ; nios_system:u0|nios_system_CPU:cpu|A_rot[3]         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 1.316      ;
; 8.662 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.243      ;
; 8.664 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.242      ;
; 8.670 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.235      ;
; 8.674 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19] ; nios_system:u0|nios_system_CPU:cpu|A_rot[19]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 1.299      ;
; 8.675 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.230      ;
; 8.695 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[8]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.212      ;
; 8.703 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.203      ;
; 8.703 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[10]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.203      ;
; 8.706 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.199      ;
; 8.708 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.199      ;
; 8.710 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.195      ;
; 8.713 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.192      ;
; 8.716 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.190      ;
; 8.737 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.170      ;
; 8.755 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.151      ;
; 8.756 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.149      ;
; 8.756 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.150      ;
; 8.758 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.149      ;
; 8.761 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.145      ;
; 8.761 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.145      ;
; 8.762 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[15]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.144      ;
; 8.770 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[16]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.137      ;
; 8.786 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[10]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.120      ;
; 8.793 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.112      ;
; 8.795 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[23]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.110      ;
; 8.799 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[16]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.108      ;
; 8.803 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.102      ;
; 8.808 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.097      ;
; 8.830 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[24]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.076      ;
; 8.830 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.076      ;
; 8.832 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.074      ;
; 8.832 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.074      ;
; 8.832 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.075      ;
; 8.835 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.071      ;
; 8.847 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.060      ;
; 8.852 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[23]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.053      ;
; 8.855 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.052      ;
; 8.857 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[18]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.049      ;
; 8.863 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[13]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.043      ;
; 8.865 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.040      ;
; 8.865 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.040      ;
; 8.871 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.035      ;
; 8.872 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.034      ;
; 8.872 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.033      ;
; 8.874 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]  ; nios_system:u0|nios_system_CPU:cpu|A_rot[0]         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 1.097      ;
; 8.876 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[24]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.030      ;
; 8.885 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.022      ;
; 8.886 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.021      ;
; 8.889 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.017      ;
; 8.892 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.015      ;
; 8.899 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.009      ;
; 8.901 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.005      ;
; 8.904 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27] ; nios_system:u0|nios_system_CPU:cpu|A_rot[11]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 1.069      ;
; 8.905 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]  ; nios_system:u0|nios_system_CPU:cpu|A_rot[16]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 1.066      ;
; 8.910 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 0.996      ;
; 8.916 ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27] ; nios_system:u0|nios_system_CPU:cpu|A_rot[27]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 1.057      ;
; 8.916 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 0.991      ;
; 8.918 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[15]  ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 0.988      ;
; 8.919 ; nios_system:u0|nios_system_CPU:cpu|M_rot_step1[3]   ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 0.988      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
; 8.922 ; nios_system:u0|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 0.983      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.081 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.093      ;
; 18.098 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 1.074      ;
; 18.111 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.826      ;
; 18.111 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.826      ;
; 18.111 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.826      ;
; 18.111 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.826      ;
; 18.111 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.826      ;
; 18.111 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.826      ;
; 18.111 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.826      ;
; 18.111 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.826      ;
; 18.111 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.826      ;
; 18.127 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.810      ;
; 18.127 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.810      ;
; 18.127 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.810      ;
; 18.127 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.810      ;
; 18.127 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.810      ;
; 18.127 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.810      ;
; 18.127 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.810      ;
; 18.127 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.810      ;
; 18.127 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.810      ;
; 18.130 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.044      ;
; 18.146 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.028      ;
; 18.157 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.017      ;
; 18.164 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 1.010      ;
; 18.166 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 1.006      ;
; 18.167 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 1.005      ;
; 18.193 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.744      ;
; 18.193 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.744      ;
; 18.193 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.744      ;
; 18.193 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.744      ;
; 18.193 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.744      ;
; 18.193 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.744      ;
; 18.193 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.744      ;
; 18.193 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.744      ;
; 18.193 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.744      ;
; 18.212 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.962      ;
; 18.247 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.690      ;
; 18.247 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.690      ;
; 18.247 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.690      ;
; 18.247 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.690      ;
; 18.247 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.690      ;
; 18.247 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.690      ;
; 18.247 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.690      ;
; 18.247 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.690      ;
; 18.247 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.690      ;
; 18.255 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 0.917      ;
; 18.256 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 0.916      ;
; 18.266 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.908      ;
; 18.274 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.900      ;
; 18.278 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.661      ;
; 18.278 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.661      ;
; 18.278 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.661      ;
; 18.278 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.661      ;
; 18.278 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.661      ;
; 18.278 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.661      ;
; 18.278 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.661      ;
; 18.278 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.661      ;
; 18.278 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.661      ;
; 18.285 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.652      ;
; 18.285 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.652      ;
; 18.285 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.652      ;
; 18.285 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.652      ;
; 18.285 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.652      ;
; 18.285 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.652      ;
; 18.285 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.652      ;
; 18.285 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.652      ;
; 18.285 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.652      ;
; 18.294 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.645      ;
; 18.294 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.645      ;
; 18.294 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.645      ;
; 18.294 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.645      ;
; 18.294 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.645      ;
; 18.294 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.645      ;
; 18.294 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.645      ;
; 18.294 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.645      ;
; 18.294 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.645      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.813     ; 0.864      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.625      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.625      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.625      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.625      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.625      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.625      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.625      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.625      ;
; 18.310 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.625      ;
; 18.314 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 0.858      ;
; 18.315 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.815     ; 0.857      ;
; 18.320 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.617      ;
; 18.320 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.617      ;
; 18.320 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.617      ;
; 18.320 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.617      ;
; 18.320 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.617      ;
; 18.320 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.617      ;
; 18.320 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.617      ;
; 18.320 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.617      ;
; 18.320 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.617      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.616      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.616      ;
; 18.321 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.616      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 37.043 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.196     ; 2.748      ;
; 37.047 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.743      ;
; 37.112 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.196     ; 2.679      ;
; 37.119 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.671      ;
; 37.134 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.196     ; 2.657      ;
; 37.231 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.559      ;
; 37.231 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.559      ;
; 37.231 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.559      ;
; 37.231 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.559      ;
; 37.231 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.559      ;
; 37.231 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.559      ;
; 37.231 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.559      ;
; 37.231 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.559      ;
; 37.231 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.559      ;
; 37.231 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.559      ;
; 37.278 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 2.683      ;
; 37.288 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.502      ;
; 37.291 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.499      ;
; 37.291 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.499      ;
; 37.307 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.483      ;
; 37.369 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.421      ;
; 37.450 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.340      ;
; 37.456 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.198     ; 2.333      ;
; 37.693 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.245      ;
; 37.693 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.245      ;
; 37.693 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.245      ;
; 37.693 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.245      ;
; 37.693 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.245      ;
; 37.693 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.245      ;
; 37.693 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.245      ;
; 37.693 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.245      ;
; 37.693 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.245      ;
; 37.693 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.245      ;
; 37.703 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.093      ;
; 37.722 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.074      ;
; 37.724 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.072      ;
; 37.730 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.066      ;
; 37.731 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.065      ;
; 37.783 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                               ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.155      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.792 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.146      ;
; 37.815 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.982      ;
; 37.838 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.959      ;
; 37.844 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.094      ;
; 37.844 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.094      ;
; 37.844 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.094      ;
; 37.844 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.094      ;
; 37.844 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.094      ;
; 37.844 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.094      ;
; 37.844 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.094      ;
; 37.844 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.094      ;
; 37.844 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.094      ;
; 37.844 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 2.094      ;
; 37.855 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.942      ;
; 37.914 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.883      ;
; 37.929 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.868      ;
; 37.935 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.862      ;
; 37.943 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.995      ;
; 37.943 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.995      ;
; 37.943 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.995      ;
; 37.943 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.995      ;
; 37.943 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.995      ;
; 37.943 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.995      ;
; 37.943 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.995      ;
; 37.943 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.995      ;
; 37.943 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.995      ;
; 37.943 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.995      ;
; 37.950 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.847      ;
; 37.985 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 1.934      ;
; 37.987 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                         ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 1.932      ;
; 37.990 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.807      ;
; 37.996 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.801      ;
; 38.004 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.793      ;
; 38.005 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.792      ;
; 38.008 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.789      ;
; 38.009 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.788      ;
; 38.009 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.788      ;
; 38.018 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 1.901      ;
; 38.021 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 1.898      ;
; 38.024 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.914      ;
; 38.049 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 1.870      ;
; 38.053 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.744      ;
; 38.055 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.742      ;
; 38.082 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.715      ;
; 38.122 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 1.797      ;
; 38.169 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 1.750      ;
; 38.172 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 1.747      ;
; 38.175 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.763      ;
; 38.187 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.610      ;
; 38.189 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 1.608      ;
; 38.274 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.664      ;
; 38.274 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.664      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.700 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 2.579      ;
; 47.800 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.471      ;
; 47.889 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 2.385      ;
; 48.068 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 2.206      ;
; 48.175 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 2.135      ;
; 48.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.849      ;
; 48.436 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 1.838      ;
; 48.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.791      ;
; 48.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.721      ;
; 48.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 1.682      ;
; 48.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.597      ;
; 48.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.607      ;
; 48.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 1.519      ;
; 48.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 1.498      ;
; 48.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.396      ;
; 48.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.368      ;
; 48.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 1.363      ;
; 48.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.297      ;
; 49.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.260      ;
; 49.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 1.032      ;
; 49.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.025      ;
; 49.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 1.016      ;
; 49.752 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 0.539      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.107      ;
; 96.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.052      ;
; 96.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.052      ;
; 96.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.000      ;
; 96.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.961      ;
; 96.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.961      ;
; 97.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.888      ;
; 97.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.768      ;
; 97.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.766      ;
; 97.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.728      ;
; 97.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.708      ;
; 97.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.672      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.672      ;
; 97.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.649      ;
; 97.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.615      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.610      ;
; 97.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.613      ;
; 97.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.613      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.594      ;
; 97.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.583      ;
; 97.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.548      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.535      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.121 ; nios_system:u0|nios_system_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_6ih1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.447      ;
; 0.123 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[15]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.470      ;
; 0.123 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[31]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.470      ;
; 0.126 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[20]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.464      ;
; 0.127 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[13]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.474      ;
; 0.128 ; nios_system:u0|nios_system_CPU:cpu|i_readdata_d1[19]                                                                                                                                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_2od1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.467      ;
; 0.134 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_6ih1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.467      ;
; 0.134 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_6ih1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.467      ;
; 0.136 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[17]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.474      ;
; 0.137 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                                           ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.472      ;
; 0.138 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.471      ;
; 0.141 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[11]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.489      ;
; 0.141 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[4]                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.476      ;
; 0.142 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                                           ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|altsyncram_7l81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.477      ;
; 0.144 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[1]                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.483      ;
; 0.146 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.479      ;
; 0.146 ; nios_system:u0|nios_system_CPU:cpu|i_readdata_d1[18]                                                                                                                                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_2od1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.487      ;
; 0.146 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[6]                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.484      ;
; 0.147 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_6ih1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.480      ;
; 0.148 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.481      ;
; 0.148 ; nios_system:u0|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_6ih1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.481      ;
; 0.148 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[0]                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.486      ;
; 0.148 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[19]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[21]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.486      ;
; 0.148 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[22]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.486      ;
; 0.150 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[3]                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.489      ;
; 0.152 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[25]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.489      ;
; 0.153 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.486      ;
; 0.153 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[7]                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.491      ;
; 0.153 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[16]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.491      ;
; 0.153 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[18]                                                          ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.488      ;
; 0.160 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.493      ;
; 0.161 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[2]                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.500      ;
; 0.168 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[5]                                                           ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a0~portb_datain_reg0 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.497      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a1                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a2                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a3                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a4                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a5                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a6                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a7                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_g9c:wrptr_g1p|counter8a0                                                                                                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[6]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[5]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[3]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[2]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[0]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED                                                                                                                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                        ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY   ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END           ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN              ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                          ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                      ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                    ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                                                                                                                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE  ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                      ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                               ; nios_system:u0|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                      ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                                     ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|full_dff                                                                                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                                          ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_nae                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[4]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                              ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|a_dpfifo_4041:dpfifo|low_addressa[1]                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                                           ; nios_system:u0|nios_system_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_f8a1:auto_generated|dffe_af                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_active                                                                                                                                                                           ; nios_system:u0|nios_system_CPU:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|A_ld_bypass_delayed_started                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                        ; nios_system:u0|nios_system_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|d_read~reg0                                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|d_read~reg0                                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                                ; nios_system:u0|nios_system_CPU:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                              ; nios_system:u0|nios_system_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                                          ; nios_system:u0|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                            ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                             ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                             ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                             ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                             ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                  ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                   ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                                                                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                                                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                     ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                                                                                                                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                             ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                             ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                             ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                             ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                             ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                                                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                         ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                                                                                                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY              ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                                                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                                                                                                                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                            ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                               ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                                                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                  ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                  ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                                                                                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.179 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.312      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.316      ;
; 0.185 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.318      ;
; 0.199 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.332      ;
; 0.205 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.338      ;
; 0.209 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.342      ;
; 0.210 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.343      ;
; 0.244 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.377      ;
; 0.255 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.388      ;
; 0.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.389      ;
; 0.256 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.389      ;
; 0.257 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.390      ;
; 0.257 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.390      ;
; 0.257 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.390      ;
; 0.258 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.391      ;
; 0.259 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.392      ;
; 0.259 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.392      ;
; 0.259 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.392      ;
; 0.259 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.392      ;
; 0.261 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.394      ;
; 0.271 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.404      ;
; 0.276 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.409      ;
; 0.280 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.413      ;
; 0.280 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.413      ;
; 0.282 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.197      ; 0.583      ;
; 0.285 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.418      ;
; 0.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.422      ;
; 0.289 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.422      ;
; 0.290 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.423      ;
; 0.290 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.423      ;
; 0.292 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.425      ;
; 0.293 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.426      ;
; 0.296 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.429      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.298 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.431      ;
; 0.298 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.431      ;
; 0.299 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.432      ;
; 0.300 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.433      ;
; 0.300 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.433      ;
; 0.300 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.433      ;
; 0.304 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.437      ;
; 0.304 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.437      ;
; 0.306 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.439      ;
; 0.306 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.439      ;
; 0.308 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.441      ;
; 0.317 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.450      ;
; 0.318 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.451      ;
; 0.319 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.452      ;
; 0.324 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.457      ;
; 0.329 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.462      ;
; 0.330 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.463      ;
; 0.330 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.463      ;
; 0.331 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.464      ;
; 0.331 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.464      ;
; 0.331 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.464      ;
; 0.335 ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.468      ;
; 0.345 ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.478      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.176 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.183 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.186 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.188 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.318      ;
; 0.188 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.318      ;
; 0.189 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.321      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.324      ;
; 0.195 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.196 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.326      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.325      ;
; 0.197 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.327      ;
; 0.198 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.327      ;
; 0.198 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.327      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.327      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.328      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.328      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.330      ;
; 0.203 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.334      ;
; 0.212 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.343      ;
; 0.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.344      ;
; 0.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.352      ;
; 0.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.352      ;
; 0.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.374      ;
; 0.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.376      ;
; 0.245 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.375      ;
; 0.245 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.375      ;
; 0.246 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.376      ;
; 0.246 ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.376      ;
; 0.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.375      ;
; 0.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.375      ;
; 0.247 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.377      ;
; 0.247 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.377      ;
; 0.247 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.377      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.377      ;
; 0.248 ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.377      ;
; 0.248 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.378      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; snes_controller:CONTROLLER1|prescaler[17] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.317      ;
; 0.201 ; snes_controller:CONTROLLER1|snes_clock    ; snes_controller:CONTROLLER1|snes_clock    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.286 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.420      ;
; 0.288 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.288 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.422      ;
; 0.289 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.423      ;
; 0.289 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.423      ;
; 0.289 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.423      ;
; 0.291 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.425      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.296 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.298 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.432      ;
; 0.299 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.433      ;
; 0.300 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.434      ;
; 0.300 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.434      ;
; 0.435 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.569      ;
; 0.437 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.571      ;
; 0.438 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.572      ;
; 0.444 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.578      ;
; 0.444 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.578      ;
; 0.444 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.578      ;
; 0.446 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.580      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[16] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.447 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.581      ;
; 0.448 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.582      ;
; 0.449 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.583      ;
; 0.449 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.583      ;
; 0.450 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.584      ;
; 0.450 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.584      ;
; 0.451 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.587      ;
; 0.452 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.586      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.590      ;
; 0.457 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.591      ;
; 0.457 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.591      ;
; 0.458 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.592      ;
; 0.461 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.595      ;
; 0.498 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.632      ;
; 0.500 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.634      ;
; 0.501 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.635      ;
; 0.501 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.635      ;
; 0.503 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.637      ;
; 0.504 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.638      ;
; 0.507 ; snes_controller:CONTROLLER1|prescaler[15] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.507 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.507 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.641      ;
; 0.508 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.644      ;
; 0.510 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.644      ;
; 0.510 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.644      ;
; 0.511 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.647      ;
; 0.511 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.645      ;
; 0.512 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.646      ;
; 0.513 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.647      ;
; 0.513 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.647      ;
; 0.514 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.648      ;
; 0.515 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.649      ;
; 0.515 ; snes_controller:CONTROLLER1|prescaler[14] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.649      ;
; 0.516 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.650      ;
; 0.516 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.650      ;
; 0.517 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.653      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.656      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.654      ;
; 0.520 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.654      ;
; 0.522 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.658      ;
; 0.523 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.657      ;
; 0.523 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.657      ;
; 0.525 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.661      ;
; 0.564 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.698      ;
; 0.566 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.700      ;
; 0.567 ; snes_controller:CONTROLLER1|prescaler[9]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.701      ;
; 0.567 ; snes_controller:CONTROLLER1|prescaler[13] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.701      ;
; 0.569 ; snes_controller:CONTROLLER1|prescaler[11] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.703      ;
; 0.573 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.707      ;
; 0.573 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.707      ;
; 0.574 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.710      ;
; 0.575 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.711      ;
; 0.576 ; snes_controller:CONTROLLER1|prescaler[1]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.710      ;
; 0.576 ; snes_controller:CONTROLLER1|prescaler[3]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.710      ;
; 0.577 ; snes_controller:CONTROLLER1|prescaler[7]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.713      ;
; 0.578 ; snes_controller:CONTROLLER1|prescaler[5]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.714      ;
; 0.578 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.712      ;
; 0.579 ; snes_controller:CONTROLLER1|prescaler[12] ; snes_controller:CONTROLLER1|prescaler[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.713      ;
; 0.579 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.713      ;
; 0.581 ; snes_controller:CONTROLLER1|prescaler[10] ; snes_controller:CONTROLLER1|prescaler[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.715      ;
; 0.582 ; snes_controller:CONTROLLER1|prescaler[0]  ; snes_controller:CONTROLLER1|prescaler[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.716      ;
; 0.583 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.719      ;
; 0.584 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.720      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[8]  ; snes_controller:CONTROLLER1|prescaler[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.722      ;
; 0.586 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.720      ;
; 0.587 ; snes_controller:CONTROLLER1|prescaler[4]  ; snes_controller:CONTROLLER1|prescaler[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.723      ;
; 0.588 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.724      ;
; 0.589 ; snes_controller:CONTROLLER1|prescaler[2]  ; snes_controller:CONTROLLER1|prescaler[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.723      ;
; 0.591 ; snes_controller:CONTROLLER1|prescaler[6]  ; snes_controller:CONTROLLER1|prescaler[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.727      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.288      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.288      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.288      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.288      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.288      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.288      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.288      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.288      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 6.679  ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.287      ;
; 16.277 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WR_READ_FIRST_WORD                             ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.633      ;
; 16.277 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WR_READ_FIRST_WORD_DELAY                       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.633      ;
; 16.277 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_byteenable[2]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.633      ;
; 16.277 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WR_READ_SECOND_WORD                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.633      ;
; 16.277 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_byteenable[1]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.633      ;
; 16.277 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_byteenable[0]                                           ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.633      ;
; 16.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.634      ;
; 16.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.634      ;
; 16.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.634      ;
; 16.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.634      ;
; 16.278 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.634      ;
; 16.291 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                               ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.615      ;
; 16.293 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[13]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.632      ;
; 16.293 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[13]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.632      ;
; 16.293 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[12]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.632      ;
; 16.293 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[12]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.632      ;
; 16.293 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[6]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.632      ;
; 16.293 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[14]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.632      ;
; 16.293 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[14]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.632      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.421 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.065      ; 3.599      ;
; 16.440 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.064      ; 3.579      ;
; 16.440 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.064      ; 3.579      ;
; 16.440 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.064      ; 3.579      ;
; 16.440 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.064      ; 3.579      ;
; 16.440 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.064      ; 3.579      ;
; 16.440 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.064      ; 3.579      ;
; 16.440 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.064      ; 3.579      ;
; 16.440 ; nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.064      ; 3.579      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
; 16.483 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; nios_system:u0|nios_system_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.339      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 1.353      ;
; 48.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 1.353      ;
; 49.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 0.713      ;
; 98.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.854      ;
; 98.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.854      ;
; 98.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.854      ;
; 98.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.854      ;
; 98.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.854      ;
; 98.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.854      ;
; 98.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.854      ;
; 98.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.854      ;
; 98.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.854      ;
; 98.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.507      ;
; 98.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.507      ;
; 98.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.507      ;
; 98.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.507      ;
; 98.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.507      ;
; 98.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.507      ;
; 98.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.507      ;
; 98.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.507      ;
; 98.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.507      ;
; 98.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.507      ;
; 98.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.507      ;
; 98.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.507      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.474      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.474      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.474      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.474      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.474      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.350      ;
; 98.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.311      ;
; 98.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.249      ;
; 98.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.249      ;
; 98.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.249      ;
; 98.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.217      ;
; 98.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.217      ;
; 98.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.217      ;
; 98.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.217      ;
; 98.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.214      ;
; 98.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.214      ;
; 98.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.214      ;
; 98.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.214      ;
; 98.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.214      ;
; 98.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.214      ;
; 98.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.214      ;
; 98.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.214      ;
; 98.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.214      ;
; 98.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.214      ;
; 98.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.208      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.184      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.184      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.184      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.184      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.184      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.184      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.184      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.184      ;
; 98.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.184      ;
; 98.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.092      ;
; 98.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.092      ;
; 98.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.092      ;
; 98.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.092      ;
; 98.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.092      ;
; 98.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.092      ;
; 98.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.092      ;
; 98.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.092      ;
; 98.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.092      ;
; 98.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.092      ;
; 98.918 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.023      ;
; 98.918 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.023      ;
; 98.918 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.023      ;
; 98.918 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.023      ;
; 98.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 0.990      ;
; 98.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 0.990      ;
; 98.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 0.990      ;
; 98.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 0.990      ;
; 98.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 0.990      ;
; 98.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 0.990      ;
; 98.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 0.990      ;
; 98.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 0.990      ;
; 98.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 0.990      ;
; 98.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 0.990      ;
; 98.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 0.959      ;
; 98.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 0.959      ;
; 99.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.773      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.619      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.622      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.622      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.622      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.622      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.622      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.622      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.622      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.622      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.622      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.691      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.691      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.691      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.691      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.691      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.691      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.691      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.691      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.691      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.691      ;
; 0.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.825      ;
; 0.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.825      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.842      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.842      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.842      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.842      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.842      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.842      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.842      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.842      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.842      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.842      ;
; 0.773 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.903      ;
; 0.773 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.903      ;
; 0.773 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.903      ;
; 0.773 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.903      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.958      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.958      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.958      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.958      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.958      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.958      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.958      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.958      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.958      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.958      ;
; 0.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.046      ;
; 0.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.046      ;
; 0.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.046      ;
; 0.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.046      ;
; 0.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.046      ;
; 0.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.046      ;
; 0.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.046      ;
; 0.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.046      ;
; 0.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.046      ;
; 0.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.068      ;
; 0.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.078      ;
; 0.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.078      ;
; 0.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.078      ;
; 0.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.078      ;
; 0.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.098      ;
; 0.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.098      ;
; 0.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.098      ;
; 0.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.137      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.188      ;
; 1.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.311      ;
; 1.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.311      ;
; 1.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.311      ;
; 1.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.311      ;
; 1.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.311      ;
; 1.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.332      ;
; 1.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.332      ;
; 1.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.332      ;
; 1.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.332      ;
; 1.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.332      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.708 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_005|locked[1]                                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.838      ;
; 0.708 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_005|prev_request[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.838      ;
; 0.708 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.838      ;
; 0.708 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.838      ;
; 0.841 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.988      ;
; 0.841 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.988      ;
; 0.841 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.988      ;
; 0.841 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.988      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.843 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.986      ;
; 0.845 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.980      ;
; 0.845 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.980      ;
; 0.845 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.980      ;
; 0.845 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.980      ;
; 0.845 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.980      ;
; 0.845 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.980      ;
; 0.845 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.980      ;
; 0.845 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.980      ;
; 0.859 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.998      ;
; 0.859 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator|read_latency_shift_reg[0]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.998      ;
; 0.859 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.998      ;
; 0.859 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.998      ;
; 0.859 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.998      ;
; 0.924 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.062      ;
; 0.931 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.080      ;
; 0.931 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.080      ;
; 0.931 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.080      ;
; 0.931 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                            ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.080      ;
; 0.934 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[2]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.077      ;
; 0.936 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.071      ;
; 0.936 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.071      ;
; 0.936 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.071      ;
; 0.936 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.071      ;
; 0.936 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.071      ;
; 0.936 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.071      ;
; 0.938 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.082      ;
; 0.938 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[2]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.082      ;
; 0.938 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.082      ;
; 0.938 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[0]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.082      ;
; 0.942 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.073      ;
; 0.942 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.073      ;
; 0.942 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.073      ;
; 0.942 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.073      ;
; 0.942 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.073      ;
; 0.942 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.073      ;
; 0.942 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.073      ;
; 0.946 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.100      ;
; 0.946 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.100      ;
; 0.946 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.100      ;
; 0.946 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.100      ;
; 0.946 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.100      ;
; 0.946 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.100      ;
; 0.946 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.082      ;
; 0.950 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.100      ;
; 0.950 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.100      ;
; 0.950 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.100      ;
; 0.950 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.100      ;
; 0.950 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.100      ;
; 0.950 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.100      ;
; 0.950 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.100      ;
; 0.950 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[16]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.100      ;
; 0.950 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.100      ;
; 0.950 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.100      ;
; 0.950 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.100      ;
; 1.013 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                        ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.136      ;
; 1.013 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.136      ;
; 1.013 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.136      ;
; 1.013 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.136      ;
; 1.013 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[3]                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.136      ;
; 1.061 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.200      ;
; 1.061 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[3]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.200      ;
; 1.061 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[3]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.200      ;
; 1.096 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[4]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.250      ;
; 1.107 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[5]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.260      ;
; 1.107 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                  ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.260      ;
; 1.120 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                 ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.239      ;
; 1.120 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.239      ;
; 1.120 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                    ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.239      ;
; 1.120 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                          ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.239      ;
; 1.201 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.349      ;
; 1.201 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.349      ;
; 1.221 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                     ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.367      ;
; 1.221 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.367      ;
; 1.221 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                      ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.367      ;
; 2.897 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_ctrl_mul_lsw                                                                                         ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 3.090      ;
; 2.897 ; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_CPU:cpu|A_en_d1                                                                                                ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 3.082      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.290  ; 9.474        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 9.317  ; 9.501        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 9.318  ; 9.502        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 9.464  ; 9.464        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 9.464  ; 9.464        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.469  ; 9.469        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 9.495  ; 9.495        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 9.496  ; 9.496        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[1]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[2]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[3]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[4]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[5]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[6]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[7]                                        ;
; 10.282 ; 10.498       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[8]                                        ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[14]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[15]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[16]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[17]                                       ;
; 10.283 ; 10.499       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[9]                                        ;
; 10.309 ; 10.525       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|snes_clock                                          ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[0]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[1]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[2]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[3]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[4]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[5]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[6]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[7]|clk                                                    ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[8]|clk                                                    ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[10]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[11]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[12]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[13]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[14]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[15]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[16]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[17]|clk                                                   ;
; 10.503 ; 10.503       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|prescaler[9]|clk                                                    ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CONTROLLER1|snes_clock|clk                                                      ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 10.536 ; 10.536       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                  ;
; 10.536 ; 10.536       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                    ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[0]                                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[10]                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[11]                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[12]                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; snes_controller:CONTROLLER1|prescaler[13]                                       ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[28]                                                                     ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[17]                                                                                                                                                                     ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[19]                                                                                                                                                                     ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[1]                                                                                                                                                                      ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[22]                                                                                                                                                                     ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[29]                                                                                                                                                                     ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[3]                                                                                                                                                                      ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_address_reg0 ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 9.728 ; 9.958        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_lpm_dram_bdp_component_module:nios_system_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_5i82:auto_generated|ram_block1a8~portb_we_reg       ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ram_block1a0~portb_datain_reg0                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                   ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[0]                                                                                                                                                                                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                                                                                                                                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                                                            ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_2od1:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                                                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_2od1:auto_generated|ram_block1a18~portb_re_reg                                                                                                                                                                        ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_2od1:auto_generated|ram_block1a23~portb_address_reg0                                                                                                                                                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_2od1:auto_generated|ram_block1a23~portb_re_reg                                                                                                                                                                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[0]                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[10]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[11]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[12]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[13]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[16]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[17]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[18]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[19]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[1]                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[22]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[23]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[26]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[27]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[29]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[2]                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[31]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[36]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[37]                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[3]                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[4]                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[5]                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[9]                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jxuir                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|sync2_udr                                                                   ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|sync2_uir                                                                   ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|update_jdo_strobe                                                           ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[0]                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[10]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[11]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[13]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[14]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[16]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[23]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[24]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[25]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[26]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[27]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[28]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[2]                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[30]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[31]                                                                                                                                                                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[4]                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[5]                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[6]                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[8]                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[9]                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|jtag_break                                                                                                                                                                            ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_go                                                                                                                                                                            ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|probepresent                                                                                                                                                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetlatch                                                                                                                                                                            ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                                                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[10]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[2]                                                                                                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[3]                                                                                                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[4]                                                                                                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[5]                                                                                                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[6]                                                                                                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[7]                                                                                                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[8]                                                                                                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[9]                                                                                                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[10]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[11]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[19]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[1]                                                                                                                                                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[23]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[24]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[25]                                                                                                                                                                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[26]                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.733 ; 19.963       ; 0.230          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_jsu:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ;
; 19.733 ; 19.949       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                    ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                  ;
; 19.734 ; 19.950       ; 0.216          ; High Pulse Width ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:u0|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|jupdate         ;
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tdo~reg0        ;
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                        ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                      ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                   ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                   ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                   ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                   ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                         ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                         ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                         ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                         ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                             ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                              ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                              ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                              ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                              ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                              ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                          ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                          ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                          ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                          ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                          ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[0]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[1]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[2]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[3]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[4]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[5]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[6]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[7]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[8]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|count[9]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read            ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|read_req        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|state           ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write           ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled   ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:u0|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_valid     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                    ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                       ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                              ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                              ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.646 ; 1.057 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 2.107 ; 2.590 ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.808 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.745 ; 1.292 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.745 ; 1.292 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.709 ; 1.256 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.709 ; 1.256 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.719 ; 1.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.729 ; 1.276 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.739 ; 1.286 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.719 ; 1.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.762 ; 1.309 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.750 ; 1.297 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.770 ; 1.317 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.736 ; 1.283 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.764 ; 1.311 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.744 ; 1.291 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.740 ; 1.287 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.769 ; 1.316 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.756 ; 1.303 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.746 ; 1.293 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.754 ; 1.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.754 ; 1.301 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.713 ; 1.260 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.733 ; 1.280 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.770 ; 1.317 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.801 ; 1.348 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.772 ; 1.319 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.803 ; 1.350 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.804 ; 1.351 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.798 ; 1.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.798 ; 1.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.808 ; 1.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 3.548 ; 4.486 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.459 ; 4.393 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.548 ; 4.486 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.417 ; 4.345 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 3.236 ; 4.133 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 3.404 ; 4.313 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 3.322 ; 4.227 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 3.356 ; 4.263 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 3.003 ; 3.869 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 3.140 ; 4.025 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 3.007 ; 3.872 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 3.385 ; 4.288 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 3.273 ; 4.159 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 3.344 ; 4.262 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 3.218 ; 4.105 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 3.312 ; 4.206 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 3.338 ; 4.230 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 2.866 ; 3.667 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 3.063 ; 3.937 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 2.917 ; 3.733 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.939 ; 3.782 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.789 ; 3.597 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 3.053 ; 3.906 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 2.769 ; 3.596 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.766 ; 3.587 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.952 ; 3.789 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 3.075 ; 3.946 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 3.087 ; 3.947 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.859 ; 3.661 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.827 ; 3.623 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.784 ; 3.587 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.755 ; 3.559 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.940 ; 3.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.141 ; 5.839 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.395 ; 4.318 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.395 ; 4.318 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.668  ; 0.288  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.478  ; 0.098  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.479 ; -1.026 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.479 ; -1.026 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.442 ; -0.989 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.452 ; -0.999 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.462 ; -1.009 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.472 ; -1.019 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.452 ; -0.999 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.497 ; -1.044 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.484 ; -1.031 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.504 ; -1.051 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.470 ; -1.017 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.498 ; -1.045 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.478 ; -1.025 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.473 ; -1.020 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.503 ; -1.050 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.490 ; -1.037 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.480 ; -1.027 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.488 ; -1.035 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.488 ; -1.035 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.446 ; -0.993 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.466 ; -1.013 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.504 ; -1.051 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.534 ; -1.081 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.507 ; -1.054 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.536 ; -1.083 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.538 ; -1.085 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.532 ; -1.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.532 ; -1.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.542 ; -1.089 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -2.385 ; -3.182 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -3.058 ; -3.981 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -3.142 ; -4.068 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -3.017 ; -3.934 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -2.845 ; -3.732 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -3.006 ; -3.905 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -2.927 ; -3.820 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -2.959 ; -3.855 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -2.621 ; -3.479 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -2.751 ; -3.627 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -2.625 ; -3.481 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -2.988 ; -3.880 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -2.880 ; -3.756 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -2.946 ; -3.853 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -2.828 ; -3.705 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -2.918 ; -3.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -2.944 ; -3.826 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -2.492 ; -3.286 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -2.679 ; -3.543 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -2.538 ; -3.347 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -2.560 ; -3.394 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -2.416 ; -3.218 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -2.670 ; -3.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -2.396 ; -3.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -2.394 ; -3.208 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -2.571 ; -3.401 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -2.688 ; -3.550 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -2.702 ; -3.553 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -2.483 ; -3.278 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -2.452 ; -3.242 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -2.412 ; -3.208 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -2.385 ; -3.182 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -2.562 ; -3.388 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.379 ; -3.195 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -2.993 ; -3.896 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -2.993 ; -3.896 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.081  ; 7.703  ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.306  ; 3.003  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.853  ; 1.789  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.865  ; 1.801  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.831  ; 1.767  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.831  ; 1.767  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.798  ; 1.734  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.784  ; 1.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.787  ; 1.723  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.828  ; 1.764  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.306  ; 3.003  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.776  ; 1.712  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.830  ; 1.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.830  ; 1.766  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.809  ; 1.745  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.850  ; 1.786  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.820  ; 1.756  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.315  ; 3.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.802  ; 1.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.802  ; 1.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.779  ; 1.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.779  ; 1.715  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.789  ; 1.725  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.799  ; 1.735  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.809  ; 1.745  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.789  ; 1.725  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.801  ; 1.737  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.784  ; 1.720  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.777  ; 1.713  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.797  ; 1.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.791  ; 1.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.803  ; 1.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.783  ; 1.719  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.808  ; 1.744  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.798  ; 1.734  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.315  ; 3.012  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.791  ; 1.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.781  ; 1.717  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.793  ; 1.729  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.793  ; 1.729  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.775  ; 1.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.795  ; 1.731  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.797  ; 1.733  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.867  ; 1.803  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.794  ; 1.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.865  ; 1.801  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.863  ; 1.799  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.829  ; 1.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.829  ; 1.765  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.839  ; 1.775  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.786  ; 1.722  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.818  ; 1.754  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.812  ; 1.748  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.794  ; 1.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.858  ; 1.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.858  ; 1.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 5.357  ; 5.609  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 3.164  ; 3.303  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 3.575  ; 3.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 3.430  ; 3.575  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 2.977  ; 3.065  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 3.592  ; 3.758  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 2.696  ; 2.784  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 3.274  ; 3.442  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 2.985  ; 3.123  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 2.989  ; 3.103  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 3.508  ; 3.651  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 5.357  ; 5.306  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 4.397  ; 4.686  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 3.228  ; 3.402  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 3.433  ; 3.632  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 5.284  ; 5.609  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 5.173  ; 5.136  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 3.128  ; 3.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 3.913  ; 4.133  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 2.930  ; 3.068  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 4.792  ; 4.728  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.459  ; 3.650  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.960  ; 4.196  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 3.073  ; 3.214  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 2.903  ; 3.034  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 3.453  ; 3.633  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 3.688  ; 3.897  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 3.180  ; 3.303  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.731  ; 2.807  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.792  ; 4.728  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.918  ; 3.031  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.784  ; 2.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 2.929  ; 3.044  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 4.422  ; 4.705  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 2.989  ; 3.125  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 3.261  ; 3.410  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 3.881  ; 4.107  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 3.304  ; 3.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 3.258  ; 3.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 3.345  ; 3.501  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.632  ; 2.711  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.467  ; 2.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.859  ; 2.950  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 4.689  ; 4.596  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.945  ; 3.048  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.943  ; 3.065  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.829  ; 2.950  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 3.106  ; 3.255  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.509  ; 2.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 3.034  ; 3.151  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.633  ; 2.703  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.918  ; 3.018  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.701  ; 2.776  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 4.501  ; 4.688  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.609  ; 2.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.417  ; 3.264  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.417  ; 3.264  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 3.630  ; 3.851  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 4.046  ; 4.313  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 3.070  ; 3.220  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 3.589  ; 3.789  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 2.174  ; 2.168  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 2.096  ; 2.079  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 3.589  ; 3.789  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 2.963  ; 3.068  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.562  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 3.688  ; 3.904  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 3.914  ; 4.129  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.487  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.831 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.888 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 24.877 ; 25.232 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.460 ; 23.643 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.508 ; 23.678 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.877 ; 25.184 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.209 ; 23.368 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.438 ; 23.635 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 23.117 ; 23.266 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 24.862 ; 25.232 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.134 ; 23.283 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.591 ; 25.944 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.571 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.141 ; 24.408 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.444 ; 23.603 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.018 ; 23.140 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.497 ; 23.660 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.794 ; 24.003 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 24.084 ; 24.330 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.110 ; 23.261 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.646 ; 23.852 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 24.141 ; 24.408 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.166 ; 23.305 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.311 ; 24.564 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.379 ; 23.533 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 24.216 ; 24.493 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.941 ; 23.064 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.053 ; 24.306 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 24.311 ; 24.564 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.495 ; 23.680 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 22.924 ; 23.042 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.039 ; 23.165 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.153 ; 23.288 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.497 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.073  ; 6.689  ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.656  ; 1.591  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.590  ; 1.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.630  ; 1.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.109  ; 2.805  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.652  ; 1.587  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.622  ; 1.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.604  ; 1.539  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.580  ; 1.515  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.606  ; 1.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.586  ; 1.521  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.610  ; 1.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.118  ; 2.814  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.584  ; 1.519  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.597  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.669  ; 1.604  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.666  ; 1.601  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.642  ; 1.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.614  ; 1.549  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 2.419  ; 2.502  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 2.869  ; 3.000  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 3.263  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 3.125  ; 3.262  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 2.690  ; 2.772  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 3.280  ; 3.437  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 2.419  ; 2.502  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 2.975  ; 3.134  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 2.698  ; 2.828  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 2.701  ; 2.809  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 3.199  ; 3.335  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 5.035  ; 4.974  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 4.053  ; 4.328  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 2.929  ; 3.094  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 3.126  ; 3.315  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 4.904  ; 5.213  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 4.856  ; 4.809  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.833  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 3.587  ; 3.795  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 2.643  ; 2.774  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 2.200  ; 2.252  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.154  ; 3.335  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.632  ; 3.855  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 2.782  ; 2.914  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 2.618  ; 2.742  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 3.147  ; 3.317  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 3.371  ; 3.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 2.884  ; 3.001  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.453  ; 2.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.490  ; 4.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.633  ; 2.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.504  ; 2.598  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 2.642  ; 2.750  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 4.075  ; 4.345  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 2.701  ; 2.830  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.962  ; 3.102  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 3.558  ; 3.772  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 3.005  ; 3.145  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.960  ; 3.119  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 3.043  ; 3.191  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.359  ; 2.433  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.200  ; 2.252  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.577  ; 2.662  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 4.392  ; 4.292  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.659  ; 2.756  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.657  ; 2.772  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.546  ; 2.660  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.814  ; 2.955  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.241  ; 2.294  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.744  ; 2.855  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.359  ; 2.424  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.634  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.425  ; 2.495  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.799  ; 4.043  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.332  ; 2.269  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.110  ; 2.966  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.110  ; 2.966  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 3.315  ; 3.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 3.715  ; 3.969  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 2.780  ; 2.922  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 1.843  ; 1.825  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 1.918  ; 1.909  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 1.843  ; 1.825  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 3.276  ; 3.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 2.674  ; 2.773  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.336  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 3.371  ; 3.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 3.589  ; 3.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.261  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.002 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.059 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.825 ; 22.965 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.152 ; 23.327 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.200 ; 23.360 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.515 ; 24.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.912 ; 23.063 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.131 ; 23.318 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.825 ; 22.965 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 24.498 ; 24.851 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.840 ; 22.981 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.197 ; 25.534 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.346 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.728 ; 22.843 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.136 ; 23.288 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.728 ; 22.843 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.189 ; 23.343 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.473 ; 23.672 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.753 ; 23.987 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 22.816 ; 22.959 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.332 ; 23.528 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.807 ; 24.061 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.872 ; 23.003 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.639 ; 22.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.076 ; 23.222 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.879 ; 24.142 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.654 ; 22.770 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.722 ; 23.962 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.970 ; 24.211 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.186 ; 23.362 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 22.639 ; 22.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.749 ; 22.867 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.860 ; 22.988 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.272 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                            ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.736 ; 1.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.736 ; 1.662 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.743 ; 1.669 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.735 ; 1.661 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.735 ; 1.661 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.742 ; 1.668 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.722 ; 1.648 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.254 ; 2.938 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.725 ; 1.651 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.725 ; 1.651 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.727 ; 1.653 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.721 ; 1.647 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.741 ; 1.667 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.718 ; 1.644 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.739 ; 1.665 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.737 ; 1.663 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.723 ; 1.649 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 5.994 ; 5.920 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.443 ; 6.369 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 6.578 ; 6.504 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.585 ; 6.511 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.575 ; 6.501 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 6.589 ; 6.515 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.393 ; 6.319 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.393 ; 6.319 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 5.994 ; 5.920 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 7.876 ; 7.560 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 6.430 ; 6.356 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 6.350 ; 6.276 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 6.350 ; 6.276 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 6.385 ; 6.311 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 6.488 ; 6.414 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 6.385 ; 6.311 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 6.224 ; 6.150 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.153 ; 6.079 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.282 ; 6.208 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.145 ; 6.071 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.189 ; 6.115 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.077 ; 6.003 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.247 ; 6.173 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 7.674 ; 7.358 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.077 ; 6.003 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.659 ; 6.585 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.511 ; 6.437 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.511 ; 6.437 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 6.550 ; 6.476 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 6.561 ; 6.487 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 6.561 ; 6.487 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 6.879 ; 6.805 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 6.879 ; 6.805 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.712 ; 3.638 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 3.605 ; 3.531 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 3.605 ; 3.531 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.540 ; 1.466 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.540 ; 1.466 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.546 ; 1.472 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.539 ; 1.465 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.539 ; 1.465 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.545 ; 1.471 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.526 ; 1.452 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.058 ; 2.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.529 ; 1.455 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.529 ; 1.455 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.531 ; 1.457 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.525 ; 1.451 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.544 ; 1.470 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.523 ; 1.449 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.542 ; 1.468 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.541 ; 1.467 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.527 ; 1.453 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 3.242 ; 3.168 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 3.673 ; 3.599 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 3.803 ; 3.729 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 3.810 ; 3.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 3.800 ; 3.726 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 3.814 ; 3.740 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 3.625 ; 3.551 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 3.625 ; 3.551 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 3.242 ; 3.168 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 5.110 ; 4.794 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 3.660 ; 3.586 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 3.584 ; 3.510 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 3.584 ; 3.510 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 3.617 ; 3.543 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 3.717 ; 3.643 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 3.618 ; 3.544 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 3.463 ; 3.389 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 3.394 ; 3.320 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 3.519 ; 3.445 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 3.387 ; 3.313 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 3.429 ; 3.355 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 3.322 ; 3.248 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 3.485 ; 3.411 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 4.916 ; 4.600 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 3.322 ; 3.248 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 3.881 ; 3.807 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 3.738 ; 3.664 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 3.738 ; 3.664 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 3.776 ; 3.702 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 3.786 ; 3.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 3.786 ; 3.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 4.091 ; 4.017 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 4.091 ; 4.017 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.305 ; 3.231 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 3.061 ; 2.987 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 3.061 ; 2.987 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.676     ; 1.750     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.676     ; 1.750     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.683     ; 1.757     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.675     ; 1.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.675     ; 1.749     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.682     ; 1.756     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.662     ; 1.736     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.952     ; 3.268     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.665     ; 1.739     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.665     ; 1.739     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.667     ; 1.741     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.661     ; 1.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.681     ; 1.755     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.658     ; 1.732     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.679     ; 1.753     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.677     ; 1.751     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.663     ; 1.737     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 6.133     ; 6.207     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 6.661     ; 6.735     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 6.810     ; 6.884     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 6.823     ; 6.897     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 6.814     ; 6.888     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 6.828     ; 6.902     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 6.601     ; 6.675     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 6.601     ; 6.675     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 6.133     ; 6.207     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 7.862     ; 8.178     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 6.669     ; 6.743     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 6.555     ; 6.629     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 6.555     ; 6.629     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 6.599     ; 6.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 6.710     ; 6.784     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 6.599     ; 6.673     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 6.432     ; 6.506     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 6.337     ; 6.411     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 6.485     ; 6.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 6.329     ; 6.403     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 6.363     ; 6.437     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 6.243     ; 6.317     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 6.448     ; 6.522     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 7.616     ; 7.932     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 6.243     ; 6.317     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 6.870     ; 6.944     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 6.705     ; 6.779     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 6.705     ; 6.779     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 6.750     ; 6.824     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 6.768     ; 6.842     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 6.768     ; 6.842     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 7.136     ; 7.210     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 7.136     ; 7.210     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.877     ; 3.951     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 3.760     ; 3.834     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 3.760     ; 3.834     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.479     ; 1.553     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.479     ; 1.553     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.485     ; 1.559     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.478     ; 1.552     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.478     ; 1.552     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.484     ; 1.558     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.465     ; 1.539     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.755     ; 3.071     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.468     ; 1.542     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.468     ; 1.542     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.470     ; 1.544     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.464     ; 1.538     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.483     ; 1.557     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.462     ; 1.536     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.481     ; 1.555     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.480     ; 1.554     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.466     ; 1.540     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]     ; CLOCK_50   ; 3.170     ; 3.244     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]    ; CLOCK_50   ; 3.677     ; 3.751     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]    ; CLOCK_50   ; 3.821     ; 3.895     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]    ; CLOCK_50   ; 3.833     ; 3.907     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]    ; CLOCK_50   ; 3.824     ; 3.898     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]    ; CLOCK_50   ; 3.838     ; 3.912     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]    ; CLOCK_50   ; 3.619     ; 3.693     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]    ; CLOCK_50   ; 3.619     ; 3.693     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]    ; CLOCK_50   ; 3.170     ; 3.244     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]    ; CLOCK_50   ; 4.881     ; 5.197     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]    ; CLOCK_50   ; 3.685     ; 3.759     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]   ; CLOCK_50   ; 3.575     ; 3.649     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]   ; CLOCK_50   ; 3.575     ; 3.649     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]   ; CLOCK_50   ; 3.617     ; 3.691     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]   ; CLOCK_50   ; 3.724     ; 3.798     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]   ; CLOCK_50   ; 3.618     ; 3.692     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]   ; CLOCK_50   ; 3.457     ; 3.531     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]   ; CLOCK_50   ; 3.366     ; 3.440     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]   ; CLOCK_50   ; 3.508     ; 3.582     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]   ; CLOCK_50   ; 3.358     ; 3.432     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]   ; CLOCK_50   ; 3.391     ; 3.465     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]   ; CLOCK_50   ; 3.275     ; 3.349     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]   ; CLOCK_50   ; 3.472     ; 3.546     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]   ; CLOCK_50   ; 4.645     ; 4.961     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]   ; CLOCK_50   ; 3.275     ; 3.349     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]   ; CLOCK_50   ; 3.878     ; 3.952     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]   ; CLOCK_50   ; 3.719     ; 3.793     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]   ; CLOCK_50   ; 3.719     ; 3.793     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]   ; CLOCK_50   ; 3.763     ; 3.837     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]   ; CLOCK_50   ; 3.780     ; 3.854     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]   ; CLOCK_50   ; 3.780     ; 3.854     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]   ; CLOCK_50   ; 4.133     ; 4.207     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]   ; CLOCK_50   ; 4.133     ; 4.207     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD       ; CLOCK_50   ; 3.448     ; 3.522     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]    ; CLOCK_50   ; 3.196     ; 3.270     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]   ; CLOCK_50   ; 3.196     ; 3.270     ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.130 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                            ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                                    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 39.130                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.563       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                     ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                           ; 39.130                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.563       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.895                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.565       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.362       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.968       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.926                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.567       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.380       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.979       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 57.974                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.563       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.360       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 19.051       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.196                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.503       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.565       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 19.128       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.201                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.564       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.474       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 19.163       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.206                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.563       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.484       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 19.159       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.296                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.496       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 19.234       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 58.619                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.488       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.565       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.766                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.499       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.617       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.650       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.786                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.570       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.650       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.838                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.404       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.784       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.650       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.871                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.423       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.849       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.599       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.944                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.409       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.936       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.599       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 116.973                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.566       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.757       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.650       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 117.088                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.475       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 39.014       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.599       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                        ; 117.168                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                              ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.473       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 39.096       ;
;  nios_system:u0|nios_system_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.599       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                    ; 198.563                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.568       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.995       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                     ; 198.760                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.569       ;
;  nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.191       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                       ; 6.513  ; 0.121 ; 3.436    ; 0.489   ; 9.290               ;
;  CLOCK2_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                              ; 16.039 ; 0.183 ; N/A      ; N/A     ; 9.290               ;
;  altera_reserved_tck                                                   ; 44.814 ; 0.176 ; 47.305   ; 0.489   ; 49.438              ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.513  ; 0.121 ; 3.436    ; 0.708   ; 9.571               ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.422 ; 0.174 ; N/A      ; N/A     ; 19.622              ;
; Design-wide TNS                                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                     ;
+---------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.965 ; 2.011  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 5.093 ; 5.156  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.452 ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.353 ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.353 ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.363 ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.373 ; 1.552  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.383 ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.363 ; 1.542  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.390 ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.406 ; 1.585  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.394 ; 1.573  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.414 ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380 ; 1.559  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.409 ; 1.588  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.389 ; 1.568  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.383 ; 1.562  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.413 ; 1.592  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.391 ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.401 ; 1.580  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.391 ; 1.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.399 ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.399 ; 1.578  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.357 ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.377 ; 1.556  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.414 ; 1.593  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.444 ; 1.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.416 ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.447 ; 1.626  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.448 ; 1.627  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.442 ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.442 ; 1.621  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.452 ; 1.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 6.688 ; 7.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.456 ; 7.075  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 6.688 ; 7.279  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.433 ; 7.029  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 6.045 ; 6.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.362 ; 6.958  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 6.270 ; 6.864  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.326 ; 6.868  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.632 ; 6.181  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 5.922 ; 6.491  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.614 ; 6.172  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 6.335 ; 6.893  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 6.179 ; 6.732  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 6.300 ; 6.878  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 6.009 ; 6.576  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 6.259 ; 6.807  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 6.246 ; 6.808  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 5.350 ; 5.814  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 5.693 ; 6.257  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 5.470 ; 5.972  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.523 ; 6.053  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 5.194 ; 5.696  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.740 ; 6.259  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 5.219 ; 5.730  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.192 ; 5.701  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.550 ; 6.064  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.838 ; 6.399  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 5.801 ; 6.323  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 5.380 ; 5.850  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 5.345 ; 5.811  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.186 ; 5.680  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.146 ; 5.637  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.507 ; 5.991  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 9.910 ; 10.434 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.360 ; 6.932  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.360 ; 6.932  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.027  ; 0.943  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 0.478  ; 0.252  ; Rise       ; altera_reserved_tck                                                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.479 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.479 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.442 ; -0.712 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.452 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.462 ; -0.732 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.472 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.452 ; -0.722 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.480 ; -0.749 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.497 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.484 ; -0.754 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.504 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.470 ; -0.739 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.498 ; -0.767 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.478 ; -0.747 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.473 ; -0.742 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.503 ; -0.773 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.480 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.490 ; -0.760 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.480 ; -0.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.488 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.488 ; -0.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.446 ; -0.716 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.466 ; -0.736 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.504 ; -0.774 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.534 ; -0.803 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.507 ; -0.777 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.536 ; -0.806 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.538 ; -0.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.532 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.532 ; -0.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.542 ; -0.812 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; -2.385 ; -3.182 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; -3.058 ; -3.981 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; -3.142 ; -4.068 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; -3.017 ; -3.934 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; -2.845 ; -3.732 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; -3.006 ; -3.905 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; -2.927 ; -3.820 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; -2.959 ; -3.855 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; -2.621 ; -3.479 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; -2.751 ; -3.627 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; -2.625 ; -3.481 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; -2.988 ; -3.880 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; -2.880 ; -3.756 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; -2.946 ; -3.853 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; -2.828 ; -3.705 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; -2.918 ; -3.802 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; -2.944 ; -3.826 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; -2.492 ; -3.286 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; -2.679 ; -3.543 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; -2.538 ; -3.347 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; -2.560 ; -3.394 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; -2.416 ; -3.218 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; -2.670 ; -3.514 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; -2.396 ; -3.215 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; -2.394 ; -3.208 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; -2.571 ; -3.401 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; -2.688 ; -3.550 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; -2.702 ; -3.553 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; -2.483 ; -3.278 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; -2.452 ; -3.242 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; -2.412 ; -3.208 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; -2.385 ; -3.182 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; -2.562 ; -3.388 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.379 ; -3.195 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -2.993 ; -3.896 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -2.993 ; -3.896 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.191 ; 13.906 ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.571  ; 3.452  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.549  ; 3.430  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.516  ; 3.397  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.545  ; 3.426  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 5.594  ; 5.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.547  ; 3.428  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.567  ; 3.448  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.537  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.496  ; 3.377  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.497  ; 3.378  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.507  ; 3.388  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.517  ; 3.398  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.527  ; 3.408  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.506  ; 3.387  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.519  ; 3.400  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.502  ; 3.383  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.494  ; 3.375  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.509  ; 3.390  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.520  ; 3.401  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.500  ; 3.381  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.526  ; 3.407  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.515  ; 3.396  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.602  ; 5.171  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.508  ; 3.389  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.498  ; 3.379  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.510  ; 3.391  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.493  ; 3.374  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.513  ; 3.394  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.514  ; 3.395  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.585  ; 3.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.583  ; 3.464  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.581  ; 3.462  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.546  ; 3.427  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.556  ; 3.437  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.504  ; 3.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.536  ; 3.417  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.531  ; 3.412  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.512  ; 3.393  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.575  ; 3.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 10.713 ; 10.277 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 6.401  ; 6.323  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 7.241  ; 7.010  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 6.926  ; 6.710  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 6.081  ; 5.903  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 7.272  ; 7.033  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 5.454  ; 5.399  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 6.536  ; 6.492  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 5.954  ; 5.959  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 6.027  ; 5.945  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 7.141  ; 6.906  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 9.862  ; 9.281  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 8.785  ; 8.631  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 6.367  ; 6.384  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 6.770  ; 6.811  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 10.713 ; 10.277 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 9.423  ; 9.018  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 6.256  ; 6.247  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 7.827  ; 7.623  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 5.797  ; 5.834  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 8.787  ; 8.547  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 6.875  ; 6.823  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 7.911  ; 7.865  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 6.191  ; 6.144  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 5.761  ; 5.773  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 6.945  ; 6.865  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 7.465  ; 7.346  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 6.448  ; 6.306  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 5.461  ; 5.385  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 8.617  ; 8.238  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 5.845  ; 5.787  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 5.574  ; 5.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 5.866  ; 5.816  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 8.787  ; 8.547  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 5.942  ; 5.937  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 6.590  ; 6.473  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 7.771  ; 7.641  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 6.622  ; 6.456  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 6.505  ; 6.421  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 6.661  ; 6.527  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 5.266  ; 5.199  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 4.945  ; 4.884  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 5.781  ; 5.675  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 8.449  ; 8.037  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 5.922  ; 5.787  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 5.890  ; 5.875  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 5.665  ; 5.687  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 6.213  ; 6.180  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 4.994  ; 4.954  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 6.055  ; 5.940  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 5.268  ; 5.195  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 5.837  ; 5.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 5.416  ; 5.335  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 8.963  ; 8.738  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.028  ; 5.056  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 6.446  ; 6.486  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 6.446  ; 6.486  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 7.231  ; 7.163  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 8.104  ; 7.967  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 6.073  ; 6.081  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 7.117  ; 7.055  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 4.407  ; 4.275  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 4.196  ; 4.087  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 7.117  ; 7.055  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 6.009  ; 5.894  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 3.086  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 7.351  ; 7.249  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 7.932  ; 7.744  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 2.854  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.371 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.463 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 29.718 ; 29.523 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.880 ; 26.842 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 26.968 ; 26.883 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 29.718 ; 29.388 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 26.328 ; 26.342 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.763 ; 26.823 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 26.115 ; 26.153 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 29.615 ; 29.523 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 26.123 ; 26.137 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 31.223 ; 30.784 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.093 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 28.161 ; 28.022 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.901 ; 26.797 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.966 ; 25.957 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.996 ; 26.871 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 27.556 ; 27.373 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 28.063 ; 27.911 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.122 ; 26.165 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 27.151 ; 27.100 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 28.161 ; 28.022 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 26.242 ; 26.199 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 28.616 ; 28.353 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 26.752 ; 26.672 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 28.360 ; 28.252 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.783 ; 25.800 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 28.053 ; 27.951 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 28.616 ; 28.353 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.908 ; 26.886 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.745 ; 25.757 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.003 ; 25.993 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 26.176 ; 26.197 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.864 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.073  ; 6.689  ; Fall       ; altera_reserved_tck                                                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.656  ; 1.591  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.634  ; 1.569  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.590  ; 1.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.630  ; 1.565  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.109  ; 2.805  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.579  ; 1.514  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.652  ; 1.587  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.622  ; 1.557  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.605  ; 1.540  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.581  ; 1.516  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.611  ; 1.546  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.591  ; 1.526  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.604  ; 1.539  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.588  ; 1.523  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.580  ; 1.515  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.606  ; 1.541  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.586  ; 1.521  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.610  ; 1.545  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.601  ; 1.536  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.118  ; 2.814  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.594  ; 1.529  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.584  ; 1.519  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.596  ; 1.531  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.577  ; 1.512  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.597  ; 1.532  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.600  ; 1.535  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.669  ; 1.604  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.667  ; 1.602  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.666  ; 1.601  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.632  ; 1.567  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.642  ; 1.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.589  ; 1.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.620  ; 1.555  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.614  ; 1.549  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.598  ; 1.533  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.660  ; 1.595  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_ADDR[*]          ; CLOCK_50            ; 2.419  ; 2.502  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[1]         ; CLOCK_50            ; 2.869  ; 3.000  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[2]         ; CLOCK_50            ; 3.263  ; 3.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[3]         ; CLOCK_50            ; 3.125  ; 3.262  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[4]         ; CLOCK_50            ; 2.690  ; 2.772  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[5]         ; CLOCK_50            ; 3.280  ; 3.437  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[6]         ; CLOCK_50            ; 2.419  ; 2.502  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[7]         ; CLOCK_50            ; 2.975  ; 3.134  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[8]         ; CLOCK_50            ; 2.698  ; 2.828  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[9]         ; CLOCK_50            ; 2.701  ; 2.809  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[10]        ; CLOCK_50            ; 3.199  ; 3.335  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[11]        ; CLOCK_50            ; 5.035  ; 4.974  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[12]        ; CLOCK_50            ; 4.053  ; 4.328  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[13]        ; CLOCK_50            ; 2.929  ; 3.094  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[14]        ; CLOCK_50            ; 3.126  ; 3.315  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[15]        ; CLOCK_50            ; 4.904  ; 5.213  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[16]        ; CLOCK_50            ; 4.856  ; 4.809  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[17]        ; CLOCK_50            ; 2.833  ; 2.976  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[18]        ; CLOCK_50            ; 3.587  ; 3.795  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_ADDR[19]        ; CLOCK_50            ; 2.643  ; 2.774  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FS_DQ[*]            ; CLOCK_50            ; 2.200  ; 2.252  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[0]           ; CLOCK_50            ; 3.154  ; 3.335  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[1]           ; CLOCK_50            ; 3.632  ; 3.855  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[2]           ; CLOCK_50            ; 2.782  ; 2.914  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[3]           ; CLOCK_50            ; 2.618  ; 2.742  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[4]           ; CLOCK_50            ; 3.147  ; 3.317  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[5]           ; CLOCK_50            ; 3.371  ; 3.570  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[6]           ; CLOCK_50            ; 2.884  ; 3.001  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[7]           ; CLOCK_50            ; 2.453  ; 2.524  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[8]           ; CLOCK_50            ; 4.490  ; 4.418  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[9]           ; CLOCK_50            ; 2.633  ; 2.739  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[10]          ; CLOCK_50            ; 2.504  ; 2.598  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[11]          ; CLOCK_50            ; 2.642  ; 2.750  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[12]          ; CLOCK_50            ; 4.075  ; 4.345  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[13]          ; CLOCK_50            ; 2.701  ; 2.830  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[14]          ; CLOCK_50            ; 2.962  ; 3.102  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[15]          ; CLOCK_50            ; 3.558  ; 3.772  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[16]          ; CLOCK_50            ; 3.005  ; 3.145  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[17]          ; CLOCK_50            ; 2.960  ; 3.119  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[18]          ; CLOCK_50            ; 3.043  ; 3.191  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[19]          ; CLOCK_50            ; 2.359  ; 2.433  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[20]          ; CLOCK_50            ; 2.200  ; 2.252  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[21]          ; CLOCK_50            ; 2.577  ; 2.662  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[22]          ; CLOCK_50            ; 4.392  ; 4.292  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[23]          ; CLOCK_50            ; 2.659  ; 2.756  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[24]          ; CLOCK_50            ; 2.657  ; 2.772  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[25]          ; CLOCK_50            ; 2.546  ; 2.660  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[26]          ; CLOCK_50            ; 2.814  ; 2.955  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[27]          ; CLOCK_50            ; 2.241  ; 2.294  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[28]          ; CLOCK_50            ; 2.744  ; 2.855  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[29]          ; CLOCK_50            ; 2.359  ; 2.424  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[30]          ; CLOCK_50            ; 2.634  ; 2.727  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FS_DQ[31]          ; CLOCK_50            ; 2.425  ; 2.495  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.799  ; 4.043  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.332  ; 2.269  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.110  ; 2.966  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.110  ; 2.966  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM0_CE_N         ; CLOCK_50            ; 3.315  ; 3.525  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM1_CE_N         ; CLOCK_50            ; 3.715  ; 3.969  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_ADSC_N        ; CLOCK_50            ; 2.780  ; 2.922  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_BE[*]         ; CLOCK_50            ; 1.843  ; 1.825  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[0]        ; CLOCK_50            ; 1.918  ; 1.909  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[1]        ; CLOCK_50            ; 1.843  ; 1.825  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[2]        ; CLOCK_50            ; 3.276  ; 3.466  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SSRAM_BE[3]        ; CLOCK_50            ; 2.674  ; 2.773  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ; 1.336  ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_OE_N          ; CLOCK_50            ; 3.371  ; 3.577  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_WE_N          ; CLOCK_50            ; 3.589  ; 3.794  ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SSRAM_CLK           ; CLOCK_50            ;        ; 1.261  ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -3.002 ;        ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -3.059 ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.825 ; 22.965 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.152 ; 23.327 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.200 ; 23.360 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.515 ; 24.808 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.912 ; 23.063 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.131 ; 23.318 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.825 ; 22.965 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 24.498 ; 24.851 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.840 ; 22.981 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.197 ; 25.534 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.346 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.728 ; 22.843 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.136 ; 23.288 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.728 ; 22.843 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.189 ; 23.343 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.473 ; 23.672 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.753 ; 23.987 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 22.816 ; 22.959 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.332 ; 23.528 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.807 ; 24.061 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.872 ; 23.003 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.639 ; 22.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.076 ; 23.222 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.879 ; 24.142 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.654 ; 22.770 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.722 ; 23.962 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.970 ; 24.211 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.186 ; 23.362 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 22.639 ; 22.750 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.749 ; 22.867 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.860 ; 22.988 ; Rise       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.272 ;        ; Fall       ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RY               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK2_50           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSC_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSP_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADV_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_GW_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM0_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM1_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RY               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                               ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 2150       ; 0          ; 35       ; 2        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                              ; CLOCK_50                                                              ; 496        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 677984     ; 64         ; 224      ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 902        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 2150       ; 0          ; 35       ; 2        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                              ; CLOCK_50                                                              ; 496        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                   ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 677984     ; 64         ; 224      ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 902        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 116      ; 0        ; 3        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2750     ; 0        ; 32       ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                         ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 116      ; 0        ; 3        ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2750     ; 0        ; 32       ; 0        ;
; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 69    ; 69   ;
; Unconstrained Input Port Paths  ; 302   ; 302  ;
; Unconstrained Output Ports      ; 163   ; 163  ;
; Unconstrained Output Port Paths ; 875   ; 875  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Sun Sep 21 10:08:05 2014
Info: Command: quartus_sta NES_FPGA -c NES_FPGA
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_h0k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'
Info (332104): Reading SDC File: 'NES_FPGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]} {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]} {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]} {u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.513
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.513         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.039         0.000 CLOCK_50 
    Info (332119):    33.422         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    44.814         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.391         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):     0.395         0.000 altera_reserved_tck 
    Info (332119):     0.412         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 3.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.436         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    47.305         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.007
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.007         0.000 altera_reserved_tck 
    Info (332119):     1.511         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.571
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.571         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.629         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.622         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.752         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.241 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.760
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.760         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.354         0.000 CLOCK_50 
    Info (332119):    34.036         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    45.236         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.319         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.343         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):     0.346         0.000 altera_reserved_tck 
    Info (332119):     0.371         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 4.033
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.033         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    47.512         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.908
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.908         0.000 altera_reserved_tck 
    Info (332119):     1.378         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.610
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.610         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.625         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.630         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.748         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.424 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: snes_controller:CONTROLLER1|snes_clock was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.271
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.271         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    18.081         0.000 CLOCK_50 
    Info (332119):    37.043         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    47.700         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.121
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.121         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.174         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):     0.176         0.000 altera_reserved_tck 
    Info (332119):     0.183         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 6.679
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.679         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    48.929         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.489
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.489         0.000 altera_reserved_tck 
    Info (332119):     0.708         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.290         0.000 CLOCK_50 
    Info (332119):     9.728         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    19.733         0.000 u0|clock_signals|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.438         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.130 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 721 megabytes
    Info: Processing ended: Sun Sep 21 10:08:26 2014
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:26


