\doxysubsection{Stm32f072xb}
\hypertarget{group__stm32f072xb}{}\label{group__stm32f072xb}\index{Stm32f072xb@{Stm32f072xb}}
Collaboration diagram for Stm32f072xb\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__stm32f072xb}
\end{center}
\end{figure}
\doxysubsubsubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}}
\item 
\mbox{\hyperlink{group___peripheral__interrupt__number__definition}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}}
\item 
\mbox{\hyperlink{group___peripheral__registers__structures}{Peripheral\+\_\+registers\+\_\+structures}}
\item 
\mbox{\hyperlink{group___peripheral__memory__map}{Peripheral\+\_\+memory\+\_\+map}}
\item 
\mbox{\hyperlink{group___peripheral__declaration}{Peripheral\+\_\+declaration}}
\item 
\mbox{\hyperlink{group___exported__constants}{Exported\+\_\+constants}}
\item 
\mbox{\hyperlink{group___exported__macro}{Exported\+\_\+macro}}
\end{DoxyCompactItemize}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__stm32f072xb_gaa7d642ec0ffe7089d01841fe5992321c}\label{group__stm32f072xb_gaa7d642ec0ffe7089d01841fe5992321c} 
\#define {\bfseries ADC1\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012}{ADC1\+\_\+\+COMP\+\_\+\+IRQn}}
\item 
\Hypertarget{group__stm32f072xb_ga009c2e7592dff25609cfe31c5075ebf0}\label{group__stm32f072xb_ga009c2e7592dff25609cfe31c5075ebf0} 
\#define {\bfseries DMA1\+\_\+\+Ch1\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}}
\item 
\Hypertarget{group__stm32f072xb_ga91ae4b3ba6a353f5e69ec0f9be8e80a7}\label{group__stm32f072xb_ga91ae4b3ba6a353f5e69ec0f9be8e80a7} 
\#define {\bfseries DMA1\+\_\+\+Ch2\+\_\+3\+\_\+\+DMA2\+\_\+\+Ch1\+\_\+2\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71}{DMA1\+\_\+\+Channel2\+\_\+3\+\_\+\+IRQn}}
\item 
\Hypertarget{group__stm32f072xb_ga35a41592e06a61cdced6514b54e1ceb3}\label{group__stm32f072xb_ga35a41592e06a61cdced6514b54e1ceb3} 
\#define {\bfseries DMA1\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed}{DMA1\+\_\+\+Channel4\+\_\+5\+\_\+6\+\_\+7\+\_\+\+IRQn}}
\item 
\Hypertarget{group__stm32f072xb_ga95fcd58bc2191300fc08c94311ac5ed8}\label{group__stm32f072xb_ga95fcd58bc2191300fc08c94311ac5ed8} 
\#define {\bfseries DMA1\+\_\+\+Ch4\+\_\+7\+\_\+\+DMA2\+\_\+\+Ch3\+\_\+5\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed}{DMA1\+\_\+\+Channel4\+\_\+5\+\_\+6\+\_\+7\+\_\+\+IRQn}}
\item 
\Hypertarget{group__stm32f072xb_gab750c5433c43339b438d26f821de6a7a}\label{group__stm32f072xb_gab750c5433c43339b438d26f821de6a7a} 
\#define {\bfseries VDDIO2\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa909ccc6b6fba8e8ef1ff5e8989f5ffe}{PVD\+\_\+\+VDDIO2\+\_\+\+IRQn}}
\item 
\Hypertarget{group__stm32f072xb_gaf016a2890375aa890497fa1965dae1f0}\label{group__stm32f072xb_gaf016a2890375aa890497fa1965dae1f0} 
\#define {\bfseries PVD\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa909ccc6b6fba8e8ef1ff5e8989f5ffe}{PVD\+\_\+\+VDDIO2\+\_\+\+IRQn}}
\item 
\Hypertarget{group__stm32f072xb_gaae92cbf893c67700dbc28d2ca87eac9d}\label{group__stm32f072xb_gaae92cbf893c67700dbc28d2ca87eac9d} 
\#define {\bfseries RCC\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608}{RCC\+\_\+\+CRS\+\_\+\+IRQn}}
\item 
\Hypertarget{group__stm32f072xb_ga16b30b9f4d374c506d31c9d4c6cce8a1}\label{group__stm32f072xb_ga16b30b9f4d374c506d31c9d4c6cce8a1} 
\#define {\bfseries TIM6\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\+\_\+\+DAC\+\_\+\+IRQn}}
\item 
\Hypertarget{group__stm32f072xb_gad8e0c20d4c7a475d383e6b992ec23332}\label{group__stm32f072xb_gad8e0c20d4c7a475d383e6b992ec23332} 
\#define {\bfseries USART3\+\_\+8\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf}{USART3\+\_\+4\+\_\+\+IRQn}}
\item 
\Hypertarget{group__stm32f072xb_gade0cba0a5aa75d4a35b1a6d41f4b3283}\label{group__stm32f072xb_gade0cba0a5aa75d4a35b1a6d41f4b3283} 
\#define {\bfseries USART3\+\_\+6\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf}{USART3\+\_\+4\+\_\+\+IRQn}}
\item 
\Hypertarget{group__stm32f072xb_gacfad9f182b248bceb2ebedd9ae366546}\label{group__stm32f072xb_gacfad9f182b248bceb2ebedd9ae366546} 
\#define {\bfseries ADC1\+\_\+\+IRQHandler}~ADC1\+\_\+\+COMP\+\_\+\+IRQHandler
\item 
\Hypertarget{group__stm32f072xb_ga3f7debe9fc2548ab6640825967110101}\label{group__stm32f072xb_ga3f7debe9fc2548ab6640825967110101} 
\#define {\bfseries DMA1\+\_\+\+Ch1\+\_\+\+IRQHandler}~DMA1\+\_\+\+Channel1\+\_\+\+IRQHandler
\item 
\Hypertarget{group__stm32f072xb_ga3752ab0b9a6635ccd7bc87b99ee8fd9b}\label{group__stm32f072xb_ga3752ab0b9a6635ccd7bc87b99ee8fd9b} 
\#define {\bfseries DMA1\+\_\+\+Ch2\+\_\+3\+\_\+\+DMA2\+\_\+\+Ch1\+\_\+2\+\_\+\+IRQHandler}~DMA1\+\_\+\+Channel2\+\_\+3\+\_\+\+IRQHandler
\item 
\Hypertarget{group__stm32f072xb_gac0e40c40e17f156c06448e594bf54eaf}\label{group__stm32f072xb_gac0e40c40e17f156c06448e594bf54eaf} 
\#define {\bfseries DMA1\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQHandler}~DMA1\+\_\+\+Channel4\+\_\+5\+\_\+6\+\_\+7\+\_\+\+IRQHandler
\item 
\Hypertarget{group__stm32f072xb_ga035f9aa47c046222541cca70e281b415}\label{group__stm32f072xb_ga035f9aa47c046222541cca70e281b415} 
\#define {\bfseries DMA1\+\_\+\+Ch4\+\_\+7\+\_\+\+DMA2\+\_\+\+Ch3\+\_\+5\+\_\+\+IRQHandler}~DMA1\+\_\+\+Channel4\+\_\+5\+\_\+6\+\_\+7\+\_\+\+IRQHandler
\item 
\Hypertarget{group__stm32f072xb_gac1854dcfbcf2950cee25063d73a5edb0}\label{group__stm32f072xb_gac1854dcfbcf2950cee25063d73a5edb0} 
\#define {\bfseries VDDIO2\+\_\+\+IRQHandler}~PVD\+\_\+\+VDDIO2\+\_\+\+IRQHandler
\item 
\Hypertarget{group__stm32f072xb_ga045476dfaec8c84f5e16b06b937c0c18}\label{group__stm32f072xb_ga045476dfaec8c84f5e16b06b937c0c18} 
\#define {\bfseries PVD\+\_\+\+IRQHandler}~PVD\+\_\+\+VDDIO2\+\_\+\+IRQHandler
\item 
\Hypertarget{group__stm32f072xb_ga5a6d083fa78461da86a717b28973e009}\label{group__stm32f072xb_ga5a6d083fa78461da86a717b28973e009} 
\#define {\bfseries RCC\+\_\+\+IRQHandler}~RCC\+\_\+\+CRS\+\_\+\+IRQHandler
\item 
\Hypertarget{group__stm32f072xb_gae30e35a563a952a284f3f54d7f164ccd}\label{group__stm32f072xb_gae30e35a563a952a284f3f54d7f164ccd} 
\#define {\bfseries TIM6\+\_\+\+IRQHandler}~TIM6\+\_\+\+DAC\+\_\+\+IRQHandler
\item 
\Hypertarget{group__stm32f072xb_ga36a6fa2533fdea503ca6341545d3148e}\label{group__stm32f072xb_ga36a6fa2533fdea503ca6341545d3148e} 
\#define {\bfseries USART3\+\_\+8\+\_\+\+IRQHandler}~USART3\+\_\+4\+\_\+\+IRQHandler
\item 
\Hypertarget{group__stm32f072xb_gaf04189172ff710986cd652a06e6f3f69}\label{group__stm32f072xb_gaf04189172ff710986cd652a06e6f3f69} 
\#define {\bfseries USART3\+\_\+6\+\_\+\+IRQHandler}~USART3\+\_\+4\+\_\+\+IRQHandler
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
\input{group___configuration__section__for___c_m_s_i_s}
\input{group___peripheral__interrupt__number__definition}
\input{group___peripheral__registers__structures}
\input{group___peripheral__memory__map}
\input{group___peripheral__declaration}
\input{group___exported__constants}
\input{group___exported__macro}
