$date
	Wed Dec 27 15:39:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! halt $end
$var reg 1 " clk $end
$var reg 1 # exit $end
$var reg 1 $ rst $end
$scope module CPU $end
$var wire 6 % ALU_Control [5:0] $end
$var wire 1 & ALU_branch_flag $end
$var wire 32 ' ALU_result [31:0] $end
$var wire 32 ( DataWord [31:0] $end
$var wire 32 ) InstWord [31:0] $end
$var wire 2 * MemSize [1:0] $end
$var wire 1 + MemWrEn $end
$var wire 32 , NPC [31:0] $end
$var wire 32 - PC [31:0] $end
$var wire 1 . RWrEn $end
$var wire 32 / RWrdata [31:0] $end
$var wire 32 0 Rdata1 [31:0] $end
$var wire 32 1 Rdata2 [31:0] $end
$var wire 5 2 Rdst [4:0] $end
$var wire 5 3 Rsrc1 [4:0] $end
$var wire 5 4 Rsrc2 [4:0] $end
$var wire 32 5 StoreData [31:0] $end
$var wire 1 6 branch_jump_flag $end
$var wire 1 7 branch_op $end
$var wire 1 8 clk $end
$var wire 3 9 funct3 [2:0] $end
$var wire 7 : funct7 [6:0] $end
$var wire 1 ! halt $end
$var wire 32 ; imm32 [31:0] $end
$var wire 1 < load_extend_sign $end
$var wire 1 = mem_wEn $end
$var wire 1 > next_PC_select $end
$var wire 2 ? op_A_sel [1:0] $end
$var wire 1 @ op_B_sel $end
$var wire 7 A opcode [6:0] $end
$var wire 32 B operand_A [31:0] $end
$var wire 32 C operand_B [31:0] $end
$var wire 1 D rst $end
$var wire 1 E target_PC $end
$var wire 1 F wEn $end
$var wire 1 G wb_sel $end
$scope module PC_REG $end
$var wire 1 8 CLK $end
$var wire 32 H Din [31:0] $end
$var wire 1 D RST $end
$var wire 1 I WEN $end
$var reg 32 J Qout [31:0] $end
$upscope $end
$scope module IMEM $end
$var wire 32 K Addr [31:0] $end
$var wire 32 L AddrW [31:0] $end
$var wire 1 8 CLK $end
$var wire 2 M Size [1:0] $end
$var reg 32 N DataOut [31:0] $end
$upscope $end
$scope module decoder_unit $end
$var wire 32 O PC [31:0] $end
$var wire 3 P funct3 [2:0] $end
$var wire 7 Q funct7 [6:0] $end
$var wire 32 R i_imm_32 [31:0] $end
$var wire 12 S i_imm_orig [11:0] $end
$var wire 32 T imm32 [31:0] $end
$var wire 32 U instruction [31:0] $end
$var wire 7 V opcode [6:0] $end
$var wire 5 W rd [4:0] $end
$var wire 5 X read_sel1 [4:0] $end
$var wire 5 Y read_sel2 [4:0] $end
$var wire 32 Z s_imm_32 [31:0] $end
$var wire 5 [ s_imm_lsb [4:0] $end
$var wire 7 \ s_imm_msb [6:0] $end
$var wire 12 ] s_imm_orig [11:0] $end
$var wire 32 ^ sb_imm_32 [31:0] $end
$var wire 13 _ sb_imm_orig [12:0] $end
$var wire 5 ` shamt [4:0] $end
$var wire 32 a shamt_32 [31:0] $end
$var wire 20 b u_imm [19:0] $end
$var wire 32 c u_imm_32 [31:0] $end
$var wire 21 d uj_imm [20:0] $end
$var wire 32 e uj_imm_32 [31:0] $end
$var reg 6 f ALU_Control [5:0] $end
$var reg 2 g MemSize [1:0] $end
$var reg 1 h branch_op $end
$var reg 1 i load_extend_sign $end
$var reg 1 j mem_wEn $end
$var reg 2 k op_A_sel [1:0] $end
$var reg 1 l op_B_sel $end
$var reg 1 m wEn $end
$var reg 1 n wb_sel $end
$upscope $end
$scope module RF $end
$var wire 5 o AddrA [4:0] $end
$var wire 5 p AddrB [4:0] $end
$var wire 5 q AddrW [4:0] $end
$var wire 1 8 CLK $end
$var wire 32 r DataInW [31:0] $end
$var wire 1 . WenW $end
$var reg 32 s DataOutA [31:0] $end
$var reg 32 t DataOutB [31:0] $end
$upscope $end
$scope module ALU_inst $end
$var wire 6 u ALU_Control [5:0] $end
$var wire 32 v ALU_result [31:0] $end
$var wire 32 w operand_A [31:0] $end
$var wire 32 x operand_B [31:0] $end
$upscope $end
$scope module DMEM $end
$var wire 32 y Addr [31:0] $end
$var wire 32 z AddrH [31:0] $end
$var wire 32 { AddrW [31:0] $end
$var wire 1 8 CLK $end
$var wire 32 | DataIn [31:0] $end
$var wire 2 } Size [1:0] $end
$var wire 1 + WEN $end
$var wire 1 < load_extend_sign $end
$var reg 32 ~ DataOut [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ~
bx }
bx |
b1111000 {
b1111010 z
b1111011 y
b1111011 x
b0 w
b1111011 v
b0 u
bx t
b0 s
b1111011 r
b1 q
b11011 p
b0 o
0n
1m
1l
b0 k
0j
xi
0h
bx g
b0 f
b100001111010 e
b100001111010 d
b111101100000000000000000000 c
b111101100000000 b
b11011 a
b11011 `
b100001100000 _
b100001100000 ^
b1100001 ]
b11 \
b1 [
b1100001 Z
b11011 Y
b0 X
b1 W
b10011 V
b111101100000000000010010011 U
b1111011 T
b1111011 S
b1111011 R
b11 Q
b0 P
b0 O
b111101100000000000010010011 N
b10 M
b0 L
b0 K
b0 J
0I
b100 H
0G
1F
0E
1D
b1111011 C
b0 B
b10011 A
1@
b0 ?
0>
0=
x<
b1111011 ;
b11 :
b0 9
08
07
06
bx 5
b11011 4
b0 3
b1 2
bx 1
b0 0
b1111011 /
0.
b0 -
b100 ,
1+
bx *
b111101100000000000010010011 )
bx (
b1111011 '
1&
b0 %
1$
0#
0"
0!
$end
#5
1"
18
#10
b11111111111111111111111110011100 z
b11111111111111111111111110011100 {
b11111111111111111111111110011100 /
b11111111111111111111111110011100 r
0&
b11111111111111111111111110011100 '
b11111111111111111111111110011100 v
b11111111111111111111111110011100 y
b11111111111111111111111110011100 C
b11111111111111111111111110011100 x
b11111111111111111111111110011100 ;
b11111111111111111111111110011100 T
b1111100 :
b1111100 Q
b11100 4
b11100 Y
b11100 p
b10 2
b10 W
b10 q
b1111100 \
b11111111111111111111111110000010 Z
b111110000010 ]
b10 [
b11111111111111111111111110011100 R
b111110011100 S
b11111001110000000000000000000000 c
b11111001110000000000 b
b11111111111111111111011110000010 ^
b1011110000010 _
b11111111111100000000011110011100 e
b100000000011110011100 d
b11100 a
b11100 `
b11111001110000000000000100010011 N
b11111001110000000000000100010011 )
b11111001110000000000000100010011 U
b1000 ,
b1000 H
b100 L
b100 J
b100 -
b100 K
b100 O
0"
08
#15
1"
18
#20
b10 f
b10 %
b10 u
b1111011000 z
b1111011000 {
b1111011000 /
b1111011000 r
b1111011000 '
b1111011000 v
b1111011000 y
b11 C
b11 x
b1111011 B
b1111011 w
b11 ;
b11 T
b1111011 s
b1111011 0
b0 :
b0 Q
b1 9
b1 P
b11 4
b11 Y
b11 p
b1 3
b1 X
b1 o
b11 2
b11 W
b11 q
b0 \
b11 Z
b11 ]
b11 [
b11 R
b11 S
b1100001001000000000000 c
b1100001001 b
b100000000010 ^
b100000000010 _
b1001100000000010 e
b1001100000000010 d
b11 a
b11 `
b1100001001000110010011 N
b1100001001000110010011 )
b1100001001000110010011 U
b1100 ,
b1100 H
b1000 L
b1000 J
b1000 -
b1000 K
b1000 O
0"
08
#25
1"
18
#30
b101 f
b101 %
b101 u
b1111010 z
b1111000 {
b1111011 /
b1111011 r
1&
b1111011 '
b1111011 v
b1111011 y
b0 C
b0 x
b0 ;
b0 T
b100 9
b100 P
b0 4
b0 Y
b0 p
b100 2
b100 W
b100 q
b100 Z
b100 ]
b100 [
b0 R
b0 S
b1100000000000000 c
b1100 b
b100 ^
b100 _
b1100000000000000 e
b1100000000000000 d
b0 a
b0 `
b1100001000010011 N
b1100001000010011 )
b1100001000010011 U
b10000 ,
b10000 H
b0 t
b0 1
b0 5
b0 |
b1100 L
b1100 J
b1100 -
b1100 K
b1100 O
0"
08
#35
1"
18
#40
b10110 z
b10100 {
b10111 /
b10111 r
b10111 '
b10111 v
b10111 y
b11111111111111111111111110011100 C
b11111111111111111111111110011100 x
b0 f
b0 %
b0 u
0l
0@
b11111111111111111111111110011100 t
b11111111111111111111111110011100 1
b11111111111111111111111110011100 5
b11111111111111111111111110011100 |
b110011 A
b110011 V
b0 9
b0 P
b10 4
b10 Y
b10 p
b101 2
b101 W
b101 q
b101 Z
b101 ]
b101 [
b10 R
b10 S
b1000001000000000000000 c
b1000001000 b
b100000000100 ^
b100000000100 _
b1000000000000010 e
b1000000000000010 d
b10 a
b10 `
b1000001000001010110011 N
b1000001000001010110011 )
b1000001000001010110011 U
b10100 ,
b10100 H
b10000 L
b10000 J
b10000 -
b10000 K
b10000 O
0"
08
#45
1"
18
#50
b111 f
b111 %
b111 u
1l
1@
b10 z
b0 {
b11 /
b11 r
1&
b11 '
b11 v
b11 y
b101 ;
b101 T
b101 C
b101 x
b10111 t
b10111 1
b10111 5
b10111 |
b10011 A
b10011 V
b100000 :
b100000 Q
b101 9
b101 P
b101 4
b101 Y
b101 p
b100 3
b100 X
b100 o
b111 2
b111 W
b111 q
b100000 \
b10000000111 Z
b10000000111 ]
b111 [
b10000000101 R
b10000000101 S
b1000000010100100101000000000000 c
b1000000010100100101 b
b110000000110 ^
b110000000110 _
b100101110000000100 e
b100101110000000100 d
b101 a
b101 `
b1000000010100100101001110010011 N
b1000000010100100101001110010011 )
b1000000010100100101001110010011 U
b11000 ,
b11000 H
b10100 L
b10100 J
b10100 -
b10100 K
b10100 O
0"
08
#55
1"
18
#60
0&
b1001 f
b1001 %
b1001 u
0l
0@
b1011000 z
b1011000 {
b1011000 /
b1011000 r
b1011000 '
b1011000 v
b1011000 y
b1111011000 C
b1111011000 x
b1111011000 t
b1111011000 1
b1111011000 5
b1111011000 |
b0 ;
b0 T
b110011 A
b110011 V
b0 :
b0 Q
b111 9
b111 P
b11 4
b11 Y
b11 p
b1000 2
b1000 W
b1000 q
b0 \
b1000 Z
b1000 ]
b1000 [
b11 R
b11 S
b1100100111000000000000 c
b1100100111 b
b1000 ^
b1000 _
b100111100000000010 e
b100111100000000010 d
b11 a
b11 `
b1100100111010000110011 N
b1100100111010000110011 )
b1100100111010000110011 U
b11100 ,
b11100 H
b11000 L
b11000 J
b11000 -
b11000 K
b11000 O
0"
08
#65
1"
18
#70
b1111111010 z
b1111111000 {
b1111111011 /
b1111111011 r
1&
b1111111011 '
b1111111011 v
b1111111011 y
b1000 f
b1000 %
b1000 u
b1111011 C
b1111011 x
b1111011000 B
b1111011000 w
b1111011 t
b1111011 1
b1111011 5
b1111011 |
b1111011000 s
b1111011000 0
b110 9
b110 P
b1 4
b1 Y
b1 p
b11 3
b11 X
b11 o
b1001 2
b1001 W
b1001 q
b1001 Z
b1001 ]
b1001 [
b1 R
b1 S
b100011110000000000000 c
b100011110 b
b100000001000 ^
b100000001000 _
b11110100000000000 e
b11110100000000000 d
b1 a
b1 `
b100011110010010110011 N
b100011110010010110011 )
b100011110010010110011 U
b100000 ,
b100000 H
b11100 L
b11100 J
b11100 -
b11100 K
b11100 O
0"
08
#75
1"
18
#80
b0 z
b0 {
b1 /
b1 r
1&
b1 '
b1 v
b1 y
b11 f
b11 %
b11 u
b1111011000 C
b1111011000 x
b1111011 B
b1111011 w
b1111011000 t
b1111011000 1
b1111011000 5
b1111011000 |
b1111011 s
b1111011 0
b10 9
b10 P
b11 4
b11 Y
b11 p
b100 3
b100 X
b100 o
b1010 2
b1010 W
b1010 q
b1010 Z
b1010 ]
b1010 [
b11 R
b11 S
b1100100010000000000000 c
b1100100010 b
b1010 ^
b1010 _
b100010100000000010 e
b100010100000000010 d
b11 a
b11 `
b1100100010010100110011 N
b1100100010010100110011 )
b1100100010010100110011 U
b100100 ,
b100100 H
b100000 L
b100000 J
b100000 -
b100000 K
b100000 O
0"
08
#85
1"
18
#90
b1 /
b1 r
1&
b1 '
b1 v
b1 y
b100 f
b100 %
b100 u
b11 9
b11 P
b1011 2
b1011 W
b1011 q
b1011 Z
b1011 ]
b1011 [
b1100100011000000000000 c
b1100100011 b
b100000001010 ^
b100000001010 _
b100011100000000010 e
b100011100000000010 d
b1100100011010110110011 N
b1100100011010110110011 )
b1100100011010110110011 U
b101000 ,
b101000 H
b100100 L
b100100 J
b100100 -
b100100 K
b100100 O
0"
08
#95
1"
18
#100
b1011110 z
b1011100 {
b1011111 /
b1011111 r
b1011111 '
b1011111 v
b1011111 y
b1000 f
b1000 %
b1000 u
b1011000 C
b1011000 x
b10111 B
b10111 w
b1011000 t
b1011000 1
b1011000 5
b1011000 |
b10111 s
b10111 0
b110 9
b110 P
b1000 4
b1000 Y
b1000 p
b101 3
b101 X
b101 o
b1100 2
b1100 W
b1100 q
b1100 Z
b1100 ]
b1100 [
b1000 R
b1000 S
b100000101110000000000000 c
b100000101110 b
b1100 ^
b1100 _
b101110000000001000 e
b101110000000001000 d
b1000 a
b1000 `
b100000101110011000110011 N
b100000101110011000110011 )
b100000101110011000110011 U
b101100 ,
b101100 H
b101000 L
b101000 J
b101000 -
b101000 K
b101000 O
0"
08
#105
1"
18
#110
0&
b10 f
b10 %
b10 u
b1111011000000 z
b1111011000000 {
b1111011000000 /
b1111011000000 r
b1111011000000 '
b1111011000000 v
b1111011000000 y
b11 C
b11 x
b1111011000 B
b1111011000 w
b11 t
b11 1
b11 5
b11 |
b1111011000 s
b1111011000 0
b1 9
b1 P
b111 4
b111 Y
b111 p
b11 3
b11 X
b11 o
b1101 2
b1101 W
b1101 q
b1101 Z
b1101 ]
b1101 [
b111 R
b111 S
b11100011001000000000000 c
b11100011001 b
b100000001100 ^
b100000001100 _
b11001100000000110 e
b11001100000000110 d
b111 a
b111 `
b11100011001011010110011 N
b11100011001011010110011 )
b11100011001011010110011 U
b110000 ,
b110000 H
b101100 L
b101100 J
b101100 -
b101100 K
b101100 O
0"
08
#115
1"
18
#120
b110 f
b110 %
b110 u
1l
1@
b11110 z
b11100 {
b11110 /
b11110 r
b11110 '
b11110 v
b11110 y
b10 ;
b10 T
b10 C
b10 x
b1111011 B
b1111011 w
b11111111111111111111111110011100 t
b11111111111111111111111110011100 1
b11111111111111111111111110011100 5
b11111111111111111111111110011100 |
b1111011 s
b1111011 0
b10011 A
b10011 V
b101 9
b101 P
b10 4
b10 Y
b10 p
b100 3
b100 X
b100 o
b1110 2
b1110 W
b1110 q
b1110 Z
b1110 ]
b1110 [
b10 R
b10 S
b1000100101000000000000 c
b1000100101 b
b1110 ^
b1110 _
b100101000000000010 e
b100101000000000010 d
b10 a
b10 `
b1000100101011100010011 N
b1000100101011100010011 )
b1000100101011100010011 U
b110100 ,
b110100 H
b110000 L
b110000 J
b110000 -
b110000 K
b110000 O
0"
08
#125
1"
18
#130
b111 f
b111 %
b111 u
b1110 z
b1100 {
b1111 /
b1111 r
1&
b1111 '
b1111 v
b1111 y
b11 C
b11 x
b1111011000 t
b1111011000 1
b1111011000 5
b1111011000 |
b11 ;
b11 T
b100000 :
b100000 Q
b11 4
b11 Y
b11 p
b1111 2
b1111 W
b1111 q
b100000 \
b10000001111 Z
b10000001111 ]
b1111 [
b10000000011 R
b10000000011 S
b1000000001100100101000000000000 c
b1000000001100100101 b
b110000001110 ^
b110000001110 _
b100101110000000010 e
b100101110000000010 d
b11 a
b11 `
b1000000001100100101011110010011 N
b1000000001100100101011110010011 )
b1000000001100100101011110010011 U
b111000 ,
b111000 H
b110100 L
b110100 J
b110100 -
b110100 K
b110100 O
0"
08
#135
1"
18
#140
b0 z
b0 {
b0 /
b0 r
0&
b0 '
b0 v
b0 y
1!
b0 B
b0 w
b0 C
b0 x
b0 t
b0 1
b0 5
b0 |
b0 s
b0 0
b0 ;
b0 T
b0 A
b0 V
b0 :
b0 Q
b0 9
b0 P
b0 4
b0 Y
b0 p
b0 3
b0 X
b0 o
b0 2
b0 W
b0 q
b0 \
b0 Z
b0 ]
b0 [
b0 R
b0 S
b0 c
b0 b
b0 ^
b0 _
b0 e
b0 d
b0 a
b0 `
b0 N
b0 )
b0 U
b111100 ,
b111100 H
b111000 L
b111000 J
b111000 -
b111000 K
b111000 O
0"
08
#145
1#
1"
18
