// Generated by PeakRDL-cheader - A free and open-source header generator
//  https://github.com/SystemRDL/PeakRDL-cheader

#ifndef PCIE_CFG_H
#define PCIE_CFG_H

#ifdef __cplusplus
extern "C" {
#endif

#include <stdint.h>
#include <assert.h>

// Reg - pcie_config_reg::byte_offset_00
#define PCIE_CONFIG_REG__BYTE_OFFSET_00__VENDOR_ID_bm 0xffff
#define PCIE_CONFIG_REG__BYTE_OFFSET_00__VENDOR_ID_bp 0
#define PCIE_CONFIG_REG__BYTE_OFFSET_00__VENDOR_ID_bw 16
#define PCIE_CONFIG_REG__BYTE_OFFSET_00__VENDOR_ID_reset 0x1234
#define PCIE_CONFIG_REG__BYTE_OFFSET_00__DEVICE_ID_bm 0xffff0000
#define PCIE_CONFIG_REG__BYTE_OFFSET_00__DEVICE_ID_bp 16
#define PCIE_CONFIG_REG__BYTE_OFFSET_00__DEVICE_ID_bw 16
#define PCIE_CONFIG_REG__BYTE_OFFSET_00__DEVICE_ID_reset 0xff

// Reg - pcie_config_reg::byte_offset_04
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__BUS_MASTER_ENABLE_bm 0x4
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__BUS_MASTER_ENABLE_bp 2
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__BUS_MASTER_ENABLE_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__BUS_MASTER_ENABLE_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SPECIAL_CYCLE_ENABLE_bm 0x8
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SPECIAL_CYCLE_ENABLE_bp 3
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SPECIAL_CYCLE_ENABLE_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SPECIAL_CYCLE_ENABLE_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__MEMORY_WRITE_INVALIDATE_bm 0x10
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__MEMORY_WRITE_INVALIDATE_bp 4
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__MEMORY_WRITE_INVALIDATE_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__MEMORY_WRITE_INVALIDATE_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__VGA_PALETTE_SNOOP_bm 0x20
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__VGA_PALETTE_SNOOP_bp 5
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__VGA_PALETTE_SNOOP_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__VGA_PALETTE_SNOOP_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__PARITY_ERROR_RESPONSE_bm 0x40
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__PARITY_ERROR_RESPONSE_bp 6
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__PARITY_ERROR_RESPONSE_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__PARITY_ERROR_RESPONSE_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__IDSEL_STEP_WAIT_CYCLE_CONTROL_bm 0x80
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__IDSEL_STEP_WAIT_CYCLE_CONTROL_bp 7
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__IDSEL_STEP_WAIT_CYCLE_CONTROL_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__IDSEL_STEP_WAIT_CYCLE_CONTROL_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SERR_ENABLE_bm 0x100
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SERR_ENABLE_bp 8
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SERR_ENABLE_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SERR_ENABLE_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__FAST_B2B_TRANSACTIONS_ENABLE_bm 0x200
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__FAST_B2B_TRANSACTIONS_ENABLE_bp 9
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__FAST_B2B_TRANSACTIONS_ENABLE_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__FAST_B2B_TRANSACTIONS_ENABLE_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__INTERRUPT_DISABLE_bm 0x400
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__INTERRUPT_DISABLE_bp 10
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__INTERRUPT_DISABLE_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__INTERRUPT_DISABLE_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__RSVD_bm 0x7f800
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__RSVD_bp 11
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__RSVD_bw 8
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__INTERRUPT_STATUS_bm 0x80000
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__INTERRUPT_STATUS_bp 19
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__INTERRUPT_STATUS_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__INTERRUPT_STATUS_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__CAPABILITIES_LIST_bm 0x100000
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__CAPABILITIES_LIST_bp 20
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__CAPABILITIES_LIST_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__CAPABILITIES_LIST_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SIXTYSIX_MHZ_CAPABLE_bm 0x200000
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SIXTYSIX_MHZ_CAPABLE_bp 21
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SIXTYSIX_MHZ_CAPABLE_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SIXTYSIX_MHZ_CAPABLE_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__FAST_B2B_TRANSACTIONS_CAPABLE_bm 0x800000
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__FAST_B2B_TRANSACTIONS_CAPABLE_bp 23
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__FAST_B2B_TRANSACTIONS_CAPABLE_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__FAST_B2B_TRANSACTIONS_CAPABLE_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__MASTER_DATA_PARITY_ERROR_bm 0x1000000
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__MASTER_DATA_PARITY_ERROR_bp 24
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__MASTER_DATA_PARITY_ERROR_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__MASTER_DATA_PARITY_ERROR_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__DEVSEL_TIMING_bm 0x6000000
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__DEVSEL_TIMING_bp 25
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__DEVSEL_TIMING_bw 2
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__DEVSEL_TIMING_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SIGNALED_TARGET_ABORT_bm 0x8000000
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SIGNALED_TARGET_ABORT_bp 27
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SIGNALED_TARGET_ABORT_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SIGNALED_TARGET_ABORT_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__RECEIVED_TARGET_ABORT_bm 0x10000000
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__RECEIVED_TARGET_ABORT_bp 28
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__RECEIVED_TARGET_ABORT_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__RECEIVED_TARGET_ABORT_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__RECEIVED_MASTER_ABORT_bm 0x20000000
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__RECEIVED_MASTER_ABORT_bp 29
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__RECEIVED_MASTER_ABORT_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__RECEIVED_MASTER_ABORT_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SIGNALED_SYSTEM_ERROR_bm 0x40000000
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SIGNALED_SYSTEM_ERROR_bp 30
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SIGNALED_SYSTEM_ERROR_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__SIGNALED_SYSTEM_ERROR_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__DETECTED_PARITY_ERROR_bm 0x80000000
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__DETECTED_PARITY_ERROR_bp 31
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__DETECTED_PARITY_ERROR_bw 1
#define PCIE_CONFIG_REG__BYTE_OFFSET_04__DETECTED_PARITY_ERROR_reset 0x0

// Reg - pcie_config_reg::byte_offset_08
#define PCIE_CONFIG_REG__BYTE_OFFSET_08__REVISION_ID_bm 0xff
#define PCIE_CONFIG_REG__BYTE_OFFSET_08__REVISION_ID_bp 0
#define PCIE_CONFIG_REG__BYTE_OFFSET_08__REVISION_ID_bw 8
#define PCIE_CONFIG_REG__BYTE_OFFSET_08__REVISION_ID_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_08__CLASS_CODE_bm 0xffffff00
#define PCIE_CONFIG_REG__BYTE_OFFSET_08__CLASS_CODE_bp 8
#define PCIE_CONFIG_REG__BYTE_OFFSET_08__CLASS_CODE_bw 24
#define PCIE_CONFIG_REG__BYTE_OFFSET_08__CLASS_CODE_reset 0x0

// Reg - pcie_config_reg::byte_offset_0C
#define PCIE_CONFIG_REG__BYTE_OFFSET_0C__CACHE_LINE_SIZE_REGISTER_bm 0xff
#define PCIE_CONFIG_REG__BYTE_OFFSET_0C__CACHE_LINE_SIZE_REGISTER_bp 0
#define PCIE_CONFIG_REG__BYTE_OFFSET_0C__CACHE_LINE_SIZE_REGISTER_bw 8
#define PCIE_CONFIG_REG__BYTE_OFFSET_0C__LATENCY_TIMER_REGISTER_bm 0xff00
#define PCIE_CONFIG_REG__BYTE_OFFSET_0C__LATENCY_TIMER_REGISTER_bp 8
#define PCIE_CONFIG_REG__BYTE_OFFSET_0C__LATENCY_TIMER_REGISTER_bw 8
#define PCIE_CONFIG_REG__BYTE_OFFSET_0C__INTERRUPT_LINE_REGISTER_bm 0xff0000
#define PCIE_CONFIG_REG__BYTE_OFFSET_0C__INTERRUPT_LINE_REGISTER_bp 16
#define PCIE_CONFIG_REG__BYTE_OFFSET_0C__INTERRUPT_LINE_REGISTER_bw 8
#define PCIE_CONFIG_REG__BYTE_OFFSET_0C__INTERRUPT_PIN_REGISTER_bm 0xff000000
#define PCIE_CONFIG_REG__BYTE_OFFSET_0C__INTERRUPT_PIN_REGISTER_bp 24
#define PCIE_CONFIG_REG__BYTE_OFFSET_0C__INTERRUPT_PIN_REGISTER_bw 8

// Reg - pcie_config_reg::base_address_register_0
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__REGION_TYPE_bm 0x1
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__REGION_TYPE_bp 0
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__REGION_TYPE_bw 1
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__REGION_TYPE_reset 0x0
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__LOCATABLE_bm 0x6
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__LOCATABLE_bp 1
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__LOCATABLE_bw 2
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__LOCATABLE_reset 0x0
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__PREFETCHABLE_bm 0x8
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__PREFETCHABLE_bp 3
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__PREFETCHABLE_bw 1
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__PREFETCHABLE_reset 0x0
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__BASE_ADRESS_bm 0xfffffff0
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__BASE_ADRESS_bp 4
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__BASE_ADRESS_bw 28
#define PCIE_CONFIG_REG__BASE_ADDRESS_REGISTER_0__BASE_ADRESS_reset 0xfff0000

// Reg - pcie_config_reg::base_ddress_register_1
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__REGION_TYPE_bm 0x1
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__REGION_TYPE_bp 0
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__REGION_TYPE_bw 1
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__REGION_TYPE_reset 0x0
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__LOCATABLE_bm 0x6
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__LOCATABLE_bp 1
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__LOCATABLE_bw 2
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__LOCATABLE_reset 0x0
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__PREFETCHABLE_bm 0x8
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__PREFETCHABLE_bp 3
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__PREFETCHABLE_bw 1
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__PREFETCHABLE_reset 0x0
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__BASE_ADRESS_bm 0xfffffff0
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__BASE_ADRESS_bp 4
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__BASE_ADRESS_bw 28
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_1__BASE_ADRESS_reset 0xfff0000

// Reg - pcie_config_reg::base_ddress_register_2
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_2__BAR_bm 0xffffffff
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_2__BAR_bp 0
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_2__BAR_bw 32
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_2__BAR_reset 0x20000000

// Reg - pcie_config_reg::base_ddress_register_3
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_3__BAR_bm 0xffffffff
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_3__BAR_bp 0
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_3__BAR_bw 32
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_3__BAR_reset 0x21000000

// Reg - pcie_config_reg::base_ddress_register_4
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_4__BAR_bm 0xffffffff
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_4__BAR_bp 0
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_4__BAR_bw 32
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_4__BAR_reset 0x30000000

// Reg - pcie_config_reg::base_ddress_register_5
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_5__BAR_bm 0xffffffff
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_5__BAR_bp 0
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_5__BAR_bw 32
#define PCIE_CONFIG_REG__BASE_DDRESS_REGISTER_5__BAR_reset 0x30000000

// Reg - pcie_config_reg::cardbus_cis_pointer
#define PCIE_CONFIG_REG__CARDBUS_CIS_POINTER__WORD_bm 0xffffffff
#define PCIE_CONFIG_REG__CARDBUS_CIS_POINTER__WORD_bp 0
#define PCIE_CONFIG_REG__CARDBUS_CIS_POINTER__WORD_bw 32
#define PCIE_CONFIG_REG__CARDBUS_CIS_POINTER__WORD_reset 0x0

// Reg - pcie_config_reg::byte_offset_2C
#define PCIE_CONFIG_REG__BYTE_OFFSET_2C__VENDOR_ID_bm 0xffff
#define PCIE_CONFIG_REG__BYTE_OFFSET_2C__VENDOR_ID_bp 0
#define PCIE_CONFIG_REG__BYTE_OFFSET_2C__VENDOR_ID_bw 16
#define PCIE_CONFIG_REG__BYTE_OFFSET_2C__VENDOR_ID_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_2C__DEVICE_ID_bm 0xffff0000
#define PCIE_CONFIG_REG__BYTE_OFFSET_2C__DEVICE_ID_bp 16
#define PCIE_CONFIG_REG__BYTE_OFFSET_2C__DEVICE_ID_bw 16
#define PCIE_CONFIG_REG__BYTE_OFFSET_2C__DEVICE_ID_reset 0x0

// Reg - pcie_config_reg::capabilities_pointer
#define PCIE_CONFIG_REG__CAPABILITIES_POINTER__CAPABILITIES_PTR_bm 0xff
#define PCIE_CONFIG_REG__CAPABILITIES_POINTER__CAPABILITIES_PTR_bp 0
#define PCIE_CONFIG_REG__CAPABILITIES_POINTER__CAPABILITIES_PTR_bw 8
#define PCIE_CONFIG_REG__CAPABILITIES_POINTER__CAPABILITIES_PTR_reset 0x40

// Reg - pcie_config_reg::byte_offset_3C
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__INTERRUPT_LINE_bm 0xff
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__INTERRUPT_LINE_bp 0
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__INTERRUPT_LINE_bw 8
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__INTERRUPT_LINE_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__INTERRUPT_PIN_bm 0xff00
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__INTERRUPT_PIN_bp 8
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__INTERRUPT_PIN_bw 8
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__INTERRUPT_PIN_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__MIN_GNT_bm 0xff0000
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__MIN_GNT_bp 16
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__MIN_GNT_bw 8
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__MIN_GNT_reset 0x0
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__MAX_LAT_bm 0xff000000
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__MAX_LAT_bp 24
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__MAX_LAT_bw 8
#define PCIE_CONFIG_REG__BYTE_OFFSET_3C__MAX_LAT_reset 0x0

// Reg - pcie_config_reg::capabilities_power_mngt_pointer
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__CAPABILITIES_ID_bm 0xff
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__CAPABILITIES_ID_bp 0
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__CAPABILITIES_ID_bw 8
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__CAPABILITIES_ID_reset 0x1
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__NEXT_CAP_PTR_bm 0xff00
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__NEXT_CAP_PTR_bp 8
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__NEXT_CAP_PTR_bw 8
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__NEXT_CAP_PTR_reset 0x48
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__VERSION_bm 0x70000
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__VERSION_bp 16
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__VERSION_bw 3
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__PME_CLOCK_bm 0x80000
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__PME_CLOCK_bp 19
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__PME_CLOCK_bw 1
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__DEV_SPEC_INIT_bm 0x200000
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__DEV_SPEC_INIT_bp 21
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__DEV_SPEC_INIT_bw 1
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__AUX_CURRENT_bm 0x1c00000
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__AUX_CURRENT_bp 22
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__AUX_CURRENT_bw 3
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__D1_SUPPORT_bm 0x2000000
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__D1_SUPPORT_bp 25
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__D1_SUPPORT_bw 1
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__D2_SUPPORT_bm 0x4000000
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__D2_SUPPORT_bp 26
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__D2_SUPPORT_bw 1
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__PME_SUPPORT_bm 0xf8000000
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__PME_SUPPORT_bp 27
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_MNGT_POINTER__PME_SUPPORT_bw 5

// Reg - pcie_config_reg::power_management_pointer
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__POWER_STATE_bm 0x3
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__POWER_STATE_bp 0
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__POWER_STATE_bw 2
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__PME_ENABLE_bm 0x8
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__PME_ENABLE_bp 3
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__PME_ENABLE_bw 1
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__DATA_SELECT_bm 0x1e00
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__DATA_SELECT_bp 9
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__DATA_SELECT_bw 4
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__DATA_SCALE_bm 0x6000
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__DATA_SCALE_bp 13
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__DATA_SCALE_bw 2
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__PME_STATUS_bm 0x8000
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__PME_STATUS_bp 15
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__PME_STATUS_bw 1
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__B2_B3_SUPPORT_bm 0x400000
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__B2_B3_SUPPORT_bp 22
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__B2_B3_SUPPORT_bw 1
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__BUS_PWR_CLK_CTRL_EN_bm 0x800000
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__BUS_PWR_CLK_CTRL_EN_bp 23
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__BUS_PWR_CLK_CTRL_EN_bw 1
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__DATA_bm 0xff000000
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__DATA_bp 24
#define PCIE_CONFIG_REG__POWER_MANAGEMENT_POINTER__DATA_bw 8

// Reg - pcie_config_reg::capabilities_power_na_pointer
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__CAPABILITIES_ID_bm 0xff
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__CAPABILITIES_ID_bp 0
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__CAPABILITIES_ID_bw 8
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__CAPABILITIES_ID_reset 0x10
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__NEXT_CAP_PTR_bm 0xff00
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__NEXT_CAP_PTR_bp 8
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__NEXT_CAP_PTR_bw 8
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__NEXT_CAP_PTR_reset 0x0
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__CAPABILITY_VERSION_bm 0xf0000
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__CAPABILITY_VERSION_bp 16
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__CAPABILITY_VERSION_bw 4
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__CAPABILITY_VERSION_reset 0x2
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__DEVICE_PORT_TYPE_bm 0xf00000
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__DEVICE_PORT_TYPE_bp 20
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__DEVICE_PORT_TYPE_bw 4
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__DEVICE_PORT_TYPE_reset 0x0
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__SLOT_IMPLEMENTED_bm 0x1000000
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__SLOT_IMPLEMENTED_bp 24
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__SLOT_IMPLEMENTED_bw 1
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__SLOT_IMPLEMENTED_reset 0x0
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__INTERRUPT_MSG_NUMBER_bm 0x3e000000
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__INTERRUPT_MSG_NUMBER_bp 25
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__INTERRUPT_MSG_NUMBER_bw 5
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__INTERRUPT_MSG_NUMBER_reset 0x0
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__UNDEFINED_bm 0x40000000
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__UNDEFINED_bp 30
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__UNDEFINED_bw 1
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__UNDEFINED_reset 0x0
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__RSVDP_bm 0x80000000
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__RSVDP_bp 31
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__RSVDP_bw 1
#define PCIE_CONFIG_REG__CAPABILITIES_POWER_NA_POINTER__RSVDP_reset 0x0

// Reg - pcie_config_reg::link_control_3_register
#define PCIE_CONFIG_REG__LINK_CONTROL_3_REGISTER__PERFORM_EQUALIZATION_bm 0x1
#define PCIE_CONFIG_REG__LINK_CONTROL_3_REGISTER__PERFORM_EQUALIZATION_bp 0
#define PCIE_CONFIG_REG__LINK_CONTROL_3_REGISTER__PERFORM_EQUALIZATION_bw 1
#define PCIE_CONFIG_REG__LINK_CONTROL_3_REGISTER__PERFORM_EQUALIZATION_reset 0x0
#define PCIE_CONFIG_REG__LINK_CONTROL_3_REGISTER__LINK_EQ_REQ_INTR_EN_bm 0x2
#define PCIE_CONFIG_REG__LINK_CONTROL_3_REGISTER__LINK_EQ_REQ_INTR_EN_bp 1
#define PCIE_CONFIG_REG__LINK_CONTROL_3_REGISTER__LINK_EQ_REQ_INTR_EN_bw 1
#define PCIE_CONFIG_REG__LINK_CONTROL_3_REGISTER__LINK_EQ_REQ_INTR_EN_reset 0x0

// Reg - pcie_config_reg::lane_error_status_register
#define PCIE_CONFIG_REG__LANE_ERROR_STATUS_REGISTER__LANE_ERROR_bm 0x1f
#define PCIE_CONFIG_REG__LANE_ERROR_STATUS_REGISTER__LANE_ERROR_bp 0
#define PCIE_CONFIG_REG__LANE_ERROR_STATUS_REGISTER__LANE_ERROR_bw 5
#define PCIE_CONFIG_REG__LANE_ERROR_STATUS_REGISTER__LANE_ERROR_reset 0x0

// Reg - pcie_config_reg::lane_eq_ctrl_register
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__DOWNSTREAM_TX_PRESET_bm 0xf
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__DOWNSTREAM_TX_PRESET_bp 0
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__DOWNSTREAM_TX_PRESET_bw 4
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__DOWNSTREAM_TX_PRESET_reset 0xf
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__DOWNSTREAM_RX_PRESET_HINT_bm 0x70
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__DOWNSTREAM_RX_PRESET_HINT_bp 4
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__DOWNSTREAM_RX_PRESET_HINT_bw 3
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__DOWNSTREAM_RX_PRESET_HINT_reset 0x7
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__UPSTREAM_TX_PRESET_bm 0xf00
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__UPSTREAM_TX_PRESET_bp 8
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__UPSTREAM_TX_PRESET_bw 4
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__UPSTREAM_TX_PRESET_reset 0xf
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__UPSTREAM_RX_PRESET_HINT_bm 0x7000
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__UPSTREAM_RX_PRESET_HINT_bp 12
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__UPSTREAM_RX_PRESET_HINT_bw 3
#define PCIE_CONFIG_REG__LANE_EQ_CTRL_REGISTER__UPSTREAM_RX_PRESET_HINT_reset 0x7

// Reg - pcie_config_reg::extended_capabilities
#define PCIE_CONFIG_REG__EXTENDED_CAPABILITIES__EXT_CAP_bm 0xffffffff
#define PCIE_CONFIG_REG__EXTENDED_CAPABILITIES__EXT_CAP_bp 0
#define PCIE_CONFIG_REG__EXTENDED_CAPABILITIES__EXT_CAP_bw 32
#define PCIE_CONFIG_REG__EXTENDED_CAPABILITIES__EXT_CAP_reset 0x0

// Addrmap - pcie_config_reg
typedef struct __attribute__ ((__packed__)) {
    uint32_t byte_offset_00;
    uint32_t byte_offset_04;
    uint32_t byte_offset_08;
    uint32_t byte_offset_0C;
    uint32_t base_address_register_0;
    uint32_t base_ddress_register_1;
    uint32_t base_ddress_register_2;
    uint32_t base_ddress_register_3;
    uint32_t base_ddress_register_4;
    uint32_t base_ddress_register_5;
    uint32_t cardbus_cis_pointer;
    uint32_t byte_offset_2C;
    uint8_t RESERVED_30_33[0x4];
    uint32_t capabilities_pointer;
    uint8_t RESERVED_38_3b[0x4];
    uint32_t byte_offset_3C;
    uint32_t capabilities_power_mngt_pointer;
    uint32_t power_management_pointer;
    uint32_t capabilities_power_na_pointer;
    uint32_t link_control_3_register;
    uint32_t lane_error_status_register;
    uint32_t lane_eq_ctrl_register;
    uint8_t RESERVED_58_ff[0xa8];
    uint32_t extended_capabilities;
} pcie_config_reg_t;


static_assert(sizeof(pcie_config_reg_t) == 0x104, "Packing error");

#ifdef __cplusplus
}
#endif

#endif /* PCIE_CFG_H */
