// Module
module Mux_1(i0, i1, i2, i3, s1, s0, out);
input      [1:0] i0, i1, i2, i3;
input       s1, s0;
output reg [1:0] out;

always @(*) begin
 case ({s1, s0})
  2'b00   : out <= i0;
  2'b01   : out <= i1;
  2'b10   : out <= i2;
  2'b11   : out <= i3;
  default : out <= 1'bx;
 endcase
end

endmodule
