/*!
 * @file Adafruit_LT8912B.cpp
 * @brief Arduino/BusIO adaptation of Espressif's LT8912B video driver.
 *
 * SPDX-FileCopyrightText: 2023-2026 Espressif Systems (Shanghai) CO LTD
 * SPDX-FileCopyrightText: 2026 Adafruit Industries
 * SPDX-License-Identifier: Apache-2.0
 *
 * Modified by Adafruit: portable I2C control, checked transactions and timing
 * arguments, configurable lane count, optional physical reset, DVI default,
 * and disabled audio. Original: esp_lcd_lt8912b in espressif/esp-bsp.
 */

#include "Adafruit_LT8912B.h"

#include <math.h>

/** @brief Create an uninitialized bridge controller. */
Adafruit_LT8912B::Adafruit_LT8912B() {}

/** @brief Release the owned I2C interfaces without changing the bridge output.
 */
Adafruit_LT8912B::~Adafruit_LT8912B() {
  delete _main;
  delete _dsi;
  delete _avi;
}

/**
 * @brief Initialize I2C control and optionally perform a physical reset.
 * @param wire I2C bus, configured for the board's control pins by the sketch.
 * @param resetPin Active-low reset GPIO, or a negative value to leave reset to
 * the caller.
 * @return True when all three fixed addresses (0x48, 0x49, 0x4A) acknowledge.
 * @note Checks acknowledgements, not silicon identity. Before begin(), hold
 * the bridge in reset and check 0x48-0x4A for other devices if DDC shares the
 * bus. Isolate DDC only when a monitor device conflicts with a bridge address.
 */
bool Adafruit_LT8912B::begin(int16_t resetPin, TwoWire* wire) {
  _initialized = false;
  if (!wire) {
    return false;
  }

  delete _main;
  delete _dsi;
  delete _avi;
  // The chip exposes main, DSI/CEC, and AVI/audio banks at fixed I2C addresses.
  _main = new Adafruit_I2CDevice(LT8912B_I2C_MAIN, wire);
  _dsi = new Adafruit_I2CDevice(LT8912B_I2C_DSI, wire);
  _avi = new Adafruit_I2CDevice(LT8912B_I2C_AVI, wire);
  if (!_main || !_dsi || !_avi) {
    return false;
  }

  _resetPin = resetPin;
  if (_resetPin >= 0 && !reset()) {
    return false;
  }
  if (!_main->begin()) {
    return false;
  }
  if (!_dsi->begin()) {
    return false;
  }
  if (!_avi->begin()) {
    return false;
  }
  _initialized = true;
  return true;
}

/**
 * @brief Pulse the physical reset pin for 10 ms and wait another 10 ms.
 * @return False if no reset pin was supplied to begin(); otherwise true.
 * @note Reset discards configuration. Call configure() again afterward. GPIO
 * writes cannot report whether the physical reset reached the bridge.
 */
bool Adafruit_LT8912B::reset() {
  if (_resetPin < 0) {
    return false;
  }
  digitalWrite(_resetPin, LOW);
  pinMode(_resetPin, OUTPUT);
  delay(10);
  digitalWrite(_resetPin, HIGH);
  delay(10);
  return true;
}

/**
 * @brief Write an ordered vendor register sequence, stopping on the first
 * error.
 * @param device Register-bank interface.
 * @param sequence Register/value pairs, in the required order.
 * @param count Number of pairs.
 * @return True if every write succeeded.
 */
bool Adafruit_LT8912B::writeSequence(Adafruit_I2CDevice* device,
                                     const RegisterValue* sequence,
                                     size_t count) {
  for (size_t index = 0; index < count; index++) {
    Adafruit_BusIO_Register reg(device, sequence[index].address);
    if (!reg.write(sequence[index].value)) {
      return false;
    }
  }
  return true;
}

/**
 * @brief Configure RGB888 DSI reception and enable video-only DVI output.
 * @param timing Source timing. Active dimensions must be nonzero; sync widths
 * are 1 to 255. Horizontal and vertical totals must each fit in 16 bits.
 * pixelClockMHz must be finite and positive, VIC 0 to 127, and aspectRatio 0
 * to 2.
 * @param lanes Number of DSI data lanes, 1 to 4, without lane or P/N swapping.
 * @return True on success; false for invalid settings, missing begin(), or I2C
 * failure. A partial I2C failure may require reset() before retrying.
 * @note This configures the bridge only. The DSI source must generate matching
 * timing and pixel clock; pixelClockMHz does not program the source clock here.
 * The defaults retain Espressif's 25 MHz reference-crystal initialization.
 */
bool Adafruit_LT8912B::configure(const LT8912B_Timing& timing, uint8_t lanes) {
  uint32_t hTotal = (uint32_t)timing.width + timing.hFrontPorch + timing.hSync +
                    timing.hBackPorch;
  uint32_t vTotal = (uint32_t)timing.height + timing.vFrontPorch +
                    timing.vSync + timing.vBackPorch;
  if (!_initialized || lanes < 1 || lanes > 4) {
    return false;
  }
  if (!timing.width || !timing.height || hTotal > 65535 || vTotal > 65535) {
    return false;
  }
  if (!timing.hSync || timing.hSync > 255 || !timing.vSync ||
      timing.vSync > 255) {
    return false;
  }
  if (!isfinite(timing.pixelClockMHz) || timing.pixelClockMHz <= 0) {
    return false;
  }
  if (timing.vic > 127 || timing.aspectRatio > 2) {
    return false;
  }

  // Stop the transmitter while changing timing to avoid displaying a partially
  // updated mode. This is a driver coherence safeguard, not a reset sequence.
  if (!enableOutput(false)) {
    return false;
  }

  // These ordered analog/PLL/DDS tables are retained from Espressif's driver.
  // Their complete initialization bytes include vendor tuning fields without
  // public bit definitions; keep the original values and comments together.
  const RegisterValue digitalClock[] = {
      /* Digital clock en */
      {LT8912B_REG_MAIN_DIGITAL_CLOCK_02, 0xF7},
      {LT8912B_REG_MAIN_DIGITAL_CLOCK_08, 0xFF},
      {LT8912B_REG_MAIN_DIGITAL_CLOCK_09, 0xFF},
      {LT8912B_REG_MAIN_DIGITAL_CLOCK_0A, 0xFF},
      {LT8912B_REG_MAIN_DIGITAL_CLOCK_0B, 0x7C},
      {LT8912B_REG_MAIN_DIGITAL_CLOCK_0C, 0xFF},
  };
  const RegisterValue txAnalog[] = {
      /* Tx Analog */
      {LT8912B_REG_MAIN_TX_ANALOG_31, 0xE1},
      {LT8912B_REG_MAIN_TX_ANALOG_32, 0xE1},
      {LT8912B_REG_MAIN_TX_CONTROL, 0x0C},
      {LT8912B_REG_MAIN_TX_ANALOG_37, 0x00},
      {LT8912B_REG_MAIN_TX_ANALOG_38, 0x22},
      {LT8912B_REG_MAIN_TX_ANALOG_60, 0x82},
  };
  const RegisterValue cbusAnalog[] = {
      /* Cbus Analog */
      {LT8912B_REG_MAIN_CBUS_ANALOG_39, 0x45},
      {LT8912B_REG_MAIN_CBUS_ANALOG_3A, 0x00},
      {LT8912B_REG_MAIN_CBUS_ANALOG_3B, 0x00},
  };
  const RegisterValue hdmiPLL[] = {
      /* HDMI PLL Analog */
      {LT8912B_REG_MAIN_LVDS_PLL_CONTROL, 0x31},
      {LT8912B_REG_MAIN_HDMI_PLL_ANALOG_55, 0x44},
      {LT8912B_REG_MAIN_HDMI_PLL_ANALOG_57, 0x01},
      {LT8912B_REG_MAIN_HDMI_PLL_ANALOG_5A, 0x02},
  };
  const RegisterValue mipiAnalog[] = {
      {LT8912B_REG_MAIN_MIPI_PN_CONTROL, 0xD6},     // No MIPI P/N swap.
      {LT8912B_REG_MAIN_MIPI_EQ, 0xD4},             // EQ.
      {LT8912B_REG_MAIN_MIPI_ANALOG_CONTROL, 0x3C}, // MIPI analog control.
  };
  uint8_t laneCode = lanes;
  if (lanes == 4) {
    laneCode = 0; // Vendor encoding: 00=4, 01=1, 02=2, 03=3 lanes.
  }
  const RegisterValue mipiBasic[] = {
      {LT8912B_REG_DSI_TERMINATION, 0x01}, // Termination enable.
      {LT8912B_REG_DSI_SETTLE, 0x10},      // Settle.
      {LT8912B_REG_DSI_LANES, laneCode},
      {LT8912B_REG_DSI_DEBUG_MUX, 0x00}, // Debug mux.
      {LT8912B_REG_DSI_LANE_SWAP, 0x00}, // No lane swap.
      {LT8912B_REG_DSI_H_SHIFT, 0x03},   // H shift 3.
      {LT8912B_REG_DSI_V_SHIFT, 0x03},   // V shift 3.
  };
  const RegisterValue ddsConfig[] = {
      {LT8912B_REG_DSI_DDS_FREQUENCY_LOW, 0x93},    // strm_sw_freq_word[7:0]
      {LT8912B_REG_DSI_DDS_FREQUENCY_MIDDLE, 0x3E}, // strm_sw_freq_word[15:8]
      {LT8912B_REG_DSI_DDS_FREQUENCY_HIGH, 0x29},   // strm_sw_freq_word[23:16]
      {LT8912B_REG_DSI_DDS_CONTROL_51, 0x80},       // [0]=strm_sw_freq_word[24]
      {LT8912B_REG_DSI_DDS_CONTROL_1E, 0x4F},
      {LT8912B_REG_DSI_FIFO_FULL_0_LOW, 0x5E}, // full_value
      {LT8912B_REG_DSI_FIFO_FULL_0_HIGH, 0x01},
      {LT8912B_REG_DSI_FIFO_FULL_1_LOW, 0x2C}, // full_value1
      {LT8912B_REG_DSI_FIFO_FULL_1_HIGH, 0x01},
      {LT8912B_REG_DSI_FIFO_FULL_2_LOW, 0xFA}, // full_value2
      {LT8912B_REG_DSI_FIFO_FULL_2_HIGH, 0x00},
      {LT8912B_REG_DSI_FIFO_FULL_3_LOW, 0xC8}, // full_value3
      {LT8912B_REG_DSI_FIFO_FULL_3_HIGH, 0x00},
      {LT8912B_REG_DSI_FIFO_EMPTY_0_LOW, 0x5E}, // empty_value
      {LT8912B_REG_DSI_FIFO_EMPTY_0_HIGH, 0x01},
      {LT8912B_REG_DSI_FIFO_EMPTY_1_LOW, 0x2C}, // empty_value1
      {LT8912B_REG_DSI_FIFO_EMPTY_1_HIGH, 0x01},
      {LT8912B_REG_DSI_FIFO_EMPTY_2_LOW, 0xFA}, // empty_value2
      {LT8912B_REG_DSI_FIFO_EMPTY_2_HIGH, 0x00},
      {LT8912B_REG_DSI_FIFO_EMPTY_3_LOW, 0xC8}, // empty_value3
      {LT8912B_REG_DSI_FIFO_EMPTY_3_HIGH, 0x00},
      {LT8912B_REG_DSI_DDS_TIMER_LOW, 0x64},  // tmr_set[7:0]:100 us
      {LT8912B_REG_DSI_DDS_TIMER_HIGH, 0x00}, // tmr_set[15:8]
      {LT8912B_REG_DSI_DDS_TIMER_STEP,
       0x04}, // Timer step and following DDS tuning coefficients.
      {LT8912B_REG_DSI_DDS_TIMER_COEFFICIENT_45, 0x00},
      {LT8912B_REG_DSI_DDS_TIMER_COEFFICIENT_46, 0x59},
      {LT8912B_REG_DSI_DDS_TIMER_COEFFICIENT_47, 0x00},
      {LT8912B_REG_DSI_DDS_TIMER_COEFFICIENT_48, 0xF2},
      {LT8912B_REG_DSI_DDS_TIMER_COEFFICIENT_49, 0x06},
      {LT8912B_REG_DSI_DDS_TIMER_COEFFICIENT_4A, 0x00},
      {LT8912B_REG_DSI_DDS_TIMER_COEFFICIENT_4B, 0x72},
      {LT8912B_REG_DSI_DDS_TIMER_COEFFICIENT_4C, 0x45},
      {LT8912B_REG_DSI_DDS_TIMER_COEFFICIENT_4D, 0x00},
      {LT8912B_REG_DSI_DDS_TREND_STEP, 0x08}, // Trend step and following DDS
                                              // tuning coefficients.
      {LT8912B_REG_DSI_DDS_TREND_COEFFICIENT_53, 0x00},
      {LT8912B_REG_DSI_DDS_TREND_COEFFICIENT_54, 0xB2},
      {LT8912B_REG_DSI_DDS_TREND_COEFFICIENT_55, 0x00},
      {LT8912B_REG_DSI_DDS_TREND_COEFFICIENT_56, 0xE4},
      {LT8912B_REG_DSI_DDS_TREND_COEFFICIENT_57, 0x0D},
      {LT8912B_REG_DSI_DDS_TREND_COEFFICIENT_58, 0x00},
      {LT8912B_REG_DSI_DDS_TREND_COEFFICIENT_59, 0xE4},
      {LT8912B_REG_DSI_DDS_TREND_COEFFICIENT_5A, 0x8A},
      {LT8912B_REG_DSI_DDS_TREND_COEFFICIENT_5B, 0x00},
      {LT8912B_REG_DSI_DDS_TREND_COEFFICIENT_5C, 0x34},
      {LT8912B_REG_DSI_DDS_CONTROL_51, 0x00}, // Release DDS control.
  };
  if (!writeSequence(_main, digitalClock,
                     sizeof(digitalClock) / sizeof(RegisterValue))) {
    return false;
  }
  if (!writeSequence(_main, txAnalog,
                     sizeof(txAnalog) / sizeof(RegisterValue))) {
    return false;
  }
  if (!writeSequence(_main, cbusAnalog,
                     sizeof(cbusAnalog) / sizeof(RegisterValue))) {
    return false;
  }
  if (!writeSequence(_main, hdmiPLL, sizeof(hdmiPLL) / sizeof(RegisterValue))) {
    return false;
  }
  if (!writeSequence(_main, mipiAnalog,
                     sizeof(mipiAnalog) / sizeof(RegisterValue))) {
    return false;
  }
  if (!writeSequence(_dsi, mipiBasic,
                     sizeof(mipiBasic) / sizeof(RegisterValue))) {
    return false;
  }
  if (!writeSequence(_dsi, ddsConfig,
                     sizeof(ddsConfig) / sizeof(RegisterValue))) {
    return false;
  }
  if (!writeTiming(timing)) {
    return false;
  }

  // Sync polarity occupies only bits 1:0. Preserve the other reset fields.
  Adafruit_BusIO_Register sync(_main, LT8912B_REG_MAIN_SYNC_POLARITY);
  Adafruit_BusIO_RegisterBits horizontalPositive(&sync, 1, 1);
  Adafruit_BusIO_RegisterBits verticalPositive(&sync, 1, 0);
  if (!horizontalPositive.write(timing.hSyncPositive)) {
    return false;
  }
  if (!verticalPositive.write(timing.vSyncPositive)) {
    return false;
  }

  // AVI header is 82 02 0D. PB1=10 selects RGB with active-format information;
  // PB2 has the picture aspect in bits 5:4 and active aspect "same as picture".
  // PB3 and PB5..PB13 are zero, so checksum=0x5F-PB2-PB4, modulo 256.
  uint8_t aspect = timing.aspectRatio * 16 + 0x08;
  uint8_t checksum = (uint8_t)(0x5F - aspect - timing.vic);
  uint8_t payload[14] = {checksum, 0x10, aspect, 0, timing.vic};
  for (uint8_t index = 0; index < sizeof(payload); index++) {
    Adafruit_BusIO_Register infoframe(_avi, LT8912B_REG_AVI_CHECKSUM + index);
    if (!infoframe.write(payload[index])) {
      return false;
    }
  }
  if (!resetReceiver()) {
    return false;
  }

  const RegisterValue lvdsBypass[] = {
      {LT8912B_REG_MAIN_LVDS_PLL_CONTROL,
       0x30}, // LVDS power up for bypass configuration.
      {LT8912B_REG_MAIN_LVDS_PLL_REFERENCE, 0x05},
      {LT8912B_REG_MAIN_LVDS_PLL_CURRENT, 0x24}, // CP=50 uA.
      {LT8912B_REG_MAIN_LVDS_PLL_REFERENCE,
       0x2D}, // Pixel clock reference, second-order passive LPF PLL.
      {LT8912B_REG_MAIN_LVDS_PLL_LOOP,
       0x04}, // loopdiv=0; use second-order PLL.
      {LT8912B_REG_MAIN_LVDS_CP_PRESET, 0x0E}, // CP_PRESET_DIV_RATIO.
      {LT8912B_REG_MAIN_LVDS_CP_PRESET, 0x8E},
      {LT8912B_REG_MAIN_LVDS_CP_6A, 0x00},
      {LT8912B_REG_MAIN_LVDS_CP_SOFT_K_HIGH,
       0xB8}, // RGD_CP_SOFT_K_EN, RGD_CP_SOFT_K[13:8].
      {LT8912B_REG_MAIN_LVDS_CP_SOFT_K_LOW, 0x51},
      {LT8912B_REG_MAIN_CORE_PLL_RESET, 0xFB}, // Core PLL reset.
      {LT8912B_REG_MAIN_CORE_PLL_RESET, 0xFF},
      {LT8912B_REG_MAIN_SCALER_CONTROL, 0x00}, // Disable scaler.
      {LT8912B_REG_MAIN_LVDS_FORMAT,
       0x13}, // VESA format (0x33 would select JEIDA).
      {LT8912B_REG_MAIN_LVDS_PLL_CONTROL,
       0x31}, // Disable LVDS output; use HDMI/DVI transmitter only.
  };
  // Video-only change: keep audio acquisition and packets disabled. These are
  // the LT8912B audio shutdown values, not Espressif's default I2S enable
  // table.
  const RegisterValue audioOff[] = {
      {LT8912B_REG_AVI_AUDIO_ACQUISITION, 0x00}, // Stop audio acquisition.
      {LT8912B_REG_AVI_AUDIO_CLOCK, 0x00}, // Disable audio clock regeneration.
      {LT8912B_REG_AVI_I2S_CONTROL, 0x52}, // Disable I2S input.
      {LT8912B_REG_AVI_PACKET_CONTROL,
       0x40}, // Disable audio/null packet insertion.
  };
  if (!writeSequence(_main, lvdsBypass,
                     sizeof(lvdsBypass) / sizeof(RegisterValue))) {
    return false;
  }
  if (!writeSequence(_avi, audioOff,
                     sizeof(audioOff) / sizeof(RegisterValue))) {
    return false;
  }
  if (!setHDMI(false)) {
    return false;
  }
  return enableOutput(true);
}

/**
 * @brief Write timing as individual bytes, matching the vendor transaction
 * order.
 * @param timing Already-validated video timing.
 * @return True if every register write succeeded.
 */
bool Adafruit_LT8912B::writeTiming(const LT8912B_Timing& timing) {
  uint16_t hTotal =
      timing.width + timing.hFrontPorch + timing.hSync + timing.hBackPorch;
  uint16_t vTotal =
      timing.height + timing.vFrontPorch + timing.vSync + timing.vBackPorch;
  const RegisterValue values[] = {
      {LT8912B_REG_DSI_H_SYNC, (uint8_t)timing.hSync},
      {LT8912B_REG_DSI_V_SYNC, (uint8_t)timing.vSync},
      {LT8912B_REG_DSI_H_ACTIVE, (uint8_t)(timing.width % 256)},
      {LT8912B_REG_DSI_H_ACTIVE + 1, (uint8_t)(timing.width / 256)},
      {LT8912B_REG_DSI_FIFO_BUFFER_LENGTH, 0x0C}, // FIFO buffer length 12.
      {LT8912B_REG_DSI_H_TOTAL, (uint8_t)(hTotal % 256)},
      {LT8912B_REG_DSI_H_TOTAL + 1, (uint8_t)(hTotal / 256)},
      {LT8912B_REG_DSI_V_TOTAL, (uint8_t)(vTotal % 256)},
      {LT8912B_REG_DSI_V_TOTAL + 1, (uint8_t)(vTotal / 256)},
      {LT8912B_REG_DSI_V_BACK_PORCH, (uint8_t)(timing.vBackPorch % 256)},
      {LT8912B_REG_DSI_V_BACK_PORCH + 1, (uint8_t)(timing.vBackPorch / 256)},
      {LT8912B_REG_DSI_V_FRONT_PORCH, (uint8_t)(timing.vFrontPorch % 256)},
      {LT8912B_REG_DSI_V_FRONT_PORCH + 1, (uint8_t)(timing.vFrontPorch / 256)},
      {LT8912B_REG_DSI_H_BACK_PORCH, (uint8_t)(timing.hBackPorch % 256)},
      {LT8912B_REG_DSI_H_BACK_PORCH + 1, (uint8_t)(timing.hBackPorch / 256)},
      {LT8912B_REG_DSI_H_FRONT_PORCH, (uint8_t)(timing.hFrontPorch % 256)},
      {LT8912B_REG_DSI_H_FRONT_PORCH + 1, (uint8_t)(timing.hFrontPorch / 256)},
  };
  return writeSequence(_dsi, values, sizeof(values) / sizeof(RegisterValue));
}

/** @brief Reset the MIPI receiver and DDS logic with the vendor 10 ms delays.
 * @return True if all four writes succeeded.
 */
bool Adafruit_LT8912B::resetReceiver() {
  Adafruit_BusIO_Register mipiReset(_main, LT8912B_REG_MAIN_MIPI_RESET);
  // Vendor full-register reset values also retain the other released blocks.
  if (!mipiReset.write(0x7F)) {
    return false;
  }
  delay(10);
  if (!mipiReset.write(0xFF)) {
    return false;
  }
  Adafruit_BusIO_Register ddsReset(_main, LT8912B_REG_MAIN_DDS_RESET);
  if (!ddsReset.write(0xFB)) {
    return false;
  }
  delay(10);
  return ddsReset.write(0xFF);
}

/**
 * @brief Select HDMI signaling or DVI signaling without enabling audio.
 * @param enabled True selects HDMI; false selects DVI.
 * @return True if the mode field was written successfully.
 */
bool Adafruit_LT8912B::setHDMI(bool enabled) {
  if (!_initialized) {
    return false;
  }
  Adafruit_BusIO_Register mode(_main, LT8912B_REG_MAIN_HDMI_MODE);
  Adafruit_BusIO_RegisterBits hdmiEnabled(&mode, 1, 0);
  return hdmiEnabled.write(enabled);
}

/**
 * @brief Enable or disable the HDMI/DVI transmitter without changing its mode.
 * @param enabled True to transmit video; false to stop the transmitter.
 * @return True if the transmitter enable field was written successfully.
 */
bool Adafruit_LT8912B::enableOutput(bool enabled) {
  if (!_initialized) {
    return false;
  }
  // Vendor enable/disable values are 0x0E/0x0C; only bit 1 changes.
  Adafruit_BusIO_Register transmitter(_main, LT8912B_REG_MAIN_TX_CONTROL);
  Adafruit_BusIO_RegisterBits outputEnabled(&transmitter, 1, 1);
  return outputEnabled.write(enabled);
}

/**
 * @brief Read HDMI hot-plug detect from the bridge.
 * @return True if HPD is high, false if low or before begin().
 * @note BusIO RegisterBits reads cannot distinguish an I2C read error from a
 * high HPD input. This reports a register field, not guaranteed cable presence
 * when the control bus has failed.
 */
bool Adafruit_LT8912B::getHPD() {
  if (!_initialized) {
    return false;
  }
  Adafruit_BusIO_Register hotPlug(_main, LT8912B_REG_MAIN_HPD_STATUS);
  Adafruit_BusIO_RegisterBits connected(&hotPlug, 1, 7);
  return connected.read();
}
