// Seed: 4074543675
module module_0 ();
  wire id_1;
  assign module_2.id_15 = 0;
endmodule
module module_0 (
    output wand module_1,
    input supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    output wor id_4
);
  logic id_6;
  xnor primCall (id_4, id_6, id_7);
  wire [1 : -1] id_7;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_9 = 32'd45
) (
    input tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    output supply0 id_3,
    input wire id_4,
    input supply1 id_5,
    output uwire id_6,
    output supply0 id_7,
    input wire id_8,
    input wor _id_9,
    input wire id_10,
    output tri id_11,
    input supply1 id_12,
    output wand id_13,
    input tri0 id_14,
    output tri1 id_15,
    output supply1 id_16,
    input wand id_17,
    output tri1 id_18
    , id_20
);
  wire [id_9 : -1] id_21 = id_4, id_22 = id_14;
  assign id_6 = -1;
  parameter id_23 = 1'b0 == 1'b0;
  logic id_24;
  ;
  module_0 modCall_1 ();
  wire id_25;
  ;
endmodule
