<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BPSK_controller_Modulator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AWGN_Tester_data_rate_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AWGN_Tester_data_rate_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="BPSK_tx.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BPSK_tx.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BPSK_tx.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BPSK_tx.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BPSK_tx.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="BPSK_tx.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BPSK_tx.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="BPSK_tx.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="BPSK_tx.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="BPSK_tx.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BPSK_tx.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="BPSK_tx.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BPSK_tx.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BPSK_tx.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="BPSK_tx.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="BPSK_tx.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="BPSK_tx.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="BPSK_tx.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="BPSK_tx.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BPSK_tx.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BPSK_txTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BPSK_txTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="BPSK_txTest_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BPSK_txTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BPSK_tx_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="BPSK_tx_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BPSK_tx_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BPSK_tx_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BPSK_tx_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BPSK_tx_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="BPSK_tx_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BPSK_tx_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BPSK_tx_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="BPSK_tx_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="BPSK_tx_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BPSK_tx_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BPSK_tx_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="BPSK_tx_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="BPSK_tx_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BPSK_tx_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BPSKcontroller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BPSKcontroller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BPSKcontroller.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BPSKcontrollerTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BPSKcontrollerTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ClockDividerTest_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ClockDivider_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Debouncer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Debouncer.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Debouncer.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Debouncer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LFSR_Plus.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LFSR_Plus.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LFSR_Plus.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LFSR_Plus_tf_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LFSR_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LFSR_Test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MixerTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MixerTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mixer_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SINE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SINE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SINE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SINE.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SINE.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SINE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SINE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SINE.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="SINE_4.tfi"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SINE_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SINE_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SINE_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SINE_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SINEtest_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SINEtest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sine_4_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sine_4_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bpsk_tx.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="bpsk_tx.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="bpsk_tx.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sineDatapath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sineDatapath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sineDatapath.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sineDatapathTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sineDatapathTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1392669971" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1392669971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393211598" xil_pn:in_ck="4670148843479092760" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1393211598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AWGN_Test.v"/>
      <outfile xil_pn:name="AWGN_Tester_data_rate.v"/>
      <outfile xil_pn:name="BPSK_tx.v"/>
      <outfile xil_pn:name="BPSK_txTest.v"/>
      <outfile xil_pn:name="BPSKcontrollerTest.v"/>
      <outfile xil_pn:name="Channel.v"/>
      <outfile xil_pn:name="ClockDivider.v"/>
      <outfile xil_pn:name="ClockDividerTest.v"/>
      <outfile xil_pn:name="Debouncer.v"/>
      <outfile xil_pn:name="LFSR_Plus.v"/>
      <outfile xil_pn:name="LFSR_Plus_tf.v"/>
      <outfile xil_pn:name="LFSR_Test.v"/>
      <outfile xil_pn:name="Mixer.v"/>
      <outfile xil_pn:name="MixerTest.v"/>
      <outfile xil_pn:name="SINE.v"/>
      <outfile xil_pn:name="SINE_4.v"/>
      <outfile xil_pn:name="SINEtest.v"/>
      <outfile xil_pn:name="Sine_4_Test.v"/>
      <outfile xil_pn:name="da3dac.v"/>
      <outfile xil_pn:name="sineController.v"/>
      <outfile xil_pn:name="sineDatapath.v"/>
      <outfile xil_pn:name="sineDatapathTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1393196079" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3165885086572360882" xil_pn:start_ts="1393196079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393196079" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7839306656919097232" xil_pn:start_ts="1393196079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393190195" xil_pn:in_ck="-3941046623357943909" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4468995955764118855" xil_pn:start_ts="1393190194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DDScompiler.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DDScompiler.v"/>
      <outfile xil_pn:name="ipcore_dir/DDScore_4.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DDScore_4.v"/>
    </transform>
    <transform xil_pn:end_ts="1393211598" xil_pn:in_ck="4670148843479092760" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1393211598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AWGN_Test.v"/>
      <outfile xil_pn:name="AWGN_Tester_data_rate.v"/>
      <outfile xil_pn:name="BPSK_tx.v"/>
      <outfile xil_pn:name="BPSK_txTest.v"/>
      <outfile xil_pn:name="BPSKcontrollerTest.v"/>
      <outfile xil_pn:name="Channel.v"/>
      <outfile xil_pn:name="ClockDivider.v"/>
      <outfile xil_pn:name="ClockDividerTest.v"/>
      <outfile xil_pn:name="Debouncer.v"/>
      <outfile xil_pn:name="LFSR_Plus.v"/>
      <outfile xil_pn:name="LFSR_Plus_tf.v"/>
      <outfile xil_pn:name="LFSR_Test.v"/>
      <outfile xil_pn:name="Mixer.v"/>
      <outfile xil_pn:name="MixerTest.v"/>
      <outfile xil_pn:name="SINE.v"/>
      <outfile xil_pn:name="SINE_4.v"/>
      <outfile xil_pn:name="SINEtest.v"/>
      <outfile xil_pn:name="Sine_4_Test.v"/>
      <outfile xil_pn:name="da3dac.v"/>
      <outfile xil_pn:name="sineController.v"/>
      <outfile xil_pn:name="sineDatapath.v"/>
      <outfile xil_pn:name="sineDatapathTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1393211643" xil_pn:in_ck="-3531556789909094389" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4284955560137660317" xil_pn:start_ts="1393211598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BPSK_txTest_beh.prj"/>
      <outfile xil_pn:name="BPSK_txTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1393211644" xil_pn:in_ck="-6254872539788980699" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6168753081392025370" xil_pn:start_ts="1393211643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BPSK_txTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1392433243" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1392433243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392486570" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3085960290782353328" xil_pn:start_ts="1392486570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393422796" xil_pn:in_ck="-3941046623357943909" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4468995955764118855" xil_pn:start_ts="1393422796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DDScompiler.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DDScompiler.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392486571" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7857657099256250738" xil_pn:start_ts="1392486571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392433243" xil_pn:in_ck="-8177817461368333364" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756275229" xil_pn:start_ts="1392433243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392486571" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4974986805993019119" xil_pn:start_ts="1392486571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393421726" xil_pn:in_ck="8248372463513309222" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2066440932779176246" xil_pn:start_ts="1393421670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BPSK_tx.lso"/>
      <outfile xil_pn:name="BPSK_tx.ngc"/>
      <outfile xil_pn:name="BPSK_tx.ngr"/>
      <outfile xil_pn:name="BPSK_tx.prj"/>
      <outfile xil_pn:name="BPSK_tx.stx"/>
      <outfile xil_pn:name="BPSK_tx.syr"/>
      <outfile xil_pn:name="BPSK_tx.xst"/>
      <outfile xil_pn:name="BPSK_txTest_beh.prj"/>
      <outfile xil_pn:name="BPSK_txTest_stx_beh.prj"/>
      <outfile xil_pn:name="BPSK_tx_xst.xrpt"/>
      <outfile xil_pn:name="SINE.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1393422898" xil_pn:in_ck="134090439672503856" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981218414084893" xil_pn:start_ts="1393422898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393422921" xil_pn:in_ck="5038032361380113821" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3511694943577576824" xil_pn:start_ts="1393422898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BPSK_tx.bld"/>
      <outfile xil_pn:name="BPSK_tx.ngd"/>
      <outfile xil_pn:name="BPSK_tx_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1393423011" xil_pn:in_ck="2367918857633709906" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="5348199703827415655" xil_pn:start_ts="1393422921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BPSK_tx.pcf"/>
      <outfile xil_pn:name="BPSK_tx_map.map"/>
      <outfile xil_pn:name="BPSK_tx_map.mrp"/>
      <outfile xil_pn:name="BPSK_tx_map.ncd"/>
      <outfile xil_pn:name="BPSK_tx_map.ngm"/>
      <outfile xil_pn:name="BPSK_tx_map.xrpt"/>
      <outfile xil_pn:name="BPSK_tx_summary.xml"/>
      <outfile xil_pn:name="BPSK_tx_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1393423104" xil_pn:in_ck="4616105628360641995" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1393423011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BPSK_tx.ncd"/>
      <outfile xil_pn:name="BPSK_tx.pad"/>
      <outfile xil_pn:name="BPSK_tx.par"/>
      <outfile xil_pn:name="BPSK_tx.ptwx"/>
      <outfile xil_pn:name="BPSK_tx.unroutes"/>
      <outfile xil_pn:name="BPSK_tx.xpi"/>
      <outfile xil_pn:name="BPSK_tx_pad.csv"/>
      <outfile xil_pn:name="BPSK_tx_pad.txt"/>
      <outfile xil_pn:name="BPSK_tx_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1393423161" xil_pn:in_ck="104917187451396574" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1393423104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BPSK_tx.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="bpsk_tx.bgn"/>
      <outfile xil_pn:name="bpsk_tx.bit"/>
      <outfile xil_pn:name="bpsk_tx.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1393423104" xil_pn:in_ck="-4303639202178229938" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1393423070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BPSK_tx.twr"/>
      <outfile xil_pn:name="BPSK_tx.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
