#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  4 12:58:29 2023
# Process ID: 13132
# Current directory: G:/RISC_V_CPU_design/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4824 G:\RISC_V_CPU_design\vivado\Risc5CPU.xpr
# Log file: G:/RISC_V_CPU_design/vivado/vivado.log
# Journal file: G:/RISC_V_CPU_design/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/RISC_V_CPU_design/vivado/Risc5CPU.xpr
INFO: [Project 1-313] Project file moved from 'F:/SourceProgram/lab30_Risc5CPU/vivado201704' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilink/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'DCM_PLL' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'DCM_PLL' (customized with software release 2017.4) has a newer major version in the IP Catalog. * The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'DisplayROM' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'DisplayROM' (customized with software release 2017.4) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'Risc5CPU.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 876.094 ; gain = 151.148
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DataRAM -dir g:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {DataRAM} CONFIG.coefficient_file {G:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/digital.coe}] [get_ips DataRAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'DataRAM' to 'DataRAM' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'g:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/digital.coe' provided. It will be converted relative to IP Instance files '../../../digital.coe'
generate_target {instantiation_template} [get_files g:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DataRAM'...
generate_target all [get_files  g:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DataRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DataRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DataRAM'...
catch { config_ip_cache -export [get_ips -all DataRAM] }
export_ip_user_files -of_objects [get_files g:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci]
launch_runs  DataRAM_synth_1
[Mon Dec  4 12:59:42 2023] Launched DataRAM_synth_1...
Run output will be captured here: G:/RISC_V_CPU_design/vivado/Risc5CPU.runs/DataRAM_synth_1/runme.log
export_simulation -of_objects [get_files g:/RISC_V_CPU_design/vivado/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci] -directory G:/RISC_V_CPU_design/vivado/Risc5CPU.ip_user_files/sim_scripts -ip_user_files_dir G:/RISC_V_CPU_design/vivado/Risc5CPU.ip_user_files -ipstatic_source_dir G:/RISC_V_CPU_design/vivado/Risc5CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/RISC_V_CPU_design/vivado/Risc5CPU.cache/compile_simlib/modelsim} {questa=G:/RISC_V_CPU_design/vivado/Risc5CPU.cache/compile_simlib/questa} {riviera=G:/RISC_V_CPU_design/vivado/Risc5CPU.cache/compile_simlib/riviera} {activehdl=G:/RISC_V_CPU_design/vivado/Risc5CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 16:47:58 2023...
