<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ssc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Ssc Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___s_s_c.html">Synchronous Serial Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> hardware registers.  
 <a href="struct_ssc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a54f11860d9f3df7923c8914a6fecfc82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a54f11860d9f3df7923c8914a6fecfc82">SSC_CR</a></td></tr>
<tr class="memdesc:a54f11860d9f3df7923c8914a6fecfc82"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x0) Control Register  <a href="#a54f11860d9f3df7923c8914a6fecfc82">More...</a><br /></td></tr>
<tr class="separator:a54f11860d9f3df7923c8914a6fecfc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c15016e9d625ad0ab2b03018eef2e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a33c15016e9d625ad0ab2b03018eef2e4">SSC_CMR</a></td></tr>
<tr class="memdesc:a33c15016e9d625ad0ab2b03018eef2e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x4) Clock Mode Register  <a href="#a33c15016e9d625ad0ab2b03018eef2e4">More...</a><br /></td></tr>
<tr class="separator:a33c15016e9d625ad0ab2b03018eef2e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8063ac8df0f4b53239bc015495acffe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a8063ac8df0f4b53239bc015495acffe2">Reserved1</a> [2]</td></tr>
<tr class="separator:a8063ac8df0f4b53239bc015495acffe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97495ae203c51eca3e3019ad48f62965"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a97495ae203c51eca3e3019ad48f62965">SSC_RCMR</a></td></tr>
<tr class="memdesc:a97495ae203c51eca3e3019ad48f62965"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x10) Receive Clock Mode Register  <a href="#a97495ae203c51eca3e3019ad48f62965">More...</a><br /></td></tr>
<tr class="separator:a97495ae203c51eca3e3019ad48f62965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52916bf70435fe4624720145b50d17c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a52916bf70435fe4624720145b50d17c8">SSC_RFMR</a></td></tr>
<tr class="memdesc:a52916bf70435fe4624720145b50d17c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x14) Receive Frame Mode Register  <a href="#a52916bf70435fe4624720145b50d17c8">More...</a><br /></td></tr>
<tr class="separator:a52916bf70435fe4624720145b50d17c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecb6c4b5f02419385bf56984cff96ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#abecb6c4b5f02419385bf56984cff96ec">SSC_TCMR</a></td></tr>
<tr class="memdesc:abecb6c4b5f02419385bf56984cff96ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x18) Transmit Clock Mode Register  <a href="#abecb6c4b5f02419385bf56984cff96ec">More...</a><br /></td></tr>
<tr class="separator:abecb6c4b5f02419385bf56984cff96ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89997be36a0d13c5e3de45ddc64354d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a89997be36a0d13c5e3de45ddc64354d6">SSC_TFMR</a></td></tr>
<tr class="memdesc:a89997be36a0d13c5e3de45ddc64354d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x1C) Transmit Frame Mode Register  <a href="#a89997be36a0d13c5e3de45ddc64354d6">More...</a><br /></td></tr>
<tr class="separator:a89997be36a0d13c5e3de45ddc64354d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cca25d749a03784a80e5f97bea5b4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#af4cca25d749a03784a80e5f97bea5b4f">SSC_RHR</a></td></tr>
<tr class="memdesc:af4cca25d749a03784a80e5f97bea5b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x20) Receive Holding Register  <a href="#af4cca25d749a03784a80e5f97bea5b4f">More...</a><br /></td></tr>
<tr class="separator:af4cca25d749a03784a80e5f97bea5b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae521540834c1c49586000ffe0b2129e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ae521540834c1c49586000ffe0b2129e0">SSC_THR</a></td></tr>
<tr class="memdesc:ae521540834c1c49586000ffe0b2129e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x24) Transmit Holding Register  <a href="#ae521540834c1c49586000ffe0b2129e0">More...</a><br /></td></tr>
<tr class="separator:ae521540834c1c49586000ffe0b2129e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1823db3468978991b73e878d603de39a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a1823db3468978991b73e878d603de39a">Reserved2</a> [2]</td></tr>
<tr class="separator:a1823db3468978991b73e878d603de39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87111ae9314d3bd7c241b5953b8a80cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a87111ae9314d3bd7c241b5953b8a80cf">SSC_RSHR</a></td></tr>
<tr class="memdesc:a87111ae9314d3bd7c241b5953b8a80cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x30) Receive Sync. Holding Register  <a href="#a87111ae9314d3bd7c241b5953b8a80cf">More...</a><br /></td></tr>
<tr class="separator:a87111ae9314d3bd7c241b5953b8a80cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30318eb846c21506ba0bb235fa06bb96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a30318eb846c21506ba0bb235fa06bb96">SSC_TSHR</a></td></tr>
<tr class="memdesc:a30318eb846c21506ba0bb235fa06bb96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x34) Transmit Sync. Holding Register  <a href="#a30318eb846c21506ba0bb235fa06bb96">More...</a><br /></td></tr>
<tr class="separator:a30318eb846c21506ba0bb235fa06bb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2fb2f970a2716ceafc8a485aa38719"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a8f2fb2f970a2716ceafc8a485aa38719">SSC_RC0R</a></td></tr>
<tr class="memdesc:a8f2fb2f970a2716ceafc8a485aa38719"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x38) Receive Compare 0 Register  <a href="#a8f2fb2f970a2716ceafc8a485aa38719">More...</a><br /></td></tr>
<tr class="separator:a8f2fb2f970a2716ceafc8a485aa38719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441a4898dbc7c6cceb70d3fc877efdfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a441a4898dbc7c6cceb70d3fc877efdfe">SSC_RC1R</a></td></tr>
<tr class="memdesc:a441a4898dbc7c6cceb70d3fc877efdfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x3C) Receive Compare 1 Register  <a href="#a441a4898dbc7c6cceb70d3fc877efdfe">More...</a><br /></td></tr>
<tr class="separator:a441a4898dbc7c6cceb70d3fc877efdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a4989786d50e675473f8cd1ddba60d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a2a4989786d50e675473f8cd1ddba60d3">SSC_SR</a></td></tr>
<tr class="memdesc:a2a4989786d50e675473f8cd1ddba60d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x40) Status Register  <a href="#a2a4989786d50e675473f8cd1ddba60d3">More...</a><br /></td></tr>
<tr class="separator:a2a4989786d50e675473f8cd1ddba60d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190f6d82716ed4f4986129180f707afb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a190f6d82716ed4f4986129180f707afb">SSC_IER</a></td></tr>
<tr class="memdesc:a190f6d82716ed4f4986129180f707afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x44) Interrupt Enable Register  <a href="#a190f6d82716ed4f4986129180f707afb">More...</a><br /></td></tr>
<tr class="separator:a190f6d82716ed4f4986129180f707afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af332f96daaca18d7cdcfd2e9e05f6099"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#af332f96daaca18d7cdcfd2e9e05f6099">SSC_IDR</a></td></tr>
<tr class="memdesc:af332f96daaca18d7cdcfd2e9e05f6099"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x48) Interrupt Disable Register  <a href="#af332f96daaca18d7cdcfd2e9e05f6099">More...</a><br /></td></tr>
<tr class="separator:af332f96daaca18d7cdcfd2e9e05f6099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e50947da386d958ffd835e16287f0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a23e50947da386d958ffd835e16287f0c">SSC_IMR</a></td></tr>
<tr class="memdesc:a23e50947da386d958ffd835e16287f0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x4C) Interrupt Mask Register  <a href="#a23e50947da386d958ffd835e16287f0c">More...</a><br /></td></tr>
<tr class="separator:a23e50947da386d958ffd835e16287f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff841ac10a445d61a3d18a6552806d11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#aff841ac10a445d61a3d18a6552806d11">Reserved3</a> [37]</td></tr>
<tr class="separator:aff841ac10a445d61a3d18a6552806d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0290aab16700fb12f75722076618c9bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a0290aab16700fb12f75722076618c9bc">SSC_WPMR</a></td></tr>
<tr class="memdesc:a0290aab16700fb12f75722076618c9bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0xE4) Write Protect Mode Register  <a href="#a0290aab16700fb12f75722076618c9bc">More...</a><br /></td></tr>
<tr class="separator:a0290aab16700fb12f75722076618c9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16b8eff514bcbd4226f42ed49c8f358"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ae16b8eff514bcbd4226f42ed49c8f358">SSC_WPSR</a></td></tr>
<tr class="memdesc:ae16b8eff514bcbd4226f42ed49c8f358"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0xE8) Write Protect Status Register  <a href="#ae16b8eff514bcbd4226f42ed49c8f358">More...</a><br /></td></tr>
<tr class="separator:ae16b8eff514bcbd4226f42ed49c8f358"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00046">46</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a8063ac8df0f4b53239bc015495acffe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8063ac8df0f4b53239bc015495acffe2">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00049">49</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a1823db3468978991b73e878d603de39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1823db3468978991b73e878d603de39a">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00056">56</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="aff841ac10a445d61a3d18a6552806d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff841ac10a445d61a3d18a6552806d11">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[37]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00065">65</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a33c15016e9d625ad0ab2b03018eef2e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33c15016e9d625ad0ab2b03018eef2e4">&#9670;&nbsp;</a></span>SSC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SSC_CMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x4) Clock Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00048">48</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a54f11860d9f3df7923c8914a6fecfc82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54f11860d9f3df7923c8914a6fecfc82">&#9670;&nbsp;</a></span>SSC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SSC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x0) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00047">47</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="af332f96daaca18d7cdcfd2e9e05f6099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af332f96daaca18d7cdcfd2e9e05f6099">&#9670;&nbsp;</a></span>SSC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SSC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x48) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00063">63</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a190f6d82716ed4f4986129180f707afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190f6d82716ed4f4986129180f707afb">&#9670;&nbsp;</a></span>SSC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SSC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x44) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00062">62</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a23e50947da386d958ffd835e16287f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e50947da386d958ffd835e16287f0c">&#9670;&nbsp;</a></span>SSC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SSC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x4C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00064">64</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a8f2fb2f970a2716ceafc8a485aa38719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f2fb2f970a2716ceafc8a485aa38719">&#9670;&nbsp;</a></span>SSC_RC0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SSC_RC0R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x38) Receive Compare 0 Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00059">59</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a441a4898dbc7c6cceb70d3fc877efdfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a441a4898dbc7c6cceb70d3fc877efdfe">&#9670;&nbsp;</a></span>SSC_RC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SSC_RC1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x3C) Receive Compare 1 Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00060">60</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a97495ae203c51eca3e3019ad48f62965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97495ae203c51eca3e3019ad48f62965">&#9670;&nbsp;</a></span>SSC_RCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SSC_RCMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x10) Receive Clock Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00050">50</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a52916bf70435fe4624720145b50d17c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52916bf70435fe4624720145b50d17c8">&#9670;&nbsp;</a></span>SSC_RFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SSC_RFMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x14) Receive Frame Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00051">51</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="af4cca25d749a03784a80e5f97bea5b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4cca25d749a03784a80e5f97bea5b4f">&#9670;&nbsp;</a></span>SSC_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SSC_RHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x20) Receive Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00054">54</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a87111ae9314d3bd7c241b5953b8a80cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87111ae9314d3bd7c241b5953b8a80cf">&#9670;&nbsp;</a></span>SSC_RSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SSC_RSHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x30) Receive Sync. Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00057">57</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a2a4989786d50e675473f8cd1ddba60d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a4989786d50e675473f8cd1ddba60d3">&#9670;&nbsp;</a></span>SSC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SSC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x40) Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00061">61</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="abecb6c4b5f02419385bf56984cff96ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abecb6c4b5f02419385bf56984cff96ec">&#9670;&nbsp;</a></span>SSC_TCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SSC_TCMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x18) Transmit Clock Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00052">52</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a89997be36a0d13c5e3de45ddc64354d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89997be36a0d13c5e3de45ddc64354d6">&#9670;&nbsp;</a></span>SSC_TFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SSC_TFMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x1C) Transmit Frame Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00053">53</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="ae521540834c1c49586000ffe0b2129e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae521540834c1c49586000ffe0b2129e0">&#9670;&nbsp;</a></span>SSC_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SSC_THR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x24) Transmit Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00055">55</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a30318eb846c21506ba0bb235fa06bb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30318eb846c21506ba0bb235fa06bb96">&#9670;&nbsp;</a></span>SSC_TSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SSC_TSHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x34) Transmit Sync. Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00058">58</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="a0290aab16700fb12f75722076618c9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0290aab16700fb12f75722076618c9bc">&#9670;&nbsp;</a></span>SSC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SSC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0xE4) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00066">66</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<a id="ae16b8eff514bcbd4226f42ed49c8f358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16b8eff514bcbd4226f42ed49c8f358">&#9670;&nbsp;</a></span>SSC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SSC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0xE8) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__ssc_8h_source.html#l00067">67</a> of file <a class="el" href="component__ssc_8h_source.html">component_ssc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__ssc_8h_source.html">component_ssc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
