Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Fri Oct 25 16:47:15 2024
| Host             : LAPTOP-RR96MLV1 running 64-bit major release  (build 9200)
| Command          : report_power -file Genesys2_VideoDemoR1_power_routed.rpt -pb Genesys2_VideoDemoR1_power_summary_routed.pb -rpx Genesys2_VideoDemoR1_power_routed.rpx
| Design           : Genesys2_VideoDemoR1
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.502        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.322        |
| Device Static (W)        | 0.180        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 80.6         |
| Junction Temperature (C) | 29.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.137 |       48 |       --- |             --- |
| Slice Logic              |     0.057 |    21869 |       --- |             --- |
|   LUT as Logic           |     0.052 |     8805 |    203800 |            4.32 |
|   Register               |     0.002 |     8043 |    407600 |            1.97 |
|   CARRY4                 |     0.002 |      444 |     50950 |            0.87 |
|   LUT as Distributed RAM |     0.001 |      796 |     64000 |            1.24 |
|   F7/F8 Muxes            |    <0.001 |       58 |    203800 |            0.03 |
|   LUT as Shift Register  |    <0.001 |       23 |     64000 |            0.04 |
|   Others                 |     0.000 |      465 |       --- |             --- |
| Signals                  |     0.068 |    17687 |       --- |             --- |
| Block RAM                |     0.094 |     66.5 |       445 |           14.94 |
| MMCM                     |     0.437 |        4 |        10 |           40.00 |
| PLL                      |     0.254 |        2 |        10 |           20.00 |
| DSPs                     |    <0.001 |        2 |       840 |            0.24 |
| I/O                      |     0.760 |      122 |       500 |           24.40 |
| PHASER                   |     0.511 |       28 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.180 |          |           |                 |
| Total                    |     2.502 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.603 |       0.519 |      0.083 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.628 |       0.599 |      0.029 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.045 |       0.044 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.234 |       0.233 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       2.000 |     0.110 |       0.110 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.012 |       0.008 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                   | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_1x_pre                                                                                                                                                | display_clocks_inst/clk_1x_pre                                                                                                                                                                           |             6.7 |
| clk_5x_pre                                                                                                                                                | display_clocks_inst/clk_5x_pre                                                                                                                                                                           |             1.3 |
| clk_fb                                                                                                                                                    | display_clocks_inst/clk_fb                                                                                                                                                                               |            50.0 |
| clk_out1_clk_wiz_0                                                                                                                                        | PLL2_inst/inst/clk_out1_clk_wiz_0                                                                                                                                                                        |             5.0 |
| clk_out1_dpti_clock                                                                                                                                       | DPTI_inst/clkwiz_inst/inst/clk_out1_dpti_clock                                                                                                                                                           |            16.7 |
| clk_out2_clk_wiz_0                                                                                                                                        | PLL2_inst/inst/clk_out2_clk_wiz_0                                                                                                                                                                        |             2.5 |
| clk_out2_dpti_clock                                                                                                                                       | DPTI_inst/clkwiz_inst/inst/clk_out2_dpti_clock                                                                                                                                                           |            16.7 |
| clk_out4_clk_wiz_0                                                                                                                                        | PLL2_inst/inst/clk_out4_clk_wiz_0                                                                                                                                                                        |            10.0 |
| clk_out5_clk_wiz_0                                                                                                                                        | PLL2_inst/inst/clk_out5_clk_wiz_0                                                                                                                                                                        |            40.0 |
| clk_pll_i                                                                                                                                                 | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |             4.4 |
| clk_ref_mmcm_400                                                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_mmcm_400                                                                                                                                         |             2.5 |
| clkfbout_clk_wiz_0                                                                                                                                        | PLL2_inst/inst/clkfbout_clk_wiz_0                                                                                                                                                                        |             5.0 |
| clkfbout_dpti_clock                                                                                                                                       | DPTI_inst/clkwiz_inst/inst/clkfbout_dpti_clock                                                                                                                                                           |            16.7 |
| freq_refclk                                                                                                                                               | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.1 |
| iserdes_clkdiv                                                                                                                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv            |             2.2 |
| iserdes_clkdiv_1                                                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv            |             2.2 |
| iserdes_clkdiv_2                                                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |             2.2 |
| iserdes_clkdiv_3                                                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv            |             2.2 |
| mem_refclk                                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             1.1 |
| mmcm_clkfbout                                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clkfbout                                                                                                                                            |             5.0 |
| mmcm_ps_clk_bufg_in                                                                                                                                       | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                               |             8.9 |
| oserdes_clk                                                                                                                                               | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             1.1 |
| oserdes_clk_1                                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             1.1 |
| oserdes_clk_2                                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             1.1 |
| oserdes_clk_3                                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             1.1 |
| oserdes_clk_4                                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             1.1 |
| oserdes_clk_5                                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             1.1 |
| oserdes_clk_6                                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             1.1 |
| oserdes_clk_7                                                                                                                                             | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             1.1 |
| oserdes_clkdiv                                                                                                                                            | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |             2.2 |
| oserdes_clkdiv_1                                                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |             2.2 |
| oserdes_clkdiv_2                                                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             2.2 |
| oserdes_clkdiv_3                                                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             2.2 |
| oserdes_clkdiv_4                                                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |             4.4 |
| oserdes_clkdiv_5                                                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |             4.4 |
| oserdes_clkdiv_6                                                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             4.4 |
| oserdes_clkdiv_7                                                                                                                                          | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             4.4 |
| pll_clk3_out                                                                                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |             4.4 |
| pll_clkfbout                                                                                                                                              | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |             5.0 |
| prog_clko                                                                                                                                                 | prog_clko                                                                                                                                                                                                |            16.7 |
| sync_pulse                                                                                                                                                | DDR_INF_inst/u_mig_7series_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            17.8 |
| sysclk_p                                                                                                                                                  | sysclk_p                                                                                                                                                                                                 |             5.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in_0 |             1.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in_0 |             1.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             1.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | DDR_INF_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0 |             1.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| Genesys2_VideoDemoR1        |     2.322 |
|   AccCuentas_inst           |     0.010 |
|     ID220_0                 |     0.005 |
|     counter_ADP_0           |     0.002 |
|     counter_ADP_1           |     0.002 |
|   DDR_INF_inst              |     1.674 |
|     u_mig_7series_0_mig     |     1.674 |
|       u_ddr3_infrastructure |     0.250 |
|       u_iodelay_ctrl        |     0.123 |
|       u_memc_ui_top_std     |     1.300 |
|   DPTI_inst                 |     0.114 |
|     clkwiz_inst             |     0.111 |
|       inst                  |     0.111 |
|     dpti2usr_fifo           |     0.002 |
|   Inst_dvid                 |     0.017 |
|   LB_0                      |     0.042 |
|     rgb_mem_inst            |     0.034 |
|       U0                    |     0.034 |
|   PLL2_inst                 |     0.116 |
|     inst                    |     0.116 |
|   UART_TX_control_inst      |     0.033 |
|     dcodeNto8_1             |     0.001 |
|     modulo_Tx_1             |     0.030 |
|       MemTx_8x65535_2       |     0.029 |
|   control_DM_inst           |     0.034 |
|     MEM_ADC0                |     0.011 |
|       U0                    |     0.011 |
|     MEM_ADC1                |     0.012 |
|       U0                    |     0.012 |
|     MEM_DAC0                |     0.009 |
|       U0                    |     0.009 |
|   control_parametros_inst   |     0.003 |
|   display_clocks_inst       |     0.108 |
|   sync_pulse_det_gen_1      |     0.004 |
|   vga_gen_inst              |     0.002 |
+-----------------------------+-----------+


