20
1 WORK 0 RISCV_CORE_CONFIG
2 LIB_CORE 2 RISCV_CORE_CONFIG
3 WORK 1 core
4 WORK 0 core.core_arch
5 WORK 1 counter_calculation
6 WORK 0 counter_calculation.counter_calculation_arch
7 WORK 1 fetch
8 WORK 0 fetch.fetch_arch
9 WORK 1 registerfile
10 WORK 0 registerfile.registerfile_arch
11 WORK 1 decode
12 WORK 0 decode.decode_arch
13 WORK 1 execute
14 WORK 0 execute.execute_arch
15 WORK 1 alu
16 WORK 0 alu.alu_arch
17 WORK 1 memory_access
18 WORK 0 memory_access.memory_access_arch
19 WORK 1 writeback
20 WORK 0 writeback.writeback_arch
13
../design/vhd/alu.vhd 1 77 0 1 20 11821183 0 0 0 0 1 0 1 1 N.A.
../design/vhd/core.vhd 2 287 0 1 20 11821248 0 0 0 0 1 0 0 1 N.A.
../design/vhd/counter_calculation.vhd 3 43 0 1 20 11821212 0 0 0 0 1 0 1 1 N.A.
../design/vhd/decode.vhd 4 153 0 1 20 11821198 0 0 0 0 1 0 1 1 N.A.
../design/vhd/execute.vhd 5 249 0 1 20 11821220 0 0 0 0 1 0 1 1 N.A.
../design/vhd/fetch.vhd 6 38 0 1 20 11821252 0 0 0 0 1 0 0 1 N.A.
../design/vhd/memory_access.vhd 7 122 0 1 20 11821206 0 0 0 0 1 0 1 1 N.A.
../design/vhd/registerfile.vhd 8 41 0 1 20 11821146 0 0 0 0 1 0 0 1 N.A.
../design/vhd/RISCV_CORE_CONFIG.vhd 9 83 0 1 20 11821085 0 0 0 0 1 0 1 1 N.A.
../design/vhd/writeback.vhd 10 87 0 1 20 11821207 0 0 0 0 1 0 1 1 N.A.
./libs/LIB_CORE 11 -1 11 1 20 11665564 0 0 0 0 0 0 0 0 N.A.
./spyglass-1/WORK 12 -1 11 1 20 11665675 0 0 0 0 0 0 0 0 N.A.
./spyglass-1/lint/lint_rtl/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc 13 -1 7 1 20 11666215 0 0 0 0 0 0 1 0 N.A.
1 1 15 15
1 17 77 16
2 1 18 3
2 20 287 4
3 1 16 5
3 18 43 6
4 1 31 11
4 33 153 12
5 1 30 13
5 32 249 14
6 1 19 7
6 21 38 8
7 1 25 17
7 27 122 18
8 1 18 9
8 20 41 10
9 1 83 1
9 1 83 2
10 1 20 19
10 22 87 20
