read -sv run_verilog_mid/adder_32b_9_97_811df74754aa464bfed1416897dea8bb.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_97_811df74754aa464bfed1416897dea8bb_yosys.v
