
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.539009                       # Number of seconds simulated
sim_ticks                                539008810000                       # Number of ticks simulated
final_tick                               539008810000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 259176                       # Simulator instruction rate (inst/s)
host_op_rate                                   292722                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              248466779                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662056                       # Number of bytes of host memory used
host_seconds                                  2169.34                       # Real time elapsed on the host
sim_insts                                   562241545                       # Number of instructions simulated
sim_ops                                     635013148                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst            105408                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            272192                       # Number of bytes read from this memory
system.physmem.bytes_read::total               377600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       105408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          105408                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        47296                       # Number of bytes written to this memory
system.physmem.bytes_written::total             47296                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               1647                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               4253                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5900                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             739                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  739                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               195559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               504986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  700545                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          195559                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             195559                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks             87746                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                  87746                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks             87746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              195559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              504986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 788291                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               114287727                       # Number of BP lookups
system.cpu.branchPred.condPredicted          66120651                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2795687                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             62804703                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                54242879                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.367543                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                15607024                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             257831                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3453894                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3438091                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            15803                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        29630                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    539008810000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        539008811                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          106974533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      659231346                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   114287727                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           73287994                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     429180056                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5611235                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           177                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                 103464375                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                522422                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          538960384                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.382777                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.854167                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                132946015     24.67%     24.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 66766797     12.39%     37.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                339247572     62.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            538960384                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212033                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.223044                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 84483670                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              76215804                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 290538199                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              85162868                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2559843                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             33682585                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                248738                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              729358610                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                372186                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2559843                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                103437747                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9156496                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1520392                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 356539834                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              65746072                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              725431890                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               48859299                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 103132                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    452                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           925822613                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3372500122                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        943691894                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790480                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                130032133                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              51170                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3681                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  75673330                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             88048953                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            54614316                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          23783313                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          7936803                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  717821084                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6011                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 646770261                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           9862565                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        82813947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    338178206                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            614                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     538960384                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.200033                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.512567                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            27676971      5.14%      5.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           375796565     69.73%     74.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           135486848     25.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       538960384                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               405475010     96.23%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10842818      2.57%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5047909      1.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             506887518     78.37%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3736830      0.58%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47348      0.01%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             85053222     13.15%     92.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            51045327      7.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              646770261                       # Type of FU issued
system.cpu.iq.rate                           1.199925                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   421365737                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.651492                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2263729176                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         800652212                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    644704991                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1068135982                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         13543574                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      6655848                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1087                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11244                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      4687362                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       892787                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2559843                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 8843830                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 39376                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           717827211                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            464958                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              88048953                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             54614316                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3447                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    318                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    48                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11244                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1324998                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1390177                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2715175                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             645982384                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              84782554                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            787877                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           116                       # number of nop insts executed
system.cpu.iew.exec_refs                    135708167                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 98305451                       # Number of branches executed
system.cpu.iew.exec_stores                   50925613                       # Number of stores executed
system.cpu.iew.exec_rate                     1.198463                       # Inst execution rate
system.cpu.iew.wb_sent                      644775500                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     644705007                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 484211366                       # num instructions producing a value
system.cpu.iew.wb_consumers                1153414801                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.196094                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.419807                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        82814065                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2549913                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    527569490                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.203658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.079813                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     52558235      9.96%      9.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    397261322     75.30%     85.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     48930151      9.27%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11048511      2.09%     96.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6161016      1.17%     97.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       956122      0.18%     97.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       698094      0.13%     98.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      6515559      1.24%     99.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3440480      0.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    527569490                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241545                       # Number of instructions committed
system.cpu.commit.committedOps              635013148                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131320059                       # Number of memory references committed
system.cpu.commit.loads                      81393105                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97382590                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172151                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857549                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500046693     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599048      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81393105     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926938      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013148                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3440480                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1241953265                       # The number of ROB reads
system.cpu.rob.rob_writes                  1447046443                       # The number of ROB writes
system.cpu.timesIdled                            3613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           48427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241545                       # Number of Instructions Simulated
system.cpu.committedOps                     635013148                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.958678                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.958678                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.043103                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.043103                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                767365627                       # number of integer regfile reads
system.cpu.int_regfile_writes               461854242                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2215115336                       # number of cc regfile reads
system.cpu.cc_regfile_writes                334753599                       # number of cc regfile writes
system.cpu.misc_regfile_reads               132313444                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5173                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              7282                       # number of replacements
system.cpu.dcache.tags.tagsinuse           509.257981                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           117623629                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7794                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          15091.561329                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       51706411500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   509.257981                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.994644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          282                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         470564046                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        470564046                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     67861431                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67861431                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     49757071                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49757071                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2564                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2564                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     117618502                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        117618502                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    117618502                       # number of overall hits
system.cpu.dcache.overall_hits::total       117618502                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         5535                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5535                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9898                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9898                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        15433                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15433                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        15433                       # number of overall misses
system.cpu.dcache.overall_misses::total         15433                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    193119000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    193119000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    436415000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    436415000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        60000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        60000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    629534000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    629534000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    629534000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    629534000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     67866966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67866966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    117633935                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117633935                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    117633935                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117633935                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000199                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000390                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000390                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000131                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000131                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000131                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000131                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34890.514905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34890.514905                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44091.230552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44091.230552                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        60000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        60000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 40791.420981                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40791.420981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 40791.420981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40791.420981                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           83                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5476                       # number of writebacks
system.cpu.dcache.writebacks::total              5476                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         3168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3168                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4471                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         7639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         7639                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7639                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2367                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2367                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         5427                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5427                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7794                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7794                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7794                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7794                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     70033500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     70033500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    247165000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    247165000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    317198500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    317198500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    317198500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    317198500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000066                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000066                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 29587.452471                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29587.452471                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45543.578404                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45543.578404                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 40697.780344                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40697.780344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 40697.780344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40697.780344                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            124991                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.964958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           103337464                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            125503                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            823.386405                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       29190495000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.964958                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.997978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         413983003                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        413983003                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    103337464                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       103337464                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     103337464                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        103337464                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    103337464                       # number of overall hits
system.cpu.icache.overall_hits::total       103337464                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       126911                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        126911                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       126911                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         126911                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       126911                       # number of overall misses
system.cpu.icache.overall_misses::total        126911                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1992984000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1992984000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1992984000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1992984000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1992984000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1992984000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    103464375                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    103464375                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    103464375                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    103464375                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    103464375                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    103464375                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001227                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001227                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001227                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001227                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001227                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001227                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15703.792421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15703.792421                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15703.792421                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15703.792421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15703.792421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15703.792421                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       124991                       # number of writebacks
system.cpu.icache.writebacks::total            124991                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1408                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1408                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1408                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1408                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1408                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1408                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       125503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       125503                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       125503                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       125503                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       125503                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       125503                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1719953000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1719953000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1719953000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1719953000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1719953000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1719953000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001213                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13704.477184                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13704.477184                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13704.477184                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13704.477184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13704.477184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13704.477184                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      1967                       # number of replacements
system.l2.tags.tagsinuse                  3234.545541                       # Cycle average of tags in use
system.l2.tags.total_refs                      256953                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6027                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     42.633649                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       22.985051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1066.324594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2145.235895                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.260333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.523739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.789684                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4060                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3623                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991211                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1058279                       # Number of tag accesses
system.l2.tags.data_accesses                  1058279                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5476                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5476                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       122621                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           122621                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               1932                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1932                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          123852                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             123852                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           1603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1603                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                123852                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  3535                       # number of demand (read+write) hits
system.l2.demand_hits::total                   127387                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               123852                       # number of overall hits
system.l2.overall_hits::cpu.data                 3535                       # number of overall hits
system.l2.overall_hits::total                  127387                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             3496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3496                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1651                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             763                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1651                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                4259                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5910                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1651                       # number of overall misses
system.l2.overall_misses::cpu.data               4259                       # number of overall misses
system.l2.overall_misses::total                  5910                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    213349500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     213349500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    101028500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    101028500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     46851500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     46851500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     101028500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     260201000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        361229500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    101028500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    260201000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       361229500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5476                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5476                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       122621                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       122621                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           5428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       125503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         125503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            125503                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7794                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               133297                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           125503                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7794                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              133297                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.644068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.644068                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.013155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.013155                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.322485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.322485                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.013155                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.546446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044337                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.013155                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.546446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044337                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 61026.744851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61026.744851                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 61192.307692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61192.307692                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 61404.325033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61404.325033                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 61192.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 61094.388354                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61121.742809                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 61192.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 61094.388354                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61121.742809                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  739                       # number of writebacks
system.l2.writebacks::total                       739                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           73                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            73                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3496                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1647                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          757                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           4253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5900                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          4253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5900                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    178389500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    178389500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     84317000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84317000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     38933500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     38933500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     84317000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    217323000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    301640000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     84317000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    217323000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    301640000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.644068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.644068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.013123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.319949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.319949                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.013123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.545676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044262                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.013123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.545676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.044262                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 51026.744851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51026.744851                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 51194.292653                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51194.292653                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 51431.307794                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51431.307794                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 51194.292653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 51098.753821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51125.423729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 51194.292653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 51098.753821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51125.423729                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          7819                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1693                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2404                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          739                       # Transaction distribution
system.membus.trans_dist::CleanEvict              929                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3496                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3496                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2404                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        13468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       424896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  424896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6133                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6133    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6133                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13924048                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           29500000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       265570                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       132301                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2507                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            372                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          365                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 539008810000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6215                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       124991                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5428                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5428                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        125503                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2366                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       375997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        22870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                398867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     16031616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       849280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16880896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1967                       # Total snoops (count)
system.tol2bus.snoopTraffic                     47296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           135264                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021543                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145542                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 132357     97.85%     97.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2900      2.14%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             135264                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          263252000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         188256496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          11704473                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
