#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: xuan
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Tue Nov  4 00:05:37 2025
License checkout: fabric_ads from D:/pango/PDS_2022.2-SP6.4/license/new_pds_f46adde29aad.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 1)] Analyzing module OV_NPU_PCIe (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 84)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 85)] Convert attribute name from syn_keep to PAP_KEEP
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 275)] core_clk is already declared in this scope
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Convert attribute name from syn_black_box to PAP_BLACK_BOX
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 56)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 57)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v(line number: 24)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v(line number: 1)] Analyzing module image_reshape (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v(line number: 15)] Analyzing module ips2l_pcie_dma (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_distributed_fifo (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Analyzing module pgs_pciex4_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Analyzing module ipm_distributed_sdpram_v1_2 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 27)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Analyzing module ips2l_expd_apb_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Analyzing module ips2l_pcie_dma_controller (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_cpld_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mrd_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mwr_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Analyzing module ips2l_pcie_dma_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram (library work)
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ips2l_pcie_dma_ram_init_param.v
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 407)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_cpld_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_mwr_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_rcv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_tx_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_cpld_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_mwr_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v(line number: 1)] Analyzing module pcie_img_select (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v(line number: 22)] Analyzing module power_on_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 22)] Analyzing module reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Analyzing module system_top (library work)
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 135)] axi_awlen is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 138)] axi_awready is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 139)] axi_awvalid is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 141)] axi_wdata is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 142)] axi_wstrb is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 145)] axi_wready is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 153)] axi_arlen is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 156)] axi_arvalid is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 157)] axi_arready is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 159)] axi_rdata is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 160)] axi_rid is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 162)] axi_rlast is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 163)] axi_rvalid is already declared in this scope
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Convert attribute name from syn_black_box to PAP_BLACK_BOX
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 592)] Convert attribute name from syn_black_box to PAP_BLACK_BOX
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 675)] Convert attribute name from syn_black_box to PAP_BLACK_BOX
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 88)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 89)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 90)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 91)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 92)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 93)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 94)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 95)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 97)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 98)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 99)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 100)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 101)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 102)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 103)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 104)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 108)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 111)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 112)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 113)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 297)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 298)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 299)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 300)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 301)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 302)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 303)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 304)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 305)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 306)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 307)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 308)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 309)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 310)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 311)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 312)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 313)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 314)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 315)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 316)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 317)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 318)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 319)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 320)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 321)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 322)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 323)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 324)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 325)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 326)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 327)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 328)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 329)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 330)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 331)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 332)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 333)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 334)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 335)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 336)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 337)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v(line number: 1)] Analyzing module axi_ctrl_outside (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v(line number: 1)] Analyzing module axi_crossbar_wrap_3x1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 1)] Analyzing module npu_top_vcs (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 1)] Analyzing module axi_id_convertor (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Analyzing module ips2l_rst_sync_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 204)] Analyzing module ips2l_ddrphy_wrlvl_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 525)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 544)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 545)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 247)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 166)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp(line number: 101)] Analyzing module ips2l_ddrphy_training_ctrl_v1_11 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 123)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 300)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_14 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 331)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 765)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 254)] Analyzing module ips2l_ddrphy_main_ctrl_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 592)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 189)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 333)] Analyzing module ips2l_ddrphy_gatecal_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 115)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_11 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 243)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 127)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_11 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 592)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_15 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 541)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_12 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 211)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_12 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 139)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 335)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 321)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 388)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 559)] Analyzing module ips2l_ddrphy_data_slice_v1_15 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 139)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 197)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 86)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 149)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 431)] Analyzing module ips2l_ddrphy_calib_top_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 214)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 99)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 186)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 257)] Analyzing module ips2l_ddrphy_check_ppll_out_sync_point_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 10)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 37)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 38)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 39)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 40)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 41)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 10)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 29)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 30)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 31)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 32)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 33)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 185)] Analyzing module ips2l_bresp_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 188)] Analyzing module ips2l_cmd_align_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Analyzing module ips2l_cmd_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 84)] Analyzing module ips2l_mcdq_axi_bresp_buf_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 183)] Analyzing module ips2l_mcdq_axi_buf_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 247)] Analyzing module ips2l_mcdq_axi_channel_v1_6 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 311)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 312)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 182)] Analyzing module ips2l_mcdq_axi_cmd_arb_v1_5a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 190)] Analyzing module ips2l_mcdq_axi_dec_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 293)] Analyzing module ips2l_mcdq_axi_mc_v1_6 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 376)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 361)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 362)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 471)] Analyzing module ips2l_mcdq_axi_rdata_align_v1_6 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 502)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 503)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 504)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 313)] Analyzing module ips2l_mcdq_axi_rdata_arrange_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 361)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 336)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 341)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 643)] Analyzing module ips2l_mcdq_axi_wdata_align_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 708)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 713)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 675)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 676)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 677)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 197)] Analyzing module ips2l_rddata_fifo_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 202)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 202)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 238)] Analyzing module ips2l_rdata_align_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 284)] Analyzing module ips2l_wdata_align_fifo_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 289)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 299)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 288)] Analyzing module ips2l_wdata_fifo_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 293)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 303)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_ui_axi_v1_5a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_ui_axi_v1_5a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_ui_axi_v1_5a.vp(line number: 286)] Analyzing module ips2l_mcdq_ui_axi_v1_5a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_ui_axi_v1_5a.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 94)] Analyzing module ips2l_mcdq_reg_fifo2_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 114)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 115)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 144)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 160)] Analyzing module ips2l_mcdq_apb_cross_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 116)] Analyzing module ips2l_mcdq_calib_delay_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 729)] Analyzing module ips2l_mcdq_cfg_apb_v1_5a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 265)] Analyzing module ips2l_mcdq_dcd_bm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 91)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 225)] Analyzing module ips2l_mcdq_dcd_sm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 190)] Analyzing module ips2l_mcdq_dcd_top_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 663)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_6 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 855)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 313)] Analyzing module ips2l_mcdq_dcp_buf_v1_8b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 225)] Analyzing module ips2l_mcdq_dcp_out_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 344)] Analyzing module ips2l_mcdq_dcp_top_v1_8b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 721)] Analyzing module ips2l_mcdq_dfi_v1_7a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp(line number: 330)] Analyzing module ips2l_mcdq_lp_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 649)] Analyzing module ips2l_mcdq_mac_top_v1_8b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 329)] Analyzing module ips2l_mcdq_mpr_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 371)] Analyzing module ips2l_mcdq_mrs_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 110)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 98)] Analyzing module ips2l_mcdq_rdatapath_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 188)] Analyzing module ips2l_mcdq_wdatapath_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 155)] Analyzing module ips2l_mcdq_wdp_align_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 148)] Analyzing module ips2l_mcdq_wdp_dcp_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Analyzing module ips2l_mcdq_com_timing_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 143)] Analyzing module ips2l_mcdq_tfaw_timing_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Analyzing module ips2l_mcdq_tfaw_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 107)] Analyzing module ips2l_mcdq_timing_act_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 130)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 143)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 105)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 142)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Analyzing module ips2l_mcdq_trc_timing_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 13)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh
W: Public-4030: File 'C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh' has been added. It is skipped.
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 13)] Analyzing module ddr3_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh
W: Public-4030: File 'C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh' has been added. It is skipped.
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 8)] Analyzing module ddr3_mcdq_wrapper_v1_9 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh
W: Public-4030: File 'C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh' has been added. It is skipped.
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 13)] Analyzing module ddr3_slice_top_v1_15 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_cross_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Analyzing module ips2l_pcie_apb2dbi_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v(line number: 11)] Analyzing module ips2l_pcie_cfg_init_v1_2b (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v(line number: 127)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 11)] Analyzing module ips2l_pcie_hard_ctrl_v1_2b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v(line number: 21)] Analyzing module ips2l_pcie_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 11)] Analyzing module ips2l_pcie_soft_phy_v1_2c (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 83)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 84)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 107)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 108)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 11)] Analyzing module ips2l_pcie_top_v1_2c (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Analyzing module ips2l_pcie_seio_intf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Analyzing module rcv_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_data_ram (library work)
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/rcv_data_ram_init_param.v
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Analyzing module rcv_header_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_header_ram (library work)
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/rcv_header_ram_init_param.v
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Analyzing module retry_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Analyzing module ipm2l_spram_v1_0_retry_data_ram (library work)
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/retry_data_ram_init_param.v
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 124)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 128)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 136)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 137)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 141)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 145)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 181)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 182)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 185)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 186)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 195)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_cross_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Analyzing module hsst_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Analyzing module hsst_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Analyzing module hsstl_phy_mac_rdata_proc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_rst_fsm_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module ips_hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 21)] Analyzing module ipm2l_pcie_hsstlp_x1_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 21)] Analyzing module ipm2l_pcie_hsstlp_x2_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 21)] Analyzing module ipm2l_pcie_hsstlp_x4_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Analyzing module ipm2l_hsstlp_apb_bridge_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Analyzing module ipm2l_hsstlp_wrapper_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v(line number: 16)] Analyzing module ipm2l_hsstlp_fifo_clr_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_rx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_tx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rxlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_txlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 16)] Analyzing module pcie_test (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v(line number: 18)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v successfully.
I: Module "OV_NPU_PCIe" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 3.090s wall, 0.344s user + 0.109s system = 0.453s CPU (14.7%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 1)] Elaborating module OV_NPU_PCIe
I: Module instance {OV_NPU_PCIe} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    USER_S_ID_WIDTH = 32'b00000000000000000000000000001010
    USER_M_ID_WIDTH = 32'b00000000000000000000000000001011
    USER_ADDR_WIDTH = 32'b00000000000000000000000001000000
    USER_DATA_WIDTH = 32'b00000000000000000000000010000000
    USER_STRB_WIDTH = 32'b00000000000000000000000000010000
    USER_WUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_BUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_ARUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_RUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_AWUSER_WIDTH = 32'b00000000000000000000000000000001
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
    REM_DQS_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 289)] Elaborating instance pll_inst
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v(line number: 18)] Elaborating module pll
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v(line number: 306)] Elaborating instance u_gpll
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 299)] Elaborating instance power_on_delay_inst
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v(line number: 22)] Elaborating module power_on_delay
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 308)] Elaborating instance coms2_reg_config
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 22)] Elaborating module reg_config
E: Verilog-4072: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 40)] i2c_com is referenced to undefined module
Program Error Out.
Action compile: Real time elapsed is 0h:0m:24s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Nov  4 00:05:59 2025
Action compile: Peak memory pool usage is 146 MB
