<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1699174857834" as="style"/><link rel="stylesheet" href="styles.css?v=1699174857834"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://www.xilinx.com/products/design-tools/microblaze-v.html">AMD MicroBlaze V Processor: A Flexible and Efficient RISC-V Processor</a> <span class="domain">(<a href="https://www.xilinx.com">www.xilinx.com</a>)</span></div><div class="subtext"><span>stevefan1999</span> | <span>67 comments</span></div><br/><div><div id="38138628" class="c"><input type="checkbox" id="c-38138628" checked=""/><div class="controls bullet"><span class="by">phendrenad2</span><span>|</span><a href="#38143201">next</a><span>|</span><label class="collapse" for="c-38138628">[-]</label><label class="expand" for="c-38138628">[4 more]</label></div><br/><div class="children"><div class="content">This is confusing unless you remember that AMD bought Xilinx recently, so random new Xilinx products will likely get the AMD name applied on them.</div><br/><div id="38140415" class="c"><input type="checkbox" id="c-38140415" checked=""/><div class="controls bullet"><span class="by">kramerger</span><span>|</span><a href="#38138628">parent</a><span>|</span><a href="#38143201">next</a><span>|</span><label class="collapse" for="c-38140415">[-]</label><label class="expand" for="c-38140415">[3 more]</label></div><br/><div class="children"><div class="content">Random? Xilinx MicroBlaze is 20+ years old. It was one of the first &quot;real&quot; softcores developed for FPGA.<p>The Intel counterpart would be Altera NIOS II.</div><br/><div id="38140590" class="c"><input type="checkbox" id="c-38140590" checked=""/><div class="controls bullet"><span class="by">SomeHacker44</span><span>|</span><a href="#38138628">root</a><span>|</span><a href="#38140415">parent</a><span>|</span><a href="#38143201">next</a><span>|</span><label class="collapse" for="c-38140590">[-]</label><label class="expand" for="c-38140590">[2 more]</label></div><br/><div class="children"><div class="content">NIOS V in this particular case...</div><br/><div id="38144443" class="c"><input type="checkbox" id="c-38144443" checked=""/><div class="controls bullet"><span class="by">GeorgeTirebiter</span><span>|</span><a href="#38138628">root</a><span>|</span><a href="#38140590">parent</a><span>|</span><a href="#38143201">next</a><span>|</span><label class="collapse" for="c-38144443">[-]</label><label class="expand" for="c-38144443">[1 more]</label></div><br/><div class="children"><div class="content">indeed <a href="https:&#x2F;&#x2F;www.intel.com&#x2F;content&#x2F;www&#x2F;us&#x2F;en&#x2F;products&#x2F;details&#x2F;fpga&#x2F;nios-processor&#x2F;v.html" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.intel.com&#x2F;content&#x2F;www&#x2F;us&#x2F;en&#x2F;products&#x2F;details&#x2F;fpg...</a></div><br/></div></div></div></div></div></div></div></div><div id="38143201" class="c"><input type="checkbox" id="c-38143201" checked=""/><div class="controls bullet"><span class="by">gsmecher</span><span>|</span><a href="#38138628">prev</a><span>|</span><a href="#38137720">next</a><span>|</span><label class="collapse" for="c-38143201">[-]</label><label class="expand" for="c-38143201">[8 more]</label></div><br/><div class="children"><div class="content">According to a Reddit comment [1], this is the same MicroBlaze RTL with a RISC-V instruction decoder in front of it. This seems crazy from a let&#x27;s-make-the-best-RISCV-core perspective, but that&#x27;s never been Xilinx&#x2F;AMD&#x27;s goal.<p>MicroBlaze has always been a great example of a boring in-order RISC CPU in a boring niche. For an FPGA vendor, soft cores are loss leaders: they sell silicon but don&#x27;t make money on their own. They are also boring technology: they are &quot;integration glue&quot;, and don&#x27;t belong in the portion of the FPGA that drives performance. &quot;Good enough&quot; is good enough.<p>If AMD really is reusing MicroBlaze RTL, then they&#x27;re able to keep their existing firmware (core, FPU, debug, peripherals, etc) and software (HAL, compiler, drivers). These are all highly desirable from the perspective of the vendor, and any users looking for a painless transition to the new MicroBlaze core.<p>1: <a href="https:&#x2F;&#x2F;old.reddit.com&#x2F;r&#x2F;FPGA&#x2F;comments&#x2F;17mdcyt&#x2F;microblaze_goes_riscv&#x2F;k7md4gv&#x2F;" rel="nofollow noreferrer">https:&#x2F;&#x2F;old.reddit.com&#x2F;r&#x2F;FPGA&#x2F;comments&#x2F;17mdcyt&#x2F;microblaze_go...</a></div><br/><div id="38145648" class="c"><input type="checkbox" id="c-38145648" checked=""/><div class="controls bullet"><span class="by">brucehoult</span><span>|</span><a href="#38143201">parent</a><span>|</span><a href="#38144286">next</a><span>|</span><label class="collapse" for="c-38145648">[-]</label><label class="expand" for="c-38145648">[2 more]</label></div><br/><div class="children"><div class="content">That Redditor has -5 karma. Also that idea makes pretty much zero sense when it&#x27;s a matter of a couple of days to implement a simple RISC-V core from scratch.<p>I would not rely on that information.<p>It does, however, have the same external interface as Microblaze and hardware wise is a drop in replacement in existing designs.</div><br/><div id="38146495" class="c"><input type="checkbox" id="c-38146495" checked=""/><div class="controls bullet"><span class="by">gsmecher</span><span>|</span><a href="#38143201">root</a><span>|</span><a href="#38145648">parent</a><span>|</span><a href="#38144286">next</a><span>|</span><label class="collapse" for="c-38146495">[-]</label><label class="expand" for="c-38146495">[1 more]</label></div><br/><div class="children"><div class="content">I posted the Reddit link because it wasn&#x27;t my insight - but I agree it&#x27;s a dubious source. That doesn&#x27;t make it wrong. (I&#x27;m not certain it&#x27;s right, either - it&#x27;s an interesting claim.)<p>A RV32I core is easy to implement from scratch, but Microblaze-V already has a single-precision FPU, and it will need an MMU to reach feature parity. It&#x27;s much bigger than a weekend project to produce a RISC-V core that&#x27;s feature-matched with MicroBlaze.</div><br/></div></div></div></div><div id="38144408" class="c"><input type="checkbox" id="c-38144408" checked=""/><div class="controls bullet"><span class="by">SilverBirch</span><span>|</span><a href="#38143201">parent</a><span>|</span><a href="#38144359">prev</a><span>|</span><a href="#38137720">next</a><span>|</span><label class="collapse" for="c-38144408">[-]</label><label class="expand" for="c-38144408">[3 more]</label></div><br/><div class="children"><div class="content">&gt; For an FPGA vendor, soft cores are loss leaders: they sell silicon but don&#x27;t make money on their own.<p>This is dead right, the enabling technologies like this don’t make money in their own right so they aren’t considered valuable in hardware companies. It’s why the billionaire CEOs of Xilinx and Altera shake their heads ruefully when they hear Jenson  Huang continue to throw money away on nvidias software stack. One day he’ll learn where the real value is.</div><br/><div id="38145706" class="c"><input type="checkbox" id="c-38145706" checked=""/><div class="controls bullet"><span class="by">gsmecher</span><span>|</span><a href="#38143201">root</a><span>|</span><a href="#38144408">parent</a><span>|</span><a href="#38144459">next</a><span>|</span><label class="collapse" for="c-38145706">[-]</label><label class="expand" for="c-38145706">[1 more]</label></div><br/><div class="children"><div class="content">&gt; This is dead right, the enabling technologies like<p>You fundamentally misunderstand. Soft core CPUs aren&#x27;t enabling technologies and haven&#x27;t been for decades. They are plumbing, like FIFO or SERDESes. You can&#x27;t sell an FPGA into most markets without them.</div><br/></div></div><div id="38144459" class="c"><input type="checkbox" id="c-38144459" checked=""/><div class="controls bullet"><span class="by">GeorgeTirebiter</span><span>|</span><a href="#38143201">root</a><span>|</span><a href="#38144408">parent</a><span>|</span><a href="#38145706">prev</a><span>|</span><a href="#38137720">next</a><span>|</span><label class="collapse" for="c-38144459">[-]</label><label class="expand" for="c-38144459">[1 more]</label></div><br/><div class="children"><div class="content">I sense just a bit of snark here ;-)  Jenson Huang is clearly a visionary genius regarding GPU compute.   I thought software ate the world?</div><br/></div></div></div></div></div></div><div id="38137720" class="c"><input type="checkbox" id="c-38137720" checked=""/><div class="controls bullet"><span class="by">jadbox</span><span>|</span><a href="#38143201">prev</a><span>|</span><a href="#38144508">next</a><span>|</span><label class="collapse" for="c-38137720">[-]</label><label class="expand" for="c-38137720">[10 more]</label></div><br/><div class="children"><div class="content">Can anyone comment on how notable this announcement is for RISCV?</div><br/><div id="38137938" class="c"><input type="checkbox" id="c-38137938" checked=""/><div class="controls bullet"><span class="by">brucehoult</span><span>|</span><a href="#38137720">parent</a><span>|</span><a href="#38140571">next</a><span>|</span><label class="collapse" for="c-38137938">[-]</label><label class="expand" for="c-38137938">[1 more]</label></div><br/><div class="children"><div class="content">All the other major FPGA manufacturers already started offering an official supported RISC-V core as an alternative to their proprietary ISA cores a few years ago. Of course people also use 3rd party cores off github, but supported and integrated into the IDE and other tools means something to a lot of customers.<p>MicroSemi have been offering RISC-V soft cores since 2017 and hard cores (PolarFire SoC, in e.g. the new BeagleBoard Fire, Icicle) since late 2020.<p>Lattice announced their first official RISC-V soft core in I think June 2020 (collab with SiFive announced December 2019), and improved versions e.g. an 800 LUT core in mid 2021.<p>Intel introduced Nios V in October 2021.</div><br/></div></div><div id="38140571" class="c"><input type="checkbox" id="c-38140571" checked=""/><div class="controls bullet"><span class="by">monocasa</span><span>|</span><a href="#38137720">parent</a><span>|</span><a href="#38137938">prev</a><span>|</span><a href="#38141009">next</a><span>|</span><label class="collapse" for="c-38140571">[-]</label><label class="expand" for="c-38140571">[2 more]</label></div><br/><div class="children"><div class="content">Microblaze was in the gate count that is being actively decimated by RISC-V.  Just like tensilica, arc, etc. have lost most their value add in the space.  Having personally ported a kernel to microblaze, it&#x27;s basically a halfway point between MIPS and SH4, classic pipelined RISC in the ~20k gate range.<p>Probably the most interesting part of this announcement is that they&#x27;re so in that they&#x27;re straightup redefining their trademarked term &quot;Microblaze&quot; rather than making a new term and continuing to support classic Microblaze updates.</div><br/><div id="38144502" class="c"><input type="checkbox" id="c-38144502" checked=""/><div class="controls bullet"><span class="by">kramerger</span><span>|</span><a href="#38137720">root</a><span>|</span><a href="#38140571">parent</a><span>|</span><a href="#38141009">next</a><span>|</span><label class="collapse" for="c-38144502">[-]</label><label class="expand" for="c-38144502">[1 more]</label></div><br/><div class="children"><div class="content">Microblaze is designed for optimal mapping to Xilinx FPGA cells, it doesn&#x27;t make sense to compare ASIC gate count.<p>Also, their secret sauce is the ecosystem and tooling around it. If you don&#x27;t use that, you are not their target and are free to use any open source riscv core you please.</div><br/></div></div></div></div><div id="38141009" class="c"><input type="checkbox" id="c-38141009" checked=""/><div class="controls bullet"><span class="by">OhMeadhbh</span><span>|</span><a href="#38137720">parent</a><span>|</span><a href="#38140571">prev</a><span>|</span><a href="#38140722">next</a><span>|</span><label class="collapse" for="c-38141009">[-]</label><label class="expand" for="c-38141009">[2 more]</label></div><br/><div class="children"><div class="content">Back in the day, SiFive had a RV32 core that could fit in an Artix-7 that was pretty bare-bones.  IO was random, it couldn&#x27;t use the onboard DRAM, etc.  It would be cool to see an officially supported RV32 softcore on an Artix-7.  I had reasonably good experiences with the MicroBlaze back in the day, but would never think of using it for anything other than testing or education &#x27;cause it was (very) closed source.  And while I&#x27;m not the worlds biggest RISC-V cheerleader, this is the kind of thing that it&#x27;s good at: &quot;here&#x27;s a tool that uses an ISA you may have already invested in.  also, we&#x27;re not going to try to lock you in to THAT side of the toolchain.&quot;  I&#x27;m somewhat okay with AMD&#x2F;Xilinx locking you in to whatever is underneath the ISA since you&#x27;re probably going to have to pay for hardware somehow: either buying the FPGA or buying a catalog part (if they ever emerge.)<p>Also... thx for pointing out AMD bought Xilinx.  I had completely forgotten about it and was mildly surprised to see AMD adopting MicroBlaze.</div><br/><div id="38147112" class="c"><input type="checkbox" id="c-38147112" checked=""/><div class="controls bullet"><span class="by">brucehoult</span><span>|</span><a href="#38137720">root</a><span>|</span><a href="#38141009">parent</a><span>|</span><a href="#38140722">next</a><span>|</span><label class="collapse" for="c-38147112">[-]</label><label class="expand" for="c-38147112">[1 more]</label></div><br/><div class="children"><div class="content">&gt; Back in the day, SiFive had a RV32 core that could fit in an Artix-7 that was pretty bare-bones.<p>I did some benchmarking on a single 64 bit dual-issue U74 core with FPU, caches etc running in an Arty-100T. Just a single core, not all five cores as in U74-MC (HiFive Unmatched, VisionFive 2 etc), but it was running Linux.</div><br/></div></div></div></div><div id="38140722" class="c"><input type="checkbox" id="c-38140722" checked=""/><div class="controls bullet"><span class="by">willis936</span><span>|</span><a href="#38137720">parent</a><span>|</span><a href="#38141009">prev</a><span>|</span><a href="#38137763">next</a><span>|</span><label class="collapse" for="c-38140722">[-]</label><label class="expand" for="c-38140722">[1 more]</label></div><br/><div class="children"><div class="content">Xilinx is a pretty big FPGA manufacturer and Microblaze offers a nice selection of fault tolerance features, including TMR.  TMR on RISC-V is not novel here, but it does mean the large number of projects already using Microblaze, and new ones that want to use Microblaze, can now use RISC-V.</div><br/></div></div><div id="38137763" class="c"><input type="checkbox" id="c-38137763" checked=""/><div class="controls bullet"><span class="by">BirAdam</span><span>|</span><a href="#38137720">parent</a><span>|</span><a href="#38140722">prev</a><span>|</span><a href="#38144508">next</a><span>|</span><label class="collapse" for="c-38137763">[-]</label><label class="expand" for="c-38137763">[3 more]</label></div><br/><div class="children"><div class="content">It’s a microcontroller that can also function as a real-time CPU. RISC-V is already quite popular in that market.</div><br/><div id="38141018" class="c"><input type="checkbox" id="c-38141018" checked=""/><div class="controls bullet"><span class="by">OhMeadhbh</span><span>|</span><a href="#38137720">root</a><span>|</span><a href="#38137763">parent</a><span>|</span><a href="#38144508">next</a><span>|</span><label class="collapse" for="c-38141018">[-]</label><label class="expand" for="c-38141018">[2 more]</label></div><br/><div class="children"><div class="content">For some definitions of the word &quot;popular&quot;.  Definitely getting more popular than Tensilica, but still hasn&#x27;t quite reached 8051 levels of popularity.</div><br/><div id="38141607" class="c"><input type="checkbox" id="c-38141607" checked=""/><div class="controls bullet"><span class="by">BirAdam</span><span>|</span><a href="#38137720">root</a><span>|</span><a href="#38141018">parent</a><span>|</span><a href="#38144508">next</a><span>|</span><label class="collapse" for="c-38141607">[-]</label><label class="expand" for="c-38141607">[1 more]</label></div><br/><div class="children"><div class="content">Every Western Digital HD, the Titan M2 in Pixel 6 and 7, newly manufactured Seagate HDs, and more… I’d say that counts as popular. Is it as popular as ARM? Technically, nothing comes remotely close to ARM in chips shipped. If that’s your measure, X86 isn’t popular.</div><br/></div></div></div></div></div></div></div></div><div id="38144508" class="c"><input type="checkbox" id="c-38144508" checked=""/><div class="controls bullet"><span class="by">GeorgeTirebiter</span><span>|</span><a href="#38137720">prev</a><span>|</span><a href="#38144618">next</a><span>|</span><label class="collapse" for="c-38144508">[-]</label><label class="expand" for="c-38144508">[2 more]</label></div><br/><div class="children"><div class="content">I wonder what the use cases of MicroBlaze V are vis a vi, say, SERV  <a href="https:&#x2F;&#x2F;serv.readthedocs.io&#x2F;en&#x2F;latest&#x2F;servant.html" rel="nofollow noreferrer">https:&#x2F;&#x2F;serv.readthedocs.io&#x2F;en&#x2F;latest&#x2F;servant.html</a><p>That is, the only advantage MicroBlaze V gives you, besides blessing from the chip manufacturer, is speed.  Aren&#x27;t FPGA CPUs usually used to do tasks that aren&#x27;t especially time-sensitive?  I mean, that&#x27;s what the FPGA fabric is for, to get high-speed, time-sensitive tasks done (in conjunction with the on-chip I&#x2F;O interfaces).</div><br/><div id="38146861" class="c"><input type="checkbox" id="c-38146861" checked=""/><div class="controls bullet"><span class="by">crote</span><span>|</span><a href="#38144508">parent</a><span>|</span><a href="#38144618">next</a><span>|</span><label class="collapse" for="c-38146861">[-]</label><label class="expand" for="c-38146861">[1 more]</label></div><br/><div class="children"><div class="content">Tooling and support. You don&#x27;t really <i>want</i> to mess around with a RISC-V softcore, you just want it to <i>work</i> and interface with the stuff you actually care about already.<p>MicroBlaze allows you to literally construct your own softcore via drag-and-drop, selecting from a wide variety of configuration options and peripherals. It includes SDKs for your custom applications, and debugging tools to figure out what&#x27;s going wrong. I would not be surprised if development using SERV would take several orders of magnitude longer, solely due to immature tooling.</div><br/></div></div></div></div><div id="38144618" class="c"><input type="checkbox" id="c-38144618" checked=""/><div class="controls bullet"><span class="by">IronWolve</span><span>|</span><a href="#38144508">prev</a><span>|</span><a href="#38143020">next</a><span>|</span><label class="collapse" for="c-38144618">[-]</label><label class="expand" for="c-38144618">[2 more]</label></div><br/><div class="children"><div class="content">Think new processors need to have 264&#x2F;265 support so it can be used for many popular different applications, thus making them more popular. Trying to use a pi as a desktop replacement kinda sucks if you watch youtube or want to encode.  A nice bonus would be some sort of AI acceleration too.</div><br/><div id="38144774" class="c"><input type="checkbox" id="c-38144774" checked=""/><div class="controls bullet"><span class="by">snvzz</span><span>|</span><a href="#38144618">parent</a><span>|</span><a href="#38143020">next</a><span>|</span><label class="collapse" for="c-38144774">[-]</label><label class="expand" for="c-38144774">[1 more]</label></div><br/><div class="children"><div class="content">These are softcores for FPGAs.<p>Xilinx definitely has RTL for video codecs available for licensing, should you need those in your design.</div><br/></div></div></div></div><div id="38143020" class="c"><input type="checkbox" id="c-38143020" checked=""/><div class="controls bullet"><span class="by">bfrog</span><span>|</span><a href="#38144618">prev</a><span>|</span><a href="#38139509">next</a><span>|</span><label class="collapse" for="c-38143020">[-]</label><label class="expand" for="c-38143020">[1 more]</label></div><br/><div class="children"><div class="content">would love to get like a soft core overview of all these riscv cores. Like are they open source, what sort of coremark score do they get, how big are they, etc<p>neorv, serv, vexrisc, nios v, microblaze v, etc</div><br/></div></div><div id="38139509" class="c"><input type="checkbox" id="c-38139509" checked=""/><div class="controls bullet"><span class="by">gautamcgoel</span><span>|</span><a href="#38143020">prev</a><span>|</span><a href="#38138071">next</a><span>|</span><label class="collapse" for="c-38139509">[-]</label><label class="expand" for="c-38139509">[3 more]</label></div><br/><div class="children"><div class="content">Is the core itself open source?</div><br/><div id="38139831" class="c"><input type="checkbox" id="c-38139831" checked=""/><div class="controls bullet"><span class="by">adrian_b</span><span>|</span><a href="#38139509">parent</a><span>|</span><a href="#38140581">next</a><span>|</span><label class="collapse" for="c-38139831">[-]</label><label class="expand" for="c-38139831">[1 more]</label></div><br/><div class="children"><div class="content">I doubt that, but AMD said that it is free to use in any AMD (Xilinx) FPGA.<p>Had it required to pay a fee, there would have been no interest in this announce, because there are free alternatives.<p>It can be assumed that this core is well optimized to use efficiently the resources of a Xilinx FPGA, which is likely to be its advantage over alternatives.</div><br/></div></div><div id="38140581" class="c"><input type="checkbox" id="c-38140581" checked=""/><div class="controls bullet"><span class="by">londons_explore</span><span>|</span><a href="#38139509">parent</a><span>|</span><a href="#38139831">prev</a><span>|</span><a href="#38138071">next</a><span>|</span><label class="collapse" for="c-38140581">[-]</label><label class="expand" for="c-38140581">[1 more]</label></div><br/><div class="children"><div class="content">While it may not have an open source license, the source code for previous microblaze cores is part of the development kit, lightly obfusticated (but not even removing source code comments!)</div><br/></div></div></div></div><div id="38138071" class="c"><input type="checkbox" id="c-38138071" checked=""/><div class="controls bullet"><span class="by">devmunchies</span><span>|</span><a href="#38139509">prev</a><span>|</span><a href="#38142745">next</a><span>|</span><label class="collapse" for="c-38138071">[-]</label><label class="expand" for="c-38138071">[4 more]</label></div><br/><div class="children"><div class="content">Are there any dev kits to tinker with this? How does one get started?</div><br/><div id="38138252" class="c"><input type="checkbox" id="c-38138252" checked=""/><div class="controls bullet"><span class="by">smallstepforman</span><span>|</span><a href="#38138071">parent</a><span>|</span><a href="#38138567">next</a><span>|</span><label class="collapse" for="c-38138252">[-]</label><label class="expand" for="c-38138252">[1 more]</label></div><br/><div class="children"><div class="content">Read the linked article?  <a href="https:&#x2F;&#x2F;docs.xilinx.com&#x2F;v&#x2F;u&#x2F;en-US&#x2F;microblaze-quick-start-guide-with-vitis" rel="nofollow noreferrer">https:&#x2F;&#x2F;docs.xilinx.com&#x2F;v&#x2F;u&#x2F;en-US&#x2F;microblaze-quick-start-gui...</a>.  It&#x27;s an Xilix FPGA design, so a Xilix dev board is the where to start ...</div><br/></div></div><div id="38138567" class="c"><input type="checkbox" id="c-38138567" checked=""/><div class="controls bullet"><span class="by">CodeArtisan</span><span>|</span><a href="#38138071">parent</a><span>|</span><a href="#38138252">prev</a><span>|</span><a href="#38139286">next</a><span>|</span><label class="collapse" for="c-38138567">[-]</label><label class="expand" for="c-38138567">[1 more]</label></div><br/><div class="children"><div class="content">You will find the entry-level boards here. (ranging from $150 to ~$4000)<p><a href="https:&#x2F;&#x2F;www.xilinx.com&#x2F;products&#x2F;boards-and-kits&#x2F;cost-optimized-design.html" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.xilinx.com&#x2F;products&#x2F;boards-and-kits&#x2F;cost-optimiz...</a></div><br/></div></div><div id="38139286" class="c"><input type="checkbox" id="c-38139286" checked=""/><div class="controls bullet"><span class="by">snvzz</span><span>|</span><a href="#38138071">parent</a><span>|</span><a href="#38138567">prev</a><span>|</span><a href="#38142745">next</a><span>|</span><label class="collapse" for="c-38139286">[-]</label><label class="expand" for="c-38139286">[1 more]</label></div><br/><div class="children"><div class="content">I&#x27;d go with any cheap[0] xilinx one that supports microblaze soft CPUs.<p>If all you need is a RISC-V softcore, then there&#x27;s plenty of options outside of Xilinx ecosystem. I like anything yosys&#x2F;nextpnr supports well.<p>0. <a href="https:&#x2F;&#x2F;www.joelw.id.au&#x2F;FPGA&#x2F;CheapFPGADevelopmentBoards" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.joelw.id.au&#x2F;FPGA&#x2F;CheapFPGADevelopmentBoards</a></div><br/></div></div></div></div><div id="38142745" class="c"><input type="checkbox" id="c-38142745" checked=""/><div class="controls bullet"><span class="by">huggingmouth</span><span>|</span><a href="#38138071">prev</a><span>|</span><a href="#38137583">next</a><span>|</span><label class="collapse" for="c-38142745">[-]</label><label class="expand" for="c-38142745">[1 more]</label></div><br/><div class="children"><div class="content">Does it have a psp or a me equivalent? I&#x27;m sick of shady blackbox cpus with insecure unpatchable mallard.</div><br/></div></div><div id="38137583" class="c"><input type="checkbox" id="c-38137583" checked=""/><div class="controls bullet"><span class="by">dmitrygr</span><span>|</span><a href="#38142745">prev</a><span>|</span><a href="#38139340">next</a><span>|</span><label class="collapse" for="c-38137583">[-]</label><label class="expand" for="c-38137583">[23 more]</label></div><br/><div class="children"><div class="content">I’m all for new soft cores. However, do we really need to pollute the name space? Microblaze is already a name of an <i>architecture</i> that somebody might want to Google.<p>Just call it AMDcoreV or some such thing</div><br/><div id="38137666" class="c"><input type="checkbox" id="c-38137666" checked=""/><div class="controls bullet"><span class="by">tw04</span><span>|</span><a href="#38137583">parent</a><span>|</span><a href="#38138250">next</a><span>|</span><label class="collapse" for="c-38137666">[-]</label><label class="expand" for="c-38137666">[10 more]</label></div><br/><div class="children"><div class="content">Correct, microblaze is the name of an architecture AMD owns, and this is compatible with, per the article.<p>&gt; It allows developers to leverage the open-source RISC-V software ecosystem, is hardware compatible with the classic MicroBlaze processor</div><br/><div id="38137812" class="c"><input type="checkbox" id="c-38137812" checked=""/><div class="controls bullet"><span class="by">FastFT</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137666">parent</a><span>|</span><a href="#38137742">next</a><span>|</span><label class="collapse" for="c-38137812">[-]</label><label class="expand" for="c-38137812">[2 more]</label></div><br/><div class="children"><div class="content">Hardware compatible doesn’t mean very much in this case. It’s a different ISA so you’ll need a different tool chain and recompilation (possibly rewrite given that assembly is very common in deeply embedded processors). It’ll also have different LUT usage, etc.</div><br/><div id="38139089" class="c"><input type="checkbox" id="c-38139089" checked=""/><div class="controls bullet"><span class="by">tails4e</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137812">parent</a><span>|</span><a href="#38137742">next</a><span>|</span><label class="collapse" for="c-38139089">[-]</label><label class="expand" for="c-38139089">[1 more]</label></div><br/><div class="children"><div class="content">It means it&#x27;s designed as a direct drop in replacent for a traditional microblaze ISA code..sure software must be recompiled, but hardware interfaces match what was there before for peripheral access, debug, instruction offload, etc. This makes the transition to using RISC-v much more seamless if you were already using microblaze</div><br/></div></div></div></div><div id="38137742" class="c"><input type="checkbox" id="c-38137742" checked=""/><div class="controls bullet"><span class="by">mkj</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137666">parent</a><span>|</span><a href="#38137812">prev</a><span>|</span><a href="#38138250">next</a><span>|</span><label class="collapse" for="c-38137742">[-]</label><label class="expand" for="c-38137742">[7 more]</label></div><br/><div class="children"><div class="content">What does &quot;hardware compatible&quot; mean here though? It runs on the same FPGA hardware, but has unrelated CPU architecture?</div><br/><div id="38138096" class="c"><input type="checkbox" id="c-38138096" checked=""/><div class="controls bullet"><span class="by">hajile</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137742">parent</a><span>|</span><a href="#38137913">next</a><span>|</span><label class="collapse" for="c-38138096">[-]</label><label class="expand" for="c-38138096">[1 more]</label></div><br/><div class="children"><div class="content">CPU is just one part. You&#x27;re probably adding your own coprocessor and whatever other IO to the FPGA. If the CPU uses a different interconnect&#x2F;protocol design, you&#x27;ll have to redesign and debug your entire interface which will be very expensive.<p>Meanwhile, microblaze is a proprietary architecture. AMD puts a few hundred thousand dollars of dev time into it here or there, but most software stacks will have tons of stuff not at all designed for that ISA. If you can switch to RISC-V, you get access to an ecosystem where tons of companies are all pouring multi-millions in every year.<p>EDIT: a great example is that microBlaze was added to LLVM in 2010, but then removed in 2013 because nobody was free to maintain it.<p>Now AMD comes along and says you can swap out the CPU ISA to RISC-V without needing any hardware redesigns and then with a simple recompile, you can start using that massive ecosystem instead of spending man-years writing your own stuff which saves your company lots of money.</div><br/></div></div><div id="38137913" class="c"><input type="checkbox" id="c-38137913" checked=""/><div class="controls bullet"><span class="by">brucehoult</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137742">parent</a><span>|</span><a href="#38138096">prev</a><span>|</span><a href="#38137790">next</a><span>|</span><label class="collapse" for="c-38137913">[-]</label><label class="expand" for="c-38137913">[2 more]</label></div><br/><div class="children"><div class="content">It has the same interface to the rest of the design -- the buses and control signals etc. You can drop the new RISC-V soft core straight into an existing design using Microblaze and change only the program code.</div><br/></div></div><div id="38137790" class="c"><input type="checkbox" id="c-38137790" checked=""/><div class="controls bullet"><span class="by">namibj</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137742">parent</a><span>|</span><a href="#38137913">prev</a><span>|</span><a href="#38138250">next</a><span>|</span><label class="collapse" for="c-38137790">[-]</label><label class="expand" for="c-38137790">[3 more]</label></div><br/><div class="children"><div class="content">I assume it means it&#x27;s essentially pin-compatible, like, say, a PCIe GPU upgrade would be.
Still needs new software.
But has the same HDMI and PCIe and the same low-level protocols.</div><br/><div id="38137871" class="c"><input type="checkbox" id="c-38137871" checked=""/><div class="controls bullet"><span class="by">AlotOfReading</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137790">parent</a><span>|</span><a href="#38138250">next</a><span>|</span><label class="collapse" for="c-38137871">[-]</label><label class="expand" for="c-38137871">[2 more]</label></div><br/><div class="children"><div class="content">Soft cores don&#x27;t have their own pins. I think &quot;hardware compatible&quot; means that it runs on the same FPGAs as microblaze arm with the same toolchain product suite.</div><br/><div id="38138057" class="c"><input type="checkbox" id="c-38138057" checked=""/><div class="controls bullet"><span class="by">addaon</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137871">parent</a><span>|</span><a href="#38138250">next</a><span>|</span><label class="collapse" for="c-38138057">[-]</label><label class="expand" for="c-38138057">[1 more]</label></div><br/><div class="children"><div class="content">&quot;Pins&quot;, in this case, means the logical ports used to interface one module within an FPGA to another. Think AMBA bus, clock(s), interrupt lines, etc. An FPGA SOC design that currently throws a bunch of different IPs (modules) together to do... something... could do the same with this core thrown in to replace a (classic) Microblaze with only a resynthesis on the hardware side, and a recompile on the software side.</div><br/></div></div></div></div></div></div></div></div></div></div><div id="38138250" class="c"><input type="checkbox" id="c-38138250" checked=""/><div class="controls bullet"><span class="by">snvzz</span><span>|</span><a href="#38137583">parent</a><span>|</span><a href="#38137666">prev</a><span>|</span><a href="#38137721">next</a><span>|</span><label class="collapse" for="c-38138250">[-]</label><label class="expand" for="c-38138250">[6 more]</label></div><br/><div class="children"><div class="content">It is the same interface facing your HDL. Whereas on the software side, it is RISC-V, the ISA that&#x27;s rapidly growing the strongest ecosystem.<p>Just a recompile away, except this time, you don&#x27;t have to deal with poor, proprietary, bespoke, low quality tooling, but you can instead use reputable industry standard tools like gcc, binutils, llvm.</div><br/><div id="38138458" class="c"><input type="checkbox" id="c-38138458" checked=""/><div class="controls bullet"><span class="by">opello</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38138250">parent</a><span>|</span><a href="#38137721">next</a><span>|</span><label class="collapse" for="c-38138458">[-]</label><label class="expand" for="c-38138458">[5 more]</label></div><br/><div class="children"><div class="content">I&#x27;m pretty sure the &quot;bespoke&quot; tooling was just older versions of those industry standard tools because of poor upstreaming of architecture support.  And there are probably many, very reasonable, justifications for that having been the case... the least of which is shipping toolchains with their own design tools.<p>RISC-V doesn&#x27;t seem like the &quot;strongest&quot; ISA ecosystem, unless you mean among soft core CPUs?</div><br/><div id="38138961" class="c"><input type="checkbox" id="c-38138961" checked=""/><div class="controls bullet"><span class="by">brucehoult</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38138458">parent</a><span>|</span><a href="#38138953">next</a><span>|</span><label class="collapse" for="c-38138961">[-]</label><label class="expand" for="c-38138961">[2 more]</label></div><br/><div class="children"><div class="content">Strongest of any ISA after ARM and x86 at this stage, I should think.<p>I can&#x27;t really see AMD&#x2F;Xilinx or Intel&#x2F;Altera offering a free 486SX soft core, even though they legally could. It would I expect use a lot more LUTs, and be slower.<p>Licensing Cortex-M1 doesn&#x27;t seem likely either.</div><br/><div id="38149047" class="c"><input type="checkbox" id="c-38149047" checked=""/><div class="controls bullet"><span class="by">jaeckel</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38138961">parent</a><span>|</span><a href="#38138953">next</a><span>|</span><label class="collapse" for="c-38149047">[-]</label><label class="expand" for="c-38149047">[1 more]</label></div><br/><div class="children"><div class="content">Beides that there are ARM softcores available on Xilinx...<p><a href="https:&#x2F;&#x2F;www.arm.com&#x2F;resources&#x2F;free-arm-cortex-m-on-fpga" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.arm.com&#x2F;resources&#x2F;free-arm-cortex-m-on-fpga</a></div><br/></div></div></div></div><div id="38138953" class="c"><input type="checkbox" id="c-38138953" checked=""/><div class="controls bullet"><span class="by">fleventynine</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38138458">parent</a><span>|</span><a href="#38138961">prev</a><span>|</span><a href="#38139265">next</a><span>|</span><label class="collapse" for="c-38138953">[-]</label><label class="expand" for="c-38138953">[1 more]</label></div><br/><div class="children"><div class="content">Among 32-bit microcontroller-class architectures, modern toolchain support for rv32imc is second only to armv7m IMHO. Nobody wants to maintain support for any other vendor-specific ISAs.</div><br/></div></div><div id="38139265" class="c"><input type="checkbox" id="c-38139265" checked=""/><div class="controls bullet"><span class="by">snvzz</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38138458">parent</a><span>|</span><a href="#38138953">prev</a><span>|</span><a href="#38137721">next</a><span>|</span><label class="collapse" for="c-38139265">[-]</label><label class="expand" for="c-38139265">[1 more]</label></div><br/><div class="children"><div class="content">&gt;unless you mean among soft core CPUs<p>Note that RISC-V hard cores in FPGAs are already a reality, including Microsemi PolarFire as well as GOWIN GW2N.<p>Not long from now, I expect every FPGA vendor to switch over. The ones that already offer soft cores won&#x27;t take long.<p>&gt;RISC-V doesn&#x27;t seem like the &quot;strongest&quot; ISA ecosystem<p>RISC-V is rapidly building the strongest ecosystem.<p>It already is the strongest besides x86 and ARM, and the position of these two isn&#x27;t, by any means, secure.</div><br/></div></div></div></div></div></div><div id="38137721" class="c"><input type="checkbox" id="c-38137721" checked=""/><div class="controls bullet"><span class="by">pclmulqdq</span><span>|</span><a href="#38137583">parent</a><span>|</span><a href="#38138250">prev</a><span>|</span><a href="#38137654">next</a><span>|</span><label class="collapse" for="c-38137721">[-]</label><label class="expand" for="c-38137721">[1 more]</label></div><br/><div class="children"><div class="content">This is the new Xilinx Microblaze.  They went from an AVR-like instruction set to RV32.</div><br/></div></div><div id="38137654" class="c"><input type="checkbox" id="c-38137654" checked=""/><div class="controls bullet"><span class="by">ynx</span><span>|</span><a href="#38137583">parent</a><span>|</span><a href="#38137721">prev</a><span>|</span><a href="#38138418">next</a><span>|</span><label class="collapse" for="c-38137654">[-]</label><label class="expand" for="c-38137654">[1 more]</label></div><br/><div class="children"><div class="content">...as in the MicroBlaze architecture owned by AMD by way of its acquisition of Xilinx?</div><br/></div></div><div id="38138418" class="c"><input type="checkbox" id="c-38138418" checked=""/><div class="controls bullet"><span class="by">opello</span><span>|</span><a href="#38137583">parent</a><span>|</span><a href="#38137654">prev</a><span>|</span><a href="#38137722">next</a><span>|</span><label class="collapse" for="c-38138418">[-]</label><label class="expand" for="c-38138418">[1 more]</label></div><br/><div class="children"><div class="content">At least it&#x27;s &quot;MicroBlaze V&quot; which is better than no affix.</div><br/></div></div><div id="38137722" class="c"><input type="checkbox" id="c-38137722" checked=""/><div class="controls bullet"><span class="by">8K832d7tNmiQ</span><span>|</span><a href="#38137583">parent</a><span>|</span><a href="#38138418">prev</a><span>|</span><a href="#38139340">next</a><span>|</span><label class="collapse" for="c-38137722">[-]</label><label class="expand" for="c-38137722">[3 more]</label></div><br/><div class="children"><div class="content">or simplify it as AMD V core to make it easier to say.</div><br/><div id="38137861" class="c"><input type="checkbox" id="c-38137861" checked=""/><div class="controls bullet"><span class="by">userbinator</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137722">parent</a><span>|</span><a href="#38138300">next</a><span>|</span><label class="collapse" for="c-38137861">[-]</label><label class="expand" for="c-38137861">[1 more]</label></div><br/><div class="children"><div class="content">Not to be confused with AMD-V, the existing virtualisation extension (subtly different from and incompatible with Intel&#x27;s VT-x) for its x86 CPUs.</div><br/></div></div><div id="38138300" class="c"><input type="checkbox" id="c-38138300" checked=""/><div class="controls bullet"><span class="by">snvzz</span><span>|</span><a href="#38137583">root</a><span>|</span><a href="#38137722">parent</a><span>|</span><a href="#38137861">prev</a><span>|</span><a href="#38139340">next</a><span>|</span><label class="collapse" for="c-38138300">[-]</label><label class="expand" for="c-38138300">[1 more]</label></div><br/><div class="children"><div class="content">&quot;AMD V core&quot; would only work (ignoring AMD-V virtualization assisting x86 extension) if AMD only ever planned to make one RISC-V core.<p>I am looking forward to Zen-V.</div><br/></div></div></div></div></div></div><div id="38139340" class="c"><input type="checkbox" id="c-38139340" checked=""/><div class="controls bullet"><span class="by">sylware</span><span>|</span><a href="#38137583">prev</a><span>|</span><label class="collapse" for="c-38139340">[-]</label><label class="expand" for="c-38139340">[8 more]</label></div><br/><div class="children"><div class="content">This is the first step. Those are good omens.<p>That said, instead of a 32bits core, I would have prefered a 64bits core, because once I write 64bits RISC-V assembly code paths, I could really re-use them on desktop&#x2F;server&#x2F;embedded.</div><br/><div id="38140394" class="c"><input type="checkbox" id="c-38140394" checked=""/><div class="controls bullet"><span class="by">RetroTechie</span><span>|</span><a href="#38139340">parent</a><span>|</span><label class="collapse" for="c-38140394">[-]</label><label class="expand" for="c-38140394">[7 more]</label></div><br/><div class="children"><div class="content">&gt; This is the first step.<p>No, one of many steps already taken.<p>&gt; I would have prefered a 64bits core<p>Sounds like you&#x27;re not in the target market.<p>&gt; because once I write 64bits RISC-V assembly code paths, I could really re-use them on desktop&#x2F;server&#x2F;embedded.<p>Not really. There&#x27;s not much overlap between &quot;desktop&#x2F;server&quot; (a 64 bit only affair) and &quot;embedded&quot; (<i>mostly</i> 32 bit cores). Not to mention that apart from 32&lt;-&gt;64 bit, the programming environment tends to be very different between these: system complexity, boot procedure, how to interact with outside world - just to name a few.<p>In short: pick target device(s), code for that. Want code to move easily between different types of devices? Then code in something <i>other</i> than assembly.</div><br/><div id="38143101" class="c"><input type="checkbox" id="c-38143101" checked=""/><div class="controls bullet"><span class="by">sylware</span><span>|</span><a href="#38139340">root</a><span>|</span><a href="#38140394">parent</a><span>|</span><a href="#38140631">next</a><span>|</span><label class="collapse" for="c-38143101">[-]</label><label class="expand" for="c-38143101">[3 more]</label></div><br/><div class="children"><div class="content">This is a first step: as far as I know its an explicit first for AMD (they may have had private RISC-V cores though).<p>There is so much code actually shared, or with very little variations, that it is a big win for code re-use to stick to 64bits, even for &quot;embedded&quot;.</div><br/><div id="38143633" class="c"><input type="checkbox" id="c-38143633" checked=""/><div class="controls bullet"><span class="by">RetroTechie</span><span>|</span><a href="#38139340">root</a><span>|</span><a href="#38143101">parent</a><span>|</span><a href="#38140631">next</a><span>|</span><label class="collapse" for="c-38143633">[-]</label><label class="expand" for="c-38143633">[2 more]</label></div><br/><div class="children"><div class="content">&gt; There is so much code actually shared, or with very little variations, that it is a big win for code re-use to stick to 64bits, even for &quot;embedded&quot;.<p>&quot;Embedded&quot; is a broad concept. Sure there&#x27;s applications where the size&#x2F;cost penalty of a 64 bit core is insignificant. Or you want it anyway to use software designed for it (like common Linux distributions).<p>But there&#x27;s also a loooottt of applications where you really want the simplest, lowest cost, lowest power cores available: solar powered mesh sensor networks, RFID tags, tiny controllers in eg. an USB peripheral, AA powered childrens toys, that clock in your microwave, etc, etc, etc. Often referred to as &quot;<i>deeply</i> embedded&quot;.<p>For such uses, 32 bit cores like ARM Cortex-M series or RV32I (or even -E) <i>rule</i>. To the point that even ancient 8&#x2F;16 bit architectures like 8051 are still used.<p>It would be dumb to put a 64b core there just to &#x27;re-use code paths&#x27;. C compilers are a thing, and assembly programmers know how to handle different ISAs.</div><br/><div id="38144080" class="c"><input type="checkbox" id="c-38144080" checked=""/><div class="controls bullet"><span class="by">sylware</span><span>|</span><a href="#38139340">root</a><span>|</span><a href="#38143633">parent</a><span>|</span><a href="#38140631">next</a><span>|</span><label class="collapse" for="c-38144080">[-]</label><label class="expand" for="c-38144080">[1 more]</label></div><br/><div class="children"><div class="content">This is exactly what I do not want to do: use a C compiler. And even though 32bits RISC-V assembly is very close to 64bits RISC-V assembly, I don&#x27;t want to rely too much on an assembler macro pre-processor to do the switch.<p>And yes &quot;embedded&quot; is nowdays quite &quot;broad&quot;. Of course, for the &quot;very&quot; &quot;embedded&quot; even a 32bits RISC-V core is overkill, a broadly available 8bits processor will be enough if you really are going for the bucks, which I am not going for.<p>In my world, I would have 2 targets, a mini domestic server (email, maybe a few small web servers, more?). A linux based OS would be the start, but I guess it would end up more like a custom patchwork of code paths from various projects than vanilla &quot;linux&quot;. There are already many 64bits RISC-V SOC with existing boards for that. Then a mini-board with a SOC with at its center a 64bits RISC-V MCU for a DYO custom keyboard, which would require a USB device hardware block, flash memory, timer, a lot of GPIOs, etc. There are already some options here too, but a tad too overkill (often with &quot;AI&quot;).<p>Ofc, if I could get a RISC-V powerful workstation on which I could play AAA 3D games...</div><br/></div></div></div></div></div></div><div id="38140631" class="c"><input type="checkbox" id="c-38140631" checked=""/><div class="controls bullet"><span class="by">einpoklum</span><span>|</span><a href="#38139340">root</a><span>|</span><a href="#38140394">parent</a><span>|</span><a href="#38143101">prev</a><span>|</span><label class="collapse" for="c-38140631">[-]</label><label class="expand" for="c-38140631">[3 more]</label></div><br/><div class="children"><div class="content">Agree generally, but not with this statement:<p>&gt; There&#x27;s not much overlap between &quot;desktop&#x2F;server&quot; (a 64 bit only affair) and &quot;embedded&quot; (mostly 32 bit cores).<p>Most code compiles nicely targeting either 32-bit or 64-bit platforms. Certainly, there&#x27;s quite a lot of code that&#x27;s architecture-specific, and some code that&#x27;s useful in general in embedded environments and less in full-fledged PCs&#x2F;servers, but - the symmetric difference not being empty doesn&#x27;t imply the overlap is empty.</div><br/><div id="38142087" class="c"><input type="checkbox" id="c-38142087" checked=""/><div class="controls bullet"><span class="by">braho</span><span>|</span><a href="#38139340">root</a><span>|</span><a href="#38140631">parent</a><span>|</span><label class="collapse" for="c-38142087">[-]</label><label class="expand" for="c-38142087">[2 more]</label></div><br/><div class="children"><div class="content">Note that they were talking about _assembly_ code paths and parent explicitly mentioned using anything else then assembly would give you more portability.</div><br/><div id="38145681" class="c"><input type="checkbox" id="c-38145681" checked=""/><div class="controls bullet"><span class="by">brucehoult</span><span>|</span><a href="#38139340">root</a><span>|</span><a href="#38142087">parent</a><span>|</span><label class="collapse" for="c-38145681">[-]</label><label class="expand" for="c-38145681">[1 more]</label></div><br/><div class="children"><div class="content">It&#x27;s easy to write RISC-V assembly language that works on both 32 bit and 64 bit, using a handful of simple macros.</div><br/></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></body></html>