

================================================================
== Vitis HLS Report for 'setup_aie_Pipeline_VITIS_LOOP_48_1'
================================================================
* Date:           Sun Jun 30 17:16:08 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        setup_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.047 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|       24|  19.998 ns|  79.992 ns|    6|   24|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_48_1  |        4|       22|         2|          1|          1|  4 ~ 22|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      19|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      16|    -|
|Register         |        -|     -|        8|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|        8|      35|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |j_1_fu_77_p2               |         +|   0|  0|   5|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n          |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n          |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_cur_n      |       and|   0|  0|   2|           1|           0|
    |ap_str_blocking_n          |       and|   0|  0|   2|           1|           2|
    |icmp_ln48_fu_83_p2         |      icmp|   0|  0|   2|           5|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  19|          18|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   2|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   2|          2|    1|          2|
    |ap_sig_allocacmp_j_load  |   5|          2|    5|         10|
    |j_fu_46                  |   5|          2|    5|         10|
    |s_TDATA_blk_n            |   2|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  16|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_fu_46                  |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_ext_blocking_n  |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_str_blocking_n  |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_int_blocking_n  |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|s_TREADY           |   in|    1|        axis|                                   s|       pointer|
|s_TDATA            |  out|  128|        axis|                                   s|       pointer|
|s_TVALID           |  out|    1|        axis|                                   s|       pointer|
|select_ln48        |   in|    5|     ap_none|                         select_ln48|        scalar|
|tmp_V              |   in|  128|     ap_none|                               tmp_V|        scalar|
+-------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_V_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %tmp_V"   --->   Operation 7 'read' 'tmp_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln48_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln48"   --->   Operation 8 'read' 'select_ln48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.39ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_load = load i5 %j"   --->   Operation 11 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "%j_1 = add i5 %j_load, i5 1"   --->   Operation 12 'add' 'j_1' <Predicate = true> <Delay = 0.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.47ns)   --->   "%icmp_ln48 = icmp_eq  i5 %j_load, i5 %select_ln48_read" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/setup_aie.cpp:48]   --->   Operation 14 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 22, i64 0"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc.split, void %for.end.exitStub" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/setup_aie.cpp:48]   --->   Operation 16 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.39ns)   --->   "%store_ln48 = store i5 %j_1, i5 %j" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/setup_aie.cpp:48]   --->   Operation 17 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.39>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/setup_aie.cpp:48]   --->   Operation 18 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %s, i128 %tmp_V_read" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/setup_aie.cpp:50]   --->   Operation 19 'write' 'write_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/setup_aie.cpp:48]   --->   Operation 20 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 010]
specinterface_ln0 (specinterface    ) [ 000]
tmp_V_read        (read             ) [ 011]
select_ln48_read  (read             ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
j_load            (load             ) [ 000]
j_1               (add              ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln48         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
br_ln48           (br               ) [ 000]
store_ln48        (store            ) [ 000]
specloopname_ln48 (specloopname     ) [ 000]
write_ln50        (write            ) [ 000]
br_ln48           (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln48">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln48"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="j_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="128" slack="0"/>
<pin id="52" dir="0" index="1" bw="128" slack="0"/>
<pin id="53" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="select_ln48_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="5" slack="0"/>
<pin id="58" dir="0" index="1" bw="5" slack="0"/>
<pin id="59" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln48_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln50_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="128" slack="0"/>
<pin id="65" dir="0" index="2" bw="128" slack="1"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln0_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="5" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_load_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="j_1_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="5" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="icmp_ln48_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="5" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln48_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="5" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="94" class="1005" name="j_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="101" class="1005" name="tmp_V_read_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="128" slack="1"/>
<pin id="103" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="44" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="74" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="74" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="56" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="77" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="46" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="99"><net_src comp="94" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="100"><net_src comp="94" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="104"><net_src comp="50" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {2 }
 - Input state : 
	Port: setup_aie_Pipeline_VITIS_LOOP_48_1 : select_ln48 | {1 }
	Port: setup_aie_Pipeline_VITIS_LOOP_48_1 : tmp_V | {1 }
	Port: setup_aie_Pipeline_VITIS_LOOP_48_1 : s | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_load : 1
		j_1 : 2
		icmp_ln48 : 2
		br_ln48 : 3
		store_ln48 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |          j_1_fu_77          |    0    |    5    |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln48_fu_83       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |    tmp_V_read_read_fu_50    |    0    |    0    |
|          | select_ln48_read_read_fu_56 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln50_write_fu_62   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    7    |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     j_reg_94     |    5   |
|tmp_V_read_reg_101|   128  |
+------------------+--------+
|       Total      |   133  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |    7   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   133  |    -   |
+-----------+--------+--------+
|   Total   |   133  |    7   |
+-----------+--------+--------+
