Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,38555
design__instance__area,269580
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,557
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.008508870378136635
power__switching__total,0.004561611916869879
power__leakage__total,2.946488564248284e-07
power__total,0.01307077705860138
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.303753
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.388486
timing__hold__ws__corner:nom_tt_025C_1v80,0.292292
timing__setup__ws__corner:nom_tt_025C_1v80,10.58729
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.292292
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,15.880583
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,557
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-2.629046
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.682065
timing__hold__ws__corner:nom_ss_100C_1v60,0.702475
timing__setup__ws__corner:nom_ss_100C_1v60,5.078532
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.702475
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,6.739221
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,557
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.158775
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.269981
timing__hold__ws__corner:nom_ff_n40C_1v95,0.151241
timing__setup__ws__corner:nom_ff_n40C_1v95,11.278991
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.151241
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,19.309795
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,557
design__max_cap_violation__count,0
clock__skew__worst_hold,-2.141554
clock__skew__worst_setup,0.251178
timing__hold__ws,0.149908
timing__setup__ws,4.955075
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.149908
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.22592
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 757.355 768.075
design__core__bbox,5.52 10.88 751.64 756.16
design__io,108
design__die__area,581705
design__core__area,556068
design__instance__count__stdcell,38555
design__instance__area__stdcell,269580
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.484796
design__instance__utilization__stdcell,0.484796
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,557
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-2.673378
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.734764
timing__hold__ws__corner:max_ss_100C_1v60,0.678256
timing__setup__ws__corner:max_ss_100C_1v60,4.955075
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.705273
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,6.22592
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,875824
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,225
antenna__violating__nets,12
antenna__violating__pins,13
route__antenna_violation__count,12
route__net,20474
route__net__special,2
route__drc_errors__iter:1,28192
route__wirelength__iter:1,1152050
route__drc_errors__iter:2,12715
route__wirelength__iter:2,1143814
route__drc_errors__iter:3,11389
route__wirelength__iter:3,1139807
route__drc_errors__iter:4,1676
route__wirelength__iter:4,1138404
route__drc_errors__iter:5,135
route__wirelength__iter:5,1138141
route__drc_errors__iter:6,46
route__wirelength__iter:6,1138122
route__drc_errors__iter:7,12
route__wirelength__iter:7,1138109
route__drc_errors__iter:8,10
route__wirelength__iter:8,1138108
route__drc_errors__iter:9,2
route__wirelength__iter:9,1138113
route__drc_errors__iter:10,0
route__wirelength__iter:10,1138094
route__drc_errors,0
route__wirelength,1138094
route__vias,189510
route__vias__singlecut,189510
route__vias__multicut,0
design__disconnected_pin__count,28
design__critical_disconnected_pin__count,0
route__wirelength__max,1470.37
timing__unannotated_net__count__corner:nom_tt_025C_1v80,28
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,28
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,28
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,557
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.281296
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.360764
timing__hold__ws__corner:min_tt_025C_1v80,0.290443
timing__setup__ws__corner:min_tt_025C_1v80,10.730021
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.290443
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.159946
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,28
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,557
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-2.594987
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.632724
timing__hold__ws__corner:min_ss_100C_1v60,0.699255
timing__setup__ws__corner:min_ss_100C_1v60,5.344211
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.699255
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,7.261893
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,28
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,557
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.141554
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.251178
timing__hold__ws__corner:min_ff_n40C_1v95,0.149908
timing__setup__ws__corner:min_ff_n40C_1v95,11.260866
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.149908
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,19.490856
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,28
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,557
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.33483
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.424196
timing__hold__ws__corner:max_tt_025C_1v80,0.293989
timing__setup__ws__corner:max_tt_025C_1v80,10.514887
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.293989
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,15.605087
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,28
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,28
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,557
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.183479
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.295459
timing__hold__ws__corner:max_ff_n40C_1v95,0.152511
timing__setup__ws__corner:max_ff_n40C_1v95,11.301417
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.152511
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,19.132437
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,28
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,28
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:max_ss_100C_1v60,1.5993
design_powergrid__drop__average__net:VPWR__corner:max_ss_100C_1v60,0.000108416
design_powergrid__drop__worst__net:VPWR__corner:max_ss_100C_1v60,0.000698637
design_powergrid__voltage__worst__net:VGND__corner:max_ss_100C_1v60,0.000791753
design_powergrid__drop__average__net:VGND__corner:max_ss_100C_1v60,0.000107434
design_powergrid__drop__worst__net:VGND__corner:max_ss_100C_1v60,0.000791753
ir__voltage__worst,1.600000000000000088817841970012523233890533447265625
ir__drop__avg,0.00010799999999999999595982902445001627711462788283824920654296875
ir__drop__worst,0.00069899999999999996858068840310806990601122379302978515625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
