
---------- Begin Simulation Statistics ----------
simSeconds                                   2.265165                       # Number of seconds simulated (Second)
simTicks                                 2265165489447                       # Number of ticks simulated (Tick)
finalTick                                2265165489447                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    349.86                       # Real time elapsed on the host (Second)
hostTickRate                               6474420558                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8661244                       # Number of bytes of host memory used (Byte)
simInsts                                     57545765                       # Number of instructions simulated (Count)
simOps                                       96519922                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   164480                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     275878                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        169891660                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.952288                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.338720                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       117398553                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    16741                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      117627122                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 179840                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             20895351                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          31244366                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                2559                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           167470374                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.702376                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.354079                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 115714060     69.10%     69.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  22263933     13.29%     82.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  12996445      7.76%     90.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   6359849      3.80%     93.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3577930      2.14%     96.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4149146      2.48%     98.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1810844      1.08%     99.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    417098      0.25%     99.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    181069      0.11%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             167470374                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   60022     30.09%     30.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     30.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     30.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     30.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     30.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     30.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     30.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     30.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     30.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     30.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     30.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     32      0.02%     30.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     30.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    875      0.44%     30.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     30.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      5      0.00%     30.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    19      0.01%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     30.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  64738     32.45%     63.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 36899     18.50%     81.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             36561     18.33%     99.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              346      0.17%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1708952      1.45%      1.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      90456431     76.90%     78.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        26570      0.02%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43686      0.04%     78.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         9502      0.01%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1456      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         6924      0.01%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       119791      0.10%     78.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            6      0.00%     78.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16038      0.01%     78.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       187038      0.16%     78.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3011      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd          104      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt          231      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv          104      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     18269720     15.53%     94.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      5831513      4.96%     99.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       624276      0.53%     99.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       321769      0.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      117627122                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.692365                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              199497                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001696                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                400219716                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               137259678                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       110143716                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   2884235                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1055132                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1023563                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   114656853                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1460814                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    600323                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          835028                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         2421286                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       15322907                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6293347                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4165305                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       989479                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1707      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        174508      1.26%      1.27% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       184215      1.33%      2.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1854      0.01%      2.62% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     12327914     89.14%     91.76% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      1088909      7.87%     99.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        50094      0.36%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       13829201                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1393      0.04%      0.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        11426      0.36%      0.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        22451      0.71%      1.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          531      0.02%      1.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      2753687     87.52%     88.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       344599     10.95%     99.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        12105      0.38%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       3146192                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          460      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           53      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         1655      0.10%      0.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          307      0.02%      0.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1585821     99.59%     99.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         1063      0.07%     99.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         2944      0.18%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1592303                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          314      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       163081      1.53%      1.53% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       161763      1.51%      3.04% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect         1323      0.01%      3.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      9574227     89.62%     92.68% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       744310      6.97%     99.64% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.64% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        37989      0.36%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     10683007                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          314      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           50      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         1287      0.09%      0.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          294      0.02%      0.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1450059     99.63%     99.76% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          627      0.04%     99.81% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.81% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         2832      0.19%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1455463                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      4106575     29.69%     29.69% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      9507648     68.75%     98.45% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       174507      1.26%     99.71% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        40471      0.29%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     13829201                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       699222     43.97%     43.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       889452     55.94%     99.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           53      0.00%     99.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect         1363      0.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1590090                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          12329621                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      8246995                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1592303                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           3349                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       702374                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        889929                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             13829201                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               698610                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                12716939                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.919571                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            4527                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           51948                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              40471                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            11477                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1707      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       174508      1.26%      1.27% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       184215      1.33%      2.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1854      0.01%      2.62% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     12327914     89.14%     91.76% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      1088909      7.87%     99.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        50094      0.36%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     13829201                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          344      0.03%      0.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       174506     15.69%     15.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         2098      0.19%     15.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1854      0.17%     16.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       882089     79.31%     95.38% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1277      0.11%     95.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     95.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        50094      4.50%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1112262                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         1655      0.24%      0.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       695892     99.61%     99.85% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         1063      0.15%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       698610                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         1655      0.24%      0.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       695892     99.61%     99.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         1063      0.15%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       698610                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2265165489447                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        51948                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        40471                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        11477                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         3251                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        55199                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               197495                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 197490                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              34408                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 163081                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              163031                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                50                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        20888379                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           14182                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1590080                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    163809731                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.589220                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.535968                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       130697849     79.79%     79.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        13610805      8.31%     88.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2823486      1.72%     89.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         7353806      4.49%     94.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         2830332      1.73%     96.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1681091      1.03%     97.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1156150      0.71%     97.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          712652      0.44%     98.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2943560      1.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    163809731                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        8898                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                163086                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1249892      1.29%      1.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     76948382     79.72%     81.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        26196      0.03%     81.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        40038      0.04%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         8109      0.01%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1456      0.00%     81.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6892      0.01%     81.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       118473      0.12%     81.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     81.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        15782      0.02%     81.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       186718      0.19%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1859      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd           64      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt          170      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           64      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     12337466     12.78%     94.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      5033217      5.21%     99.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       225130      0.23%     99.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       320008      0.33%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     96519922                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2943560                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             57545765                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               96519922                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       57545765                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         96519922                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.952288                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.338720                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           17915821                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1017246                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          94792455                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         12562596                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         5353225                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1249892      1.29%      1.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     76948382     79.72%     81.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        26196      0.03%     81.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        40038      0.04%     81.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         8109      0.01%     81.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     81.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1456      0.00%     81.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     81.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     81.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     81.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6892      0.01%     81.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       118473      0.12%     81.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     81.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        15782      0.02%     81.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       186718      0.19%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1859      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd           64      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          170      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           64      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     12337466     12.78%     94.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      5033217      5.21%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       225130      0.23%     99.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       320008      0.33%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     96519922                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     10683007                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     10480300                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       202393                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      9574227                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1108466                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       163086                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       163081                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                110556066                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              36620220                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  15129648                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3569195                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1595245                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              9329317                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  3006                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              118691569                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 13993                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           117026795                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         11915881                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        18703600                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        6121774                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.688832                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       74373092                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      53023769                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        1600015                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        691277                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     140243225                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     78708186                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          24825374                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     49995891                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          819                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            9722626                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      39251343                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3196314                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                61291                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          7451                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         4765                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  10598531                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               1430496                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          167470374                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.718116                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.068796                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                146923785     87.73%     87.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   810262      0.48%     88.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1345301      0.80%     89.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1689623      1.01%     90.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2402613      1.43%     91.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1366385      0.82%     92.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2286210      1.37%     93.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  3635824      2.17%     95.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  7010371      4.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            167470374                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              71634527                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.421648                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           13829201                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.081400                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    126547367                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1595245                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   10190050                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  4377166                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              117415294                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                52932                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 15322907                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6293347                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  6158                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    445353                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2644683                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           4174                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         932394                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       720578                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1652972                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                111277416                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               111167279                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  80942955                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 119398074                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.654342                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.677925                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     1090292                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2760308                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 4062                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4174                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 940121                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                49448                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                3600803                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           12562596                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.053731                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            11.900767                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1041614      8.29%      8.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19             10678859     85.01%     93.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               595913      4.74%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               199328      1.59%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                13324      0.11%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  635      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   35      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   42      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   16      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   28      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  7      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 25      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                101      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                170      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                480      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                988      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1493      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1516      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1281      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1948      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2739      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               3331      0.03%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               2100      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               3045      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               4683      0.04%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               4788      0.04%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               3377      0.03%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                687      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 42      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              293                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             12562596                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                14966801                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 6122121                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      5051                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      7927                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2265165489447                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                10599371                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      3027                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2265165489447                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2265165489447                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1595245                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                111578203                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                18346379                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          25574                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  17149767                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              18775206                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              118265597                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  2475                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                9520363                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2148960                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                6882446                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           238726854                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   442765123                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                144329970                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1625732                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             194620203                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 44106618                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     892                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 883                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  21406491                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        278260276                       # The number of ROB reads (Count)
system.cpu.rob.writes                       238488731                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 57545765                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   96519922                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   238                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  10598279.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  13249418.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.039911514688                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         18906                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         18906                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             52880999                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              309539                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     24202062                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     5353471                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   24202062                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   5353471                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  681935                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                5025901                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.32                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 686197                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                 703648                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                9101289                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                3112649                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               10598279                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                105622                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                346272                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2               2816207                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               2085370                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 19910145                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  3176586                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   269800                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    85157                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    27243                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    17060                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    10214                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     6687                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     4482                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     2874                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    2281                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    1825                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    1478                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    1220                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                     995                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                     827                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                     575                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                     410                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     205                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                      56                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   12269                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   12755                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   18865                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   18910                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   18911                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   18916                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   18915                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   18916                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   18913                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   18912                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   18911                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   18908                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   18910                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   18906                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   18906                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   18909                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   18906                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   18906                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        18906                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     1244.051571                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    2981.338565                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-8191         18258     96.57%     96.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-16383          621      3.28%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-24575           22      0.12%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::49152-57343            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::65536-73727            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::90112-98303            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::139264-147455            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          18906                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        18906                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.325294                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.299399                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.935289                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              6159     32.58%     32.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               470      2.49%     35.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             12248     64.78%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                26      0.14%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 3      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          18906                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 43643840                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                741689593                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              28745899                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               327432850.47180831                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               12690418.92697112                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2265165449448                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       76640.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    678289856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     59956880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data      1715250                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 299443841.591279268265                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 26469094.765626776963                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 757229.442171462695                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     10598279                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     13603783                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      5353471                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 271687884458                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 354242832570                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 58641341154949                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25635.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26040.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data  10953891.63                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    678289856                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     63399729                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       741689585                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    678289856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    678289856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     28745899                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     28745899                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      10598279                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      13603782                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         24202061                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      5353471                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         5353471                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       299443842                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        27989005                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          327432847                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    299443842                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      299443842                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       12690419                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          12690419                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      299443842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       40679424                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         340123266                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              23520127                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               327552                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       3040731                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        929634                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       2452508                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        562026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        694603                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       2250568                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        767694                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        913301                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8       4583166                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        687463                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      2334476                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       493760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      1037921                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       732573                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      1356216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       683487                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          5699                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         52670                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         22111                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         26782                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         30063                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         30899                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         25502                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         58250                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         12676                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          8774                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         8104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         8672                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        11037                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         9168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         7946                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         9199                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             184928335778                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           117600635000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        625930717028                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  7862.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            26612.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             20634656                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              266463                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             87.73                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            81.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      2946549                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   517.978411                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   314.427763                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   409.012059                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       706475     23.98%     23.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       447470     15.19%     39.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       280104      9.51%     48.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       129341      4.39%     53.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       108974      3.70%     56.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       121915      4.14%     60.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       134162      4.55%     65.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        61999      2.10%     67.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       956109     32.45%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      2946549                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         1505288128                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        20963328                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               664.537816                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 9.254656                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     5.26                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.19                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                87.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2265165489447                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      10269804720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       5458511685                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     82903004100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1315314720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 178809839520.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 834122782140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 167404363200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1280283620085                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    565.205335                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 424034481416                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  75638680000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1765492328031                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      10768633680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       5723641770                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     85030702680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      394506720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 178809839520.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 880201338180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 128601368640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1289530031190                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    569.287338                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 318296609440                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  75638680000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1871230200007                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2265165489447                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             24197611                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            24197609                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             5349022                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            5349022                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                  2                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp                 2                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq         4449                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp         4449                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq         4449                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp         4449                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     21196557                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total     21196557                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     37914507                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total     37914507                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                59111064                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    678289792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total    678289792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     92145628                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total     92145628                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                770435420                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           29555533                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 29555533    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             29555533                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2265165489447                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        465441750332                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       724524939544                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       457150977574                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.093023                       # Number of seconds simulated (Second)
simTicks                                  93023474355                       # Number of ticks simulated (Tick)
finalTick                                2358188963802                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     13.53                       # Real time elapsed on the host (Second)
hostTickRate                               6874493040                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8661244                       # Number of bytes of host memory used (Byte)
simInsts                                     59716896                       # Number of instructions simulated (Count)
simOps                                      100112162                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4413080                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    7398287                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          6976935                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.213503                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.311187                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         4509546                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      494                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        4476755                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   8415                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               917688                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1365023                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  91                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             6867945                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.651833                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.306008                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4862514     70.80%     70.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    887039     12.92%     83.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    510522      7.43%     91.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    229333      3.34%     94.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    124504      1.81%     96.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    165537      2.41%     98.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     70021      1.02%     99.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     12954      0.19%     99.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      5521      0.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               6867945                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     551     14.36%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     36      0.94%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     15.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    887     23.12%     38.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   712     18.56%     56.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1643     42.82%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                8      0.21%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        74726      1.67%      1.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3515938     78.54%     80.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1196      0.03%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             7      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           37      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          332      0.01%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           94      0.00%     80.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         8223      0.18%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            3      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            7      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            3      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       634719     14.18%     94.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       209610      4.68%     99.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        23541      0.53%     99.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         8319      0.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        4476755                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.641651                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                3837                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000857                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 15738703                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5396244                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4208306                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     95008                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    31593                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            31432                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4357520                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        48346                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     26505                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           38498                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          108990                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         550175                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        222885                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       194409                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        43252                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          3530      0.65%      0.65% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         3334      0.61%      1.26% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           37      0.01%      1.27% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       488153     89.64%     90.90% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        47685      8.76%     99.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         1845      0.34%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         544584                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          439      0.31%      0.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          276      0.20%      0.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            3      0.00%      0.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       123523     87.83%     88.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        16104     11.45%     99.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          299      0.21%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        140644                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            2      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect           32      0.04%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        73705     99.83%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           15      0.02%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           74      0.10%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        73828                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         3090      0.76%      0.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         3056      0.76%      1.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           34      0.01%      1.53% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       364622     90.27%     91.80% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        31581      7.82%     99.62% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.62% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         1545      0.38%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       403928                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           29      0.04%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        67257     99.84%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            8      0.01%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           70      0.10%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        67366                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       155334     28.52%     28.52% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       384019     70.52%     99.04% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         3530      0.65%     99.69% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         1701      0.31%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       544584                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        32227     43.65%     43.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        41539     56.27%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            2      0.00%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           59      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        73827                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            488153                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       333358                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             73828                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss             59                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        32296                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         41532                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               544584                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                32220                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  518466                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.952040                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted              65                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            1882                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1701                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              181                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         3530      0.65%      0.65% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         3334      0.61%      1.26% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           37      0.01%      1.27% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       488153     89.64%     90.90% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        47685      8.76%     99.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         1845      0.34%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       544584                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         3530     13.52%     13.52% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect           35      0.13%     13.65% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           37      0.14%     13.79% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        20658     79.09%     92.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond           13      0.05%     92.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     92.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         1845      7.06%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         26118                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect           32      0.10%      0.10% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.10% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        32173     99.85%     99.95% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           15      0.05%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        32220                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect           32      0.10%      0.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        32173     99.85%     99.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           15      0.05%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        32220                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  93023474355                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         1882                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         1701                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          181                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           74                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         1956                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 3810                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   3809                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                718                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   3090                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                3088                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          917683                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             403                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             73779                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      6704452                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.535799                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.419709                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         5407738     80.66%     80.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          551043      8.22%     88.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          103406      1.54%     90.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          295543      4.41%     94.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          122606      1.83%     96.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           74187      1.11%     97.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           48592      0.72%     98.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           15851      0.24%     98.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           85486      1.28%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      6704452                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         268                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  3090                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        53867      1.50%      1.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2913366     81.10%     82.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1187      0.03%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            7      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           36      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          328      0.01%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           94      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         8218      0.23%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            6      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     82.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       421374     11.73%     94.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       177169      4.93%     99.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8301      0.23%     99.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         8283      0.23%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3592240                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         85486                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              2171131                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                3592240                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        2171131                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          3592240                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.213503                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.311187                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             615127                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              31370                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           3523359                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           429675                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          185452                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        53867      1.50%      1.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      2913366     81.10%     82.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         1187      0.03%     82.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            7      0.00%     82.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd           36      0.00%     82.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     82.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     82.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     82.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     82.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     82.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     82.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          328      0.01%     82.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     82.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           94      0.00%     82.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         8218      0.23%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            2      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            6      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            2      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     82.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       421374     11.73%     94.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       177169      4.93%     99.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         8301      0.23%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         8283      0.23%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      3592240                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       403928                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       399259                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         4669                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       364622                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        39306                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         3090                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         3090                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  4623693                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1449153                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    577920                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                143288                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  73891                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               376057                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    50                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                4564321                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   218                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             4450254                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           458525                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          649897                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         216655                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.637852                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        3029493                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       2113872                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads          53927                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         23012                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       5342925                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      2982022                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            866552                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1845564                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             389250                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1452383                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  147880                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 2970                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    449695                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 66392                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            6867945                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.674339                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.993134                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  6065646     88.32%     88.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    24276      0.35%     88.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    59293      0.86%     89.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    68740      1.00%     90.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    97134      1.41%     91.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    53566      0.78%     92.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   102661      1.49%     94.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   163126      2.38%     96.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   233503      3.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              6867945                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               2788386                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.399658                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             544584                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.078055                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      5338428                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     73891                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     481955                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   146033                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                4510040                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2310                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   550175                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  222885                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   166                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     21265                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    63379                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            109                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          43280                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        32980                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                76260                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  4244211                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 4239738                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3065824                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   4560692                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.607679                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.672228                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       15826                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  120488                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  183                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 109                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37412                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   12                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 118969                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             429675                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.003563                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.106743                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  14468      3.37%      3.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               392513     91.35%     94.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                15547      3.62%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 6869      1.60%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  273      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              118                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               429675                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  533794                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  216670                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        79                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        35                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93023474355                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  449696                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        80                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93023474355                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  93023474355                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  73891                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4662521                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  800921                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    658265                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                672347                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                4545902                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 439744                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  48089                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 183077                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             9399355                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    17325286                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5557290                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     53979                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               7444637                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1954580                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    848721                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         11128824                       # The number of ROB reads (Count)
system.cpu.rob.writes                         9184027                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2171131                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3592240                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     5                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    449684.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    492357.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.005438408622                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           772                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           772                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2064262                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               12706                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       957420                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      185462                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     957420                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    185462                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   28836                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 172005                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.13                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                    509                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  32789                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 411954                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                  62484                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 449684                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                   436                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                 16420                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                114877                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                 53729                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   796193                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   119215                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     7697                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     2719                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      721                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      483                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      368                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      281                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      218                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                      145                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     119                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     109                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                      91                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                      69                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      50                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      40                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      30                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                      20                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     553                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     768                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     774                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     774                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     774                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     774                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     773                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     772                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          772                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     1202.156736                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     342.362621                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    2482.102196                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023           600     77.72%     77.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-2047           42      5.44%     83.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-3071           31      4.02%     87.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-4095           21      2.72%     89.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-5119           19      2.46%     92.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-6143            6      0.78%     93.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-7167           10      1.30%     94.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-8191           15      1.94%     96.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-9215           11      1.42%     97.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-10239            6      0.78%     98.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-11263            2      0.26%     98.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-12287            3      0.39%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-13311            4      0.52%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13312-14335            1      0.13%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::21504-22527            1      0.13%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            772                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          772                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.413212                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.389110                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.901926                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               220     28.50%     28.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                13      1.68%     30.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               539     69.82%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            772                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1845504                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 30993551                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                922615                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               333179890.50506908                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               9918087.94927481                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    93023407690                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       81393.71                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     28779776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      2078953                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data        69386                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 309381865.164156734943                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 22348692.245854143053                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 745897.747650300618                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       449684                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       507736                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data       185462                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  11458144402                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  12961573355                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 2380498633020                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25480.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25528.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data  12835506.10                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     28779776                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      2213783                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        30993559                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     28779776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     28779776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data       922615                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       922615                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        449684                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        507737                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           957421                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data       185462                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          185462                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       309381865                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        23798111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          333179977                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    309381865                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      309381865                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data        9918088                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           9918088                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      309381865                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       33716199                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         343098064                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                928584                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                13443                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        157012                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         57627                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         97192                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          4408                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1352                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         19162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1366                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         12112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        195853                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         20701                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       108909                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        37330                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        41722                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        47994                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        78753                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        47091                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           325                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2572                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           858                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1017                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1066                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           998                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           970                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          2220                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           313                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           211                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          464                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          631                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          573                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          431                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          547                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               7008767757                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             4642920000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         24419717757                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  7547.80                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            26297.80                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               819026                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               10803                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             88.20                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            80.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       112198                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   537.350612                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   321.619242                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   416.503124                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        29460     26.26%     26.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        12604     11.23%     37.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        10816      9.64%     47.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         3928      3.50%     50.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         3360      2.99%     53.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4754      4.24%     57.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         5394      4.81%     62.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2405      2.14%     64.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        39477     35.19%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       112198                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           59429376                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          860352                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               638.864291                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 9.248762                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     5.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                88.09                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  93023474355                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        340156740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        180786210                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      2500649340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       52335720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 7343104080.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  30787623180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   9794594880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    50999250150                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    548.240651                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  24924639150                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   3106220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  64992615205                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        460936980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        245005200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      4129440420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       17836740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 7343104080.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  38809538700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3039297600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    54045159720                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    580.984102                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   7357179808                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   3106220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  82560074547                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  93023474355                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               957286                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              957284                       # Transaction distribution (Count)
system.membus.transDist::WriteReq              185328                       # Transaction distribution (Count)
system.membus.transDist::WriteResp             185328                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq          134                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp          134                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq          134                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp          134                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port       899368                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total       899368                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port      1386394                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total      1386394                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2285762                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port     28779776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total     28779776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port      3136374                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total      3136374                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 31916150                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1142882                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1142882    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1142882                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  93023474355                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         17710810552                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        30717866438                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        16828077088                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.529528                       # Number of seconds simulated (Second)
simTicks                                 529527588146                       # Number of ticks simulated (Tick)
finalTick                                2887716551948                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    100.38                       # Real time elapsed on the host (Second)
hostTickRate                               5274927164                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8676604                       # Number of bytes of host memory used (Byte)
simInsts                                     77372890                       # Number of instructions simulated (Count)
simOps                                      132986160                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   770749                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1324740                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         39715562                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.249410                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.444561                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        33122483                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     8830                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       34464255                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    905                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               257277                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            519036                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 871                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            39634177                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.869559                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.554142                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  25709397     64.87%     64.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5339388     13.47%     78.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3631252      9.16%     87.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1686218      4.25%     91.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1204493      3.04%     94.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    975817      2.46%     97.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    649125      1.64%     98.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    295994      0.75%     99.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    142493      0.36%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              39634177                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  122700     65.45%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     65.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  16377      8.74%     74.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 11601      6.19%     80.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               597      0.32%     80.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            36185     19.30%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       359603      1.04%      1.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      24626912     71.46%     72.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        64051      0.19%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           814      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       147880      0.43%     73.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     73.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          544      0.00%     73.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     73.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     73.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     73.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     73.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           90      0.00%     73.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       164103      0.48%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       131271      0.38%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       410110      1.19%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            9      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            2      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      5594400     16.23%     91.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2313999      6.71%     98.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       194328      0.56%     98.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       456133      1.32%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       34464255                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.867777                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              187461                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.005439                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                105377392                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                31781231                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        31408267                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   3373655                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1609387                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1604846                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    32586900                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1705213                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      3895                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           13293                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           81385                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        4377670                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2789472                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        66120                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        40581                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            3      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        223523      7.24%      7.24% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       175884      5.70%     12.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        49325      1.60%     14.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2387908     77.33%     91.86% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       182863      5.92%     97.79% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.79% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        68348      2.21%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3087854                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         2352      6.76%      6.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         3966     11.40%     18.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           73      0.21%     18.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        24946     71.72%     90.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1110      3.19%     93.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     93.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2331      6.70%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         34781                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            1      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           67      1.73%      1.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          393     10.13%     11.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           77      1.98%     13.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         2820     72.68%     86.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          194      5.00%     91.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     91.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          328      8.45%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         3880                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       221173      7.24%      7.24% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       171921      5.63%     12.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        49252      1.61%     14.49% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2362943     77.40%     91.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       181753      5.95%     97.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        66018      2.16%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      3053060                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           57      1.67%      1.67% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          254      7.43%      9.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           73      2.13%     11.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         2610     76.32%     87.54% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          117      3.42%     90.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     90.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          309      9.04%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         3420                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1129805     36.59%     36.59% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1619447     52.45%     89.03% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       223523      7.24%     96.27% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       115079      3.73%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3087854                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         2274     59.30%     59.30% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         1482     38.64%     97.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           67      1.75%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           12      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         3835                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2387911                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1262718                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              3880                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            713                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         2401                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          1479                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              3087854                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 1928                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1988892                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.644102                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             896                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          117673                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             115079                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2594                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            3      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       223523      7.24%      7.24% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       175884      5.70%     12.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        49325      1.60%     14.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2387908     77.33%     91.86% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       182863      5.92%     97.79% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.79% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        68348      2.21%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3087854                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       223523     20.34%     20.34% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          589      0.05%     20.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        49325      4.49%     24.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       756889     68.87%     93.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          288      0.03%     93.78% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     93.78% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        68348      6.22%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1098962                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          393     20.38%     20.38% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     20.38% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1341     69.55%     89.94% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          194     10.06%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         1928                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          393     20.38%     20.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     20.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1341     69.55%     89.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          194     10.06%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         1928                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 529527588146                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       117673                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       115079                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2594                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          405                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       118078                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               227561                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 227562                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               6391                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 221173                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              221116                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                57                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          257882                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            7959                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              3460                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     39597040                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.830214                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.806180                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        28442879     71.83%     71.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4222368     10.66%     82.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2012948      5.08%     87.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1910651      4.83%     92.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          659577      1.67%     94.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          607217      1.53%     95.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          246635      0.62%     96.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          218542      0.55%     96.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1276223      3.22%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     39597040                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        5054                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                221173                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       353742      1.08%      1.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24516567     74.58%     75.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        63984      0.19%     75.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          636      0.00%     75.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       147826      0.45%     76.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          544      0.00%     76.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           90      0.00%     76.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       164068      0.50%     76.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     76.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       131270      0.40%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       410056      1.25%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            6      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     78.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4201033     12.78%     91.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2297397      6.99%     98.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       132390      0.40%     98.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       454384      1.38%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     32873998                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1276223                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             17655994                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               32873998                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       17655994                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         32873998                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.249410                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.444561                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            7085204                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1604580                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          31678090                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          4333423                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         2751781                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       353742      1.08%      1.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     24516567     74.58%     75.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        63984      0.19%     75.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          636      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       147826      0.45%     76.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          544      0.00%     76.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           90      0.00%     76.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       164068      0.50%     76.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     76.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       131270      0.40%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       410056      1.25%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            6      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      4201033     12.78%     91.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2297397      6.99%     98.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       132390      0.40%     98.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       454384      1.38%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     32873998                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      3053060                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2716617                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       336443                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2362943                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       690117                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       221173                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       221173                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 20659813                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              14111548                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3832745                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1024463                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   5608                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1614017                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   635                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               33162921                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3009                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            34460354                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          3062341                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         5787467                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        2769653                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.867679                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       18399707                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      11123362                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        2179518                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1084150                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      41631728                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     23138498                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           8557120                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     14770868                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          306                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            1958049                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      12302982                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   12412                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  450                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1386                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         2778                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   2142993                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  3298                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           39634177                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.839003                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.280274                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 34196337     86.28%     86.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   350629      0.88%     87.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   311218      0.79%     87.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   358427      0.90%     88.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   423061      1.07%     89.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   465731      1.18%     91.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   300828      0.76%     91.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   444569      1.12%     92.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2783377      7.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             39634177                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              17874969                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.450075                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            3087854                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.077749                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     27320375                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      5608                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     357664                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  3018329                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               33131313                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  216                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4377670                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 2789472                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  3205                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      4388                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2858095                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2029                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           1648                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         2094                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 3742                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 33016808                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                33013113                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  22194645                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  34291943                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.831239                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.647226                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     1037930                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   44262                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   31                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2029                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37713                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   17                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                1327987                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4333423                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             13.964677                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             8.044805                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1036882     23.93%     23.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              2570743     59.32%     83.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               601297     13.88%     97.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                93597      2.16%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                29742      0.69%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1105      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   56      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               72                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4333423                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 4361508                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2769730                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       795                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      3251                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 529527588146                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 2143195                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       564                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 529527588146                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 529527588146                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   5608                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 21125181                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3604003                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           8466                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4246753                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              10644166                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               33144716                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 57201                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  89818                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  84125                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               10033929                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            55450605                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   114007500                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 40356513                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2180273                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              55049003                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   401533                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     306                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 306                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7196317                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         71450162                       # The number of ROB reads (Count)
system.cpu.rob.writes                        66301070                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 17655994                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   32873998                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    28                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   2142993.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   3210209.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.013428576778                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2062                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2062                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             13498125                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               32939                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      5465436                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     2751850                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    5465436                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   2751850                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  147092                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                2716992                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.62                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 885679                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                    663                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 155064                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                2281037                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2142993                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                711758                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                 16915                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                380067                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               1643110                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  4075433                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  1045836                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   115390                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    35861                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    13072                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     9941                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     8938                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     6617                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     2667                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     1560                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    1201                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     852                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     563                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     255                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      98                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     899                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     971                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2057                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2063                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2063                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2061                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2061                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2061                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2061                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2064                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2061                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2062                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     2579.463628                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    2993.876297                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023           906     43.94%     43.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-2047          200      9.70%     53.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-3071          308     14.94%     68.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-4095          114      5.53%     74.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-5119          115      5.58%     79.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-6143          214     10.38%     90.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-7167           44      2.13%     92.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-8191           35      1.70%     93.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-9215           22      1.07%     94.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-10239           28      1.36%     96.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-11263           34      1.65%     97.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-12287           21      1.02%     98.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-13311           14      0.68%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13312-14335            3      0.15%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15360-16383            1      0.05%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17408-18431            1      0.05%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-21503            2      0.10%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2062                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2062                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.908826                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.880550                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.981354                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1091     52.91%     52.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                72      3.49%     56.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               895     43.40%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 4      0.19%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2062                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  9413888                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                156907104                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              15410591                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               296315258.18960351                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               29102527.12980656                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   529527508148                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       64440.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    137151552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     18740573                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       188624                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 259007377.651841878891                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 35391117.327078521252                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 356211.846601641213                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      2142993                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      3322443                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      2751850                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  57329655218                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  92697361316                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 13936501389623                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26752.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27900.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   5064411.72                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    137151552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     19755552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       156907104                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    137151552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    137151552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     15410591                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     15410591                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       2142993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       3322443                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          5465436                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      2751850                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         2751850                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       259007378                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        37307881                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          296315258                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    259007378                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      259007378                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       29102527                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          29102527                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      259007378                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       66410408                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         325417785                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               5318344                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                34866                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         39113                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         39091                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        302085                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        403070                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        251257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        642213                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        106269                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       1474631                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        105020                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        201438                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       735364                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       102351                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       196757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       118036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       558480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        43169                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1203                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1052                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           939                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           925                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3400                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         12873                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1336                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1643                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1336                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         2728                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1328                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1295                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              50308066534                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            26591720000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        150027016534                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9459.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28209.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              4261214                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               31251                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             80.12                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.63                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1060748                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   322.985365                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   194.358493                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   337.315830                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       329576     31.07%     31.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       284283     26.80%     57.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       150102     14.15%     72.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        60591      5.71%     77.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        21604      2.04%     79.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        32725      3.09%     82.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        14826      1.40%     84.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        12049      1.14%     85.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       154992     14.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1060748                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          340374016                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         2231424                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               642.788069                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 4.213990                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     5.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                80.18                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 529527588146                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       5015628660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       2665877445                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     23260185060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      118540980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 41800437120.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 210035572770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  26466532320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   309362774355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    584.224092                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  66877167164                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  17682080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 444968340982                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       2558090640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1359661215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     14712791100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       63459540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 41800437120.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 213861471480                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  23244722880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   297600633975                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    562.011575                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  58022370666                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  17682080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 453823137480                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 529527588146                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              5462909                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             5462913                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             2749323                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            2749323                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq         2527                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp         2527                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq         2527                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp         2527                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      4285987                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total      4285987                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     12148589                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total     12148589                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                16434576                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    137151616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total    137151616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     35166167                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total     35166167                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                172317783                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            8217286                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  8217286    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              8217286                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 529527588146                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        146251490288                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       146513403738                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       134783208906                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
