INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/simple_cpu.srcs/sources_1/new/basys_man.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys_man
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/simple_cpu.srcs/sim_1/new/basys_man_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys_man_test
