
---------- Begin Simulation Statistics ----------
final_tick                                14968457500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90080                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863368                       # Number of bytes of host memory used
host_op_rate                                   102140                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   111.01                       # Real time elapsed on the host
host_tick_rate                              134836143                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11338771                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014968                       # Number of seconds simulated
sim_ticks                                 14968457500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.904147                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  915112                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               915990                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               935                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1791281                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30248                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30471                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              223                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2229217                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  109227                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           75                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4683381                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4440183                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               682                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2221351                       # Number of branches committed
system.cpu.commit.bw_lim_events                277636                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           12142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           36134                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10006066                       # Number of instructions committed
system.cpu.commit.committedOps               11344837                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     26441153                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.429060                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.260850                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21761854     82.30%     82.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2297128      8.69%     90.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       927212      3.51%     94.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       485920      1.84%     96.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       311255      1.18%     97.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       119012      0.45%     97.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       153595      0.58%     98.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       107541      0.41%     98.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       277636      1.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     26441153                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109017                       # Number of function calls committed.
system.cpu.commit.int_insts                   9861989                       # Number of committed integer instructions.
system.cpu.commit.loads                       1710889                       # Number of loads committed
system.cpu.commit.membars                       12120                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8314      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7690808     67.79%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           60460      0.53%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           18890      0.17%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18886      0.17%     68.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           16638      0.15%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          22677      0.20%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1710889     15.08%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1797272     15.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11344837                       # Class of committed instruction
system.cpu.commit.refs                        3508161                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    198825                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11338771                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.993692                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.993692                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2780967                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   256                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               914397                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11385488                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 21430509                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2202411                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1347                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   907                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 31121                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2229217                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1484518                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4136193                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1154                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10057155                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3200                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.074464                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           22308520                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1054587                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.335945                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           26446355                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.431168                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.598100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24196301     91.49%     91.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   231094      0.87%     92.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   203741      0.77%     93.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   291140      1.10%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   369770      1.40%     95.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   205147      0.78%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    55083      0.21%     96.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    97123      0.37%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   796956      3.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             26446355                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         3490561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  770                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2224215                       # Number of branches executed
system.cpu.iew.exec_nop                          6091                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.384386                       # Inst execution rate
system.cpu.iew.exec_refs                      3659540                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1808945                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4208                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1715439                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              12167                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               191                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1810210                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11381636                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1850595                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               579                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11507327                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                376732                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1347                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                376744                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         13287                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            60471                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        72552                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4549                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12938                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             47                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          654                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            116                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9585395                       # num instructions consuming a value
system.cpu.iew.wb_count                      11367766                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.542653                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5201543                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.379724                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11370834                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13089640                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7573527                       # number of integer regfile writes
system.cpu.ipc                               0.334036                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.334036                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              8314      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7702206     66.93%     67.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                60466      0.53%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18891      0.16%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18888      0.16%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                16638      0.14%     68.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               22678      0.20%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1850732     16.08%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1809092     15.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11507908                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      199910                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017372                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   24232     12.12%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     12.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  46596     23.31%     35.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                129078     64.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11484719                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49240132                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11168905                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11213039                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11363378                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11507908                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12167                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           36766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                91                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             25                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        13080                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      26446355                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.435142                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.169720                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21788338     82.39%     82.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1829001      6.92%     89.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1067865      4.04%     93.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              601290      2.27%     95.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              529828      2.00%     97.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              276118      1.04%     98.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              264266      1.00%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               63383      0.24%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               26266      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        26446355                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.384405                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 214785                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             422038                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       198861                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            199319                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             48501                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            36320                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1715439                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1810210                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7784759                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  48481                       # number of misc regfile writes
system.cpu.numCycles                         29936916                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  380985                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12114552                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     74                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 21449319                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      9                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18365373                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11382827                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12143268                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2214732                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 105460                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1347                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                154030                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28694                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12960114                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2245942                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              36763                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    239341                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          12167                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           241459                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     37536428                       # The number of ROB reads
system.cpu.rob.rob_writes                    22767155                       # The number of ROB writes
system.cpu.timesIdled                          834465                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   241159                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   99783                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    21                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44474                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1009027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           38                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2019095                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             38                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5382                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5378                       # Transaction distribution
system.membus.trans_dist::CleanEvict              455                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33244                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33244                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5382                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        83100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2816256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2816256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38641                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38641    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38641                       # Request fanout histogram
system.membus.reqLayer0.occupancy            71926500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          199759250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14968457500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            976805                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       970701                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1805                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33247                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33247                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        970718                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6088                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2912136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       117026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3029162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    124250752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4886336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              129137088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5871                       # Total snoops (count)
system.tol2bus.snoopTraffic                    344192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1015939                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006196                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1015900    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     39      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1015939                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2017262500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59333352                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1456075500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             9.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14968457500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               970206                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1221                       # number of demand (read+write) hits
system.l2.demand_hits::total                   971427                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              970206                       # number of overall hits
system.l2.overall_hits::.cpu.data                1221                       # number of overall hits
system.l2.overall_hits::total                  971427                       # number of overall hits
system.l2.demand_misses::.cpu.inst                512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38114                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38626                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               512                       # number of overall misses
system.l2.overall_misses::.cpu.data             38114                       # number of overall misses
system.l2.overall_misses::total                 38626                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39977000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3188189500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3228166500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39977000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3188189500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3228166500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           970718                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            39335                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1010053                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          970718                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           39335                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1010053                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000527                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.968959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038242                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000527                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.968959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038242                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78080.078125                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83648.777352                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83574.962461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78080.078125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83648.777352                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83574.962461                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5378                       # number of writebacks
system.l2.writebacks::total                      5378                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38626                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38626                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34857000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2807049500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2841906500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34857000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2807049500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2841906500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.968959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038242                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.968959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.038242                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68080.078125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73648.777352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73574.962461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68080.078125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73648.777352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73574.962461                       # average overall mshr miss latency
system.l2.replacements                           5871                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37014                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37014                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       970700                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           970700                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       970700                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       970700                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           33244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               33244                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2813708000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2813708000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         33247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84638.070028                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84638.070028                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        33244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          33244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2481268000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2481268000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74638.070028                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74638.070028                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         970206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             970206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       970718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         970718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000527                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000527                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78080.078125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78080.078125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34857000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34857000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000527                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000527                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68080.078125                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68080.078125                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    374481500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    374481500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6088                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6088                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.799934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.799934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76895.585216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76895.585216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    325781500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    325781500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.799934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.799934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66895.585216                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66895.585216                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14968457500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 19242.785537                       # Cycle average of tags in use
system.l2.tags.total_refs                     2019079                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38639                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     52.254950                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.930609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       431.405914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     18800.449013                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.573744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.587243                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7506                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16191391                       # Number of tag accesses
system.l2.tags.data_accesses                 16191391                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14968457500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2439296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2472064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       344192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          344192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5378                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5378                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2189137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         162962416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             165151553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2189137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2189137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22994487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22994487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22994487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2189137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        162962416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188146040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001891568500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               85646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5058                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38626                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5378                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5378                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              386                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    521392250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  193130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1245629750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13498.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32248.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    33397                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4769                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38626                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5378                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    484.746253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   381.553826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.764144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          442      7.61%      7.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          716     12.33%     19.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1561     26.89%     46.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          497      8.56%     55.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          764     13.16%     68.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          422      7.27%     75.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          308      5.31%     81.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          727     12.52%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          368      6.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5805                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     120.665625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.973727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1640.425047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          317     99.06%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.62%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.712500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.680609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.055735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              214     66.88%     66.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.31%     67.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               93     29.06%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      2.50%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.94%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2472064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  342272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2472064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               344192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       165.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    165.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14966487500                       # Total gap between requests
system.mem_ctrls.avgGap                     340116.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2439296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       342272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2189136.723005693872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 162962416.134060561657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 22866217.177020408213                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5378                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13786250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1231843500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  95685249500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26926.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32319.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17791976.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             21448560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             11400180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           138473160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           14704740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1181338080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3727102890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2609274720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7703742330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.665077                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6750887250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    499720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7717850250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             20020560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             10629795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           137316480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13211820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1181338080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3536706930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2769608160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7668831825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.332806                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7169394500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    499720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7299343000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14968457500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       513535                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           513535                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       513535                       # number of overall hits
system.cpu.icache.overall_hits::total          513535                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       970983                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         970983                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       970983                       # number of overall misses
system.cpu.icache.overall_misses::total        970983                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13155603996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13155603996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13155603996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13155603996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1484518                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1484518                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1484518                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1484518                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.654073                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.654073                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.654073                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.654073                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13548.748017                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13548.748017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13548.748017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13548.748017                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          390                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.454545                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       970701                       # number of writebacks
system.cpu.icache.writebacks::total            970701                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          265                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          265                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          265                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          265                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       970718                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       970718                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       970718                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       970718                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12175074496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12175074496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12175074496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12175074496                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.653894                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.653894                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.653894                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.653894                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12542.339275                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12542.339275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12542.339275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12542.339275                       # average overall mshr miss latency
system.cpu.icache.replacements                 970701                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       513535                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          513535                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       970983                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        970983                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13155603996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13155603996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1484518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1484518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.654073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.654073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13548.748017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13548.748017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          265                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          265                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       970718                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       970718                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12175074496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12175074496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.653894                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.653894                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12542.339275                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12542.339275                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14968457500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999218                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1484252                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            970717                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.529026                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999218                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999951                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3939753                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3939753                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14968457500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14968457500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14968457500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14968457500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14968457500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3365636                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3365636                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3372366                       # number of overall hits
system.cpu.dcache.overall_hits::total         3372366                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        75355                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          75355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        75442                       # number of overall misses
system.cpu.dcache.overall_misses::total         75442                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5349610164                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5349610164                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5349610164                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5349610164                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3440991                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3440991                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3447808                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3447808                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021899                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021899                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021881                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021881                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70992.106217                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70992.106217                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70910.237852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70910.237852                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       947593                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13306                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.215467                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37014                       # number of writebacks
system.cpu.dcache.writebacks::total             37014                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36008                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36008                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36008                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36008                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        39347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        39349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39349                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3277267622                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3277267622                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3277452122                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3277452122                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011435                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011435                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011413                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011413                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83291.423031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83291.423031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83291.878370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83291.878370                       # average overall mshr miss latency
system.cpu.dcache.replacements                  38326                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1636593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1636593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    983146500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    983146500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1655835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1655835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51093.779233                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51093.779233                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    402126000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    402126000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003704                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003704                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65556.895990                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65556.895990                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1729043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1729043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4366050169                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4366050169                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77826.206221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77826.206221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22900                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22900                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        33200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        33200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2874741127                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2874741127                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86588.588163                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86588.588163                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6730                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6730                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           87                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           87                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       413495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       413495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31807.307692                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31807.307692                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       400495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       400495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30807.307692                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30807.307692                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        12133                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12133                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14968457500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.039570                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3435969                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39350                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.318145                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.039570                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          730                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6983476                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6983476                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14968457500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  14968457500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
