https://github.com/alexforencich
https://github.com/jiacaiyuan/i2c_slave
https://github.com/embedded-explorer
https://github.com/freecores
👋 Hi, This is Nagarjuna
👀 VLSI Enthusiast
🌱 Working on RTL design for FPGAs
💞️ I’m looking to collaborate projects invloving RTL design using verilog
