[05/09 12:01:10      0s] 
[05/09 12:01:10      0s] Cadence Innovus(TM) Implementation System.
[05/09 12:01:10      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/09 12:01:10      0s] 
[05/09 12:01:10      0s] Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
[05/09 12:01:10      0s] Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
[05/09 12:01:10      0s] Date:		Mon May  9 12:01:10 2022
[05/09 12:01:10      0s] Host:		rice-503-20-north (x86_64 w/Linux 5.11.0-41-generic) (20cores*40cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
[05/09 12:01:10      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/09 12:01:10      0s] 
[05/09 12:01:10      0s] License:
[05/09 12:01:10      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[05/09 12:01:10      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/09 12:01:32     14s] @(#)CDS: Innovus v20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/09 12:01:32     14s] @(#)CDS: NanoRoute 20.13-s083_1 NR201221-0721/20_13-UB (database version 18.20.538) {superthreading v2.13}
[05/09 12:01:32     14s] @(#)CDS: AAE 20.13-s024 (64bit) 01/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/09 12:01:32     14s] @(#)CDS: CTE 20.13-s042_1 () Jan 14 2021 08:49:42 ( )
[05/09 12:01:32     14s] @(#)CDS: SYNTECH 20.13-s015_1 () Jan  6 2021 07:44:41 ( )
[05/09 12:01:32     14s] @(#)CDS: CPE v20.13-s092
[05/09 12:01:32     14s] @(#)CDS: IQuantus/TQuantus 20.1.1-s453 (64bit) Fri Nov 20 21:16:44 PST 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/09 12:01:32     14s] @(#)CDS: OA 22.60-p048 Wed Nov 11 13:31:42 2020
[05/09 12:01:32     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/09 12:01:32     14s] @(#)CDS: RCDB 11.15.0
[05/09 12:01:32     14s] @(#)CDS: STYLUS 20.10-p024_1 (12/01/2020 07:22 PST)
[05/09 12:01:32     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_313152_rice-503-20-north_xingyuni_WwrjHI.

[05/09 12:01:32     14s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[05/09 12:01:34     15s] 
[05/09 12:01:34     15s] **INFO:  MMMC transition support version v31-84 
[05/09 12:01:34     15s] 
[05/09 12:01:34     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/09 12:01:34     15s] <CMD> suppressMessage ENCEXT-2799
[05/09 12:01:34     15s] Sourcing file "START.tcl" ...
[05/09 12:01:34     15s] <CMD> is_common_ui_mode
[05/09 12:01:34     15s] <CMD> restoreDesign /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat BGR_Top
[05/09 12:01:34     15s] #% Begin load design ... (date=05/09 12:01:34, mem=664.8M)
[05/09 12:01:34     15s] Set Default Input Pin Transition as 0.1 ps.
[05/09 12:01:34     15s] Loading design 'BGR_Top' saved by 'Innovus' '20.13-s083_1' on 'Mon May 9 12:01:06 2022'.
[05/09 12:01:34     15s] % Begin Load MMMC data ... (date=05/09 12:01:34, mem=667.1M)
[05/09 12:01:34     15s] % End Load MMMC data ... (date=05/09 12:01:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=668.1M, current mem=668.1M)
[05/09 12:01:34     15s] 
[05/09 12:01:34     15s] Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...
[05/09 12:01:34     15s] 
[05/09 12:01:34     15s] Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
[05/09 12:01:34     15s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[05/09 12:01:34     15s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 2.
[05/09 12:01:34     15s] Set DBUPerIGU to M1 pitch 460.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_7' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'Collector' in macro 'sky130_asc_pnp_0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'Rout' in macro 'sky130_asc_res_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'Rout' in macro 'sky130_asc_res' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_nfet_01v8_lvt_9' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_nfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_nfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-200' for more detail.
[05/09 12:01:34     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/09 12:01:34     15s] Type 'man IMPLF-201' for more detail.
[05/09 12:01:34     15s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[05/09 12:01:34     15s] To increase the message display limit, refer to the product command reference manual.
[05/09 12:01:34     15s] 
[05/09 12:01:34     15s] viaInitial starts at Mon May  9 12:01:34 2022
viaInitial ends at Mon May  9 12:01:34 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/09 12:01:34     15s] Loading view definition file from /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
[05/09 12:01:34     15s] Reading libs_typical timing library '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/2-skywater-130nm/view-standard/stdcells.lib' ...
[05/09 12:01:34     15s] Read 13 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
[05/09 12:01:34     15s] Ending "PreSetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=709.4M, current mem=682.9M)
[05/09 12:01:34     15s] *** End library_loading (cpu=0.00min, real=0.00min, mem=21.0M, fe_cpu=0.26min, fe_real=0.40min, fe_mem=679.3M) ***
[05/09 12:01:34     15s] % Begin Load netlist data ... (date=05/09 12:01:34, mem=682.9M)
[05/09 12:01:34     15s] *** Begin netlist parsing (mem=679.3M) ***
[05/09 12:01:34     15s] Created 13 new cells from 1 timing libraries.
[05/09 12:01:34     15s] Reading netlist ...
[05/09 12:01:34     15s] Backslashed names will retain backslash and a trailing blank character.
[05/09 12:01:34     15s] Reading verilogBinary netlist '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/vbin/BGR_Top.v.bin'
[05/09 12:01:34     15s] Reading binary database version 2 in 1-threaded mode
[05/09 12:01:35     15s] 
[05/09 12:01:35     15s] *** Memory Usage v#2 (Current mem = 691.363M, initial mem = 275.727M) ***
[05/09 12:01:35     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=691.4M) ***
[05/09 12:01:35     15s] % End Load netlist data ... (date=05/09 12:01:35, total cpu=0:00:00.0, real=0:00:01.0, peak res=686.5M, current mem=686.5M)
[05/09 12:01:35     15s] Set top cell to BGR_Top.
[05/09 12:01:35     15s] Hooked 13 DB cells to tlib cells.
[05/09 12:01:35     15s] ** Removed 1 unused lib cells.
[05/09 12:01:35     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=688.0M, current mem=688.0M)
[05/09 12:01:35     15s] Starting recursive module instantiation check.
[05/09 12:01:35     15s] No recursion found.
[05/09 12:01:35     15s] Building hierarchical netlist for Cell BGR_Top ...
[05/09 12:01:35     15s] **WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     15s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     15s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     15s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     15s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     15s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b1 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     15s] **WARN: (IMPDB-2078):	Output pin Collector of instance BGR_Core/pnp_va is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     15s] **WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R9 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     15s] **WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     15s] **WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     15s] *** Netlist is unique.
[05/09 12:01:35     15s] Set DBUPerIGU to techSite unitasc width 490.
[05/09 12:01:35     15s] Setting Std. cell height to 9400 DBU (smallest netlist inst).
[05/09 12:01:35     15s] ** info: there are 33 modules.
[05/09 12:01:35     15s] ** info: there are 51 stdCell insts.
[05/09 12:01:35     15s] 
[05/09 12:01:35     15s] *** Memory Usage v#2 (Current mem = 724.777M, initial mem = 275.727M) ***
[05/09 12:01:35     15s] *info: set bottom ioPad orient R0
[05/09 12:01:35     15s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/09 12:01:35     15s] Type 'man IMPFP-3961' for more detail.
[05/09 12:01:35     15s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[05/09 12:01:35     15s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[05/09 12:01:35     15s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[05/09 12:01:35     15s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[05/09 12:01:35     15s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[05/09 12:01:35     15s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[05/09 12:01:35     15s] Set Default Net Delay as 1000 ps.
[05/09 12:01:35     15s] Set Default Net Load as 0.5 pF. 
[05/09 12:01:35     15s] Set Default Input Pin Transition as 0.1 ps.
[05/09 12:01:35     16s] Loading preference file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[05/09 12:01:35     16s] ##  Process: 130           (User Set)               
[05/09 12:01:35     16s] ##     Node: (not set)                           
[05/09 12:01:35     16s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/09 12:01:35     16s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[05/09 12:01:35     16s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/09 12:01:35     16s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/09 12:01:35     16s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[05/09 12:01:35     16s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[05/09 12:01:35     16s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/09 12:01:35     16s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[05/09 12:01:35     16s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[05/09 12:01:35     16s] Change floorplan default-technical-site to 'unitasc'.
[05/09 12:01:35     16s] Extraction setup Delayed 
[05/09 12:01:35     16s] *Info: initialize multi-corner CTS.
[05/09 12:01:35     16s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=912.8M, current mem=717.3M)
[05/09 12:01:35     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/09 12:01:35     16s] 
[05/09 12:01:35     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[05/09 12:01:35     16s] Summary for sequential cells identification: 
[05/09 12:01:35     16s]   Identified SBFF number: 0
[05/09 12:01:35     16s]   Identified MBFF number: 0
[05/09 12:01:35     16s]   Identified SB Latch number: 0
[05/09 12:01:35     16s]   Identified MB Latch number: 0
[05/09 12:01:35     16s]   Not identified SBFF number: 0
[05/09 12:01:35     16s]   Not identified MBFF number: 0
[05/09 12:01:35     16s]   Not identified SB Latch number: 0
[05/09 12:01:35     16s]   Not identified MB Latch number: 0
[05/09 12:01:35     16s]   Number of sequential cells which are not FFs: 0
[05/09 12:01:35     16s] Total number of combinational cells: 12
[05/09 12:01:35     16s] Total number of sequential cells: 0
[05/09 12:01:35     16s] Total number of tristate cells: 0
[05/09 12:01:35     16s] Total number of level shifter cells: 0
[05/09 12:01:35     16s] Total number of power gating cells: 0
[05/09 12:01:35     16s] Total number of isolation cells: 0
[05/09 12:01:35     16s] Total number of power switch cells: 0
[05/09 12:01:35     16s] Total number of pulse generator cells: 0
[05/09 12:01:35     16s] Total number of always on buffers: 0
[05/09 12:01:35     16s] Total number of retention cells: 0
[05/09 12:01:35     16s] List of usable buffers: sky130_asc_pnp_7 sky130_asc_pnp_8 sky130_asc_res sky130_asc_res_2
[05/09 12:01:35     16s] Total number of usable buffers: 4
[05/09 12:01:35     16s] List of unusable buffers:
[05/09 12:01:35     16s] Total number of unusable buffers: 0
[05/09 12:01:35     16s] List of usable inverters: sky130_fd_sc_hd__inv_2
[05/09 12:01:35     16s] Total number of usable inverters: 1
[05/09 12:01:35     16s] List of unusable inverters:
[05/09 12:01:35     16s] Total number of unusable inverters: 0
[05/09 12:01:35     16s] List of identified usable delay cells:
[05/09 12:01:35     16s] Total number of identified usable delay cells: 0
[05/09 12:01:35     16s] List of identified unusable delay cells:
[05/09 12:01:35     16s] Total number of identified unusable delay cells: 0
[05/09 12:01:35     16s] 
[05/09 12:01:35     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[05/09 12:01:35     16s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/09 12:01:35     16s] 
[05/09 12:01:35     16s] TimeStamp Deleting Cell Server Begin ...
[05/09 12:01:35     16s] 
[05/09 12:01:35     16s] TimeStamp Deleting Cell Server End ...
[05/09 12:01:35     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=918.3M, current mem=918.3M)
[05/09 12:01:35     16s] 
[05/09 12:01:35     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[05/09 12:01:35     16s] Summary for sequential cells identification: 
[05/09 12:01:35     16s]   Identified SBFF number: 0
[05/09 12:01:35     16s]   Identified MBFF number: 0
[05/09 12:01:35     16s]   Identified SB Latch number: 0
[05/09 12:01:35     16s]   Identified MB Latch number: 0
[05/09 12:01:35     16s]   Not identified SBFF number: 0
[05/09 12:01:35     16s]   Not identified MBFF number: 0
[05/09 12:01:35     16s]   Not identified SB Latch number: 0
[05/09 12:01:35     16s]   Not identified MB Latch number: 0
[05/09 12:01:35     16s]   Number of sequential cells which are not FFs: 0
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:35     16s]  Visiting view : analysis_default
[05/09 12:01:35     16s]    : PowerDomain = none : Weighted F : unweighted  = 65.20 (1.000) with rcCorner = 0
[05/09 12:01:35     16s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[05/09 12:01:35     16s]  Visiting view : analysis_default
[05/09 12:01:35     16s]    : PowerDomain = none : Weighted F : unweighted  = 65.20 (1.000) with rcCorner = 0
[05/09 12:01:35     16s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[05/09 12:01:35     16s] 
[05/09 12:01:35     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[05/09 12:01:35     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_asc_nfet_01v8_lvt_9; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/09 12:01:35     16s] Type 'man IMPSYC-2' for more detail.
[05/09 12:01:35     16s] Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.fp.gz (mem = 932.4M).
[05/09 12:01:35     16s] % Begin Load floorplan data ... (date=05/09 12:01:35, mem=919.3M)
[05/09 12:01:35     16s] *info: reset 57 existing net BottomPreferredLayer and AvoidDetour
[05/09 12:01:35     16s] **WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     16s] **WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     16s] **WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     16s] **WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b1 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     16s] **WARN: (IMPDB-2078):	Output pin Collector of instance BGR_Core/pnp_va is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     16s] **WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R9 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/09 12:01:35     16s] Deleting old partition specification.
[05/09 12:01:36     16s] Set FPlanBox to (0 0 317400 207740)
[05/09 12:01:36     16s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/09 12:01:36     16s] Type 'man IMPFP-3961' for more detail.
[05/09 12:01:36     16s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[05/09 12:01:36     16s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[05/09 12:01:36     16s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[05/09 12:01:36     16s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[05/09 12:01:36     16s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[05/09 12:01:36     16s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[05/09 12:01:36     16s]  ... processed partition successfully.
[05/09 12:01:36     16s] Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.fp.spr.gz (Created by Innovus v20.13-s083_1 on Mon May  9 12:01:05 2022, version: 1)
[05/09 12:01:36     16s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=920.5M, current mem=920.5M)
[05/09 12:01:36     16s] Extracting standard cell pins and blockage ...... 
[05/09 12:01:36     16s] Pin and blockage extraction finished
[05/09 12:01:36     16s] % End Load floorplan data ... (date=05/09 12:01:36, total cpu=0:00:00.0, real=0:00:01.0, peak res=921.8M, current mem=921.4M)
[05/09 12:01:36     16s] % Begin Load SymbolTable ... (date=05/09 12:01:36, mem=921.8M)
[05/09 12:01:36     16s] Reading congestion map file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.route.congmap.gz ...
[05/09 12:01:36     16s] % End Load SymbolTable ... (date=05/09 12:01:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=921.9M, current mem=921.8M)
[05/09 12:01:36     16s] Loading place ...
[05/09 12:01:36     16s] % Begin Load placement data ... (date=05/09 12:01:36, mem=921.8M)
[05/09 12:01:36     16s] Reading placement file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.place.gz.
[05/09 12:01:36     16s] ** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Mon May  9 12:01:05 2022, version# 2) ...
[05/09 12:01:36     16s] Read Views for adaptive view pruning ...
[05/09 12:01:36     16s] Read 0 views from Binary DB for adaptive view pruning
[05/09 12:01:36     16s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=935.4M) ***
[05/09 12:01:36     16s] Total net length = 7.200e-02 (3.600e-02 3.600e-02) (ext = 4.000e-03)
[05/09 12:01:36     16s] % End Load placement data ... (date=05/09 12:01:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=922.1M, current mem=922.0M)
[05/09 12:01:36     16s] % Begin Load routing data ... (date=05/09 12:01:36, mem=922.4M)
[05/09 12:01:36     16s] Reading routing file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.route.gz.
[05/09 12:01:36     16s] Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Mon May  9 12:01:05 2022 Format: 20.1) ...
[05/09 12:01:36     16s] *** Total 54 nets are successfully restored.
[05/09 12:01:36     16s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=936.4M) ***
[05/09 12:01:36     16s] % End Load routing data ... (date=05/09 12:01:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=927.5M, current mem=926.5M)
[05/09 12:01:36     16s] Loading Drc markers ...
[05/09 12:01:36     16s] ... 1 markers are loaded ...
[05/09 12:01:36     16s] ... 0 geometry drc markers are loaded ...
[05/09 12:01:36     16s] ... 0 antenna drc markers are loaded ...
[05/09 12:01:36     16s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:01:36     16s] Reading property file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.prop
[05/09 12:01:36     16s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=941.4M) ***
[05/09 12:01:37     16s] Set Default Input Pin Transition as 0.1 ps.
[05/09 12:01:37     16s] eee: readRCCornerMetaData, file read unsuccessful: /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/extraction/extractionMetaData.gz
[05/09 12:01:37     16s] Extraction setup Started 
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/09 12:01:37     16s] Reading Capacitance Table File /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
[05/09 12:01:37     16s] Process name: (null).
[05/09 12:01:37     16s] Allocated an empty WireEdgeEnlargement table in typical [6].
[05/09 12:01:37     16s] Allocated an empty WireEdgeEnlargement table in typical [6].
[05/09 12:01:37     16s] Importing multi-corner RC tables ... 
[05/09 12:01:37     16s] Summary of Active RC-Corners : 
[05/09 12:01:37     16s]  
[05/09 12:01:37     16s]  Analysis View: analysis_default
[05/09 12:01:37     16s]     RC-Corner Name        : typical
[05/09 12:01:37     16s]     RC-Corner Index       : 0
[05/09 12:01:37     16s]     RC-Corner Temperature : 25 Celsius
[05/09 12:01:37     16s]     RC-Corner Cap Table   : '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/5-cadence-innovus-init/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
[05/09 12:01:37     16s]     RC-Corner PreRoute Res Factor         : 1
[05/09 12:01:37     16s]     RC-Corner PreRoute Cap Factor         : 1
[05/09 12:01:37     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/09 12:01:37     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/09 12:01:37     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/09 12:01:37     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/09 12:01:37     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/09 12:01:37     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/09 12:01:37     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] LayerId::1 widthSet size::4
[05/09 12:01:37     16s] LayerId::2 widthSet size::4
[05/09 12:01:37     16s] LayerId::3 widthSet size::5
[05/09 12:01:37     16s] LayerId::4 widthSet size::4
[05/09 12:01:37     16s] LayerId::5 widthSet size::5
[05/09 12:01:37     16s] LayerId::6 widthSet size::2
[05/09 12:01:37     16s] Updating RC grid for preRoute extraction ...
[05/09 12:01:37     16s] Initializing multi-corner capacitance tables ... 
[05/09 12:01:37     16s] Initializing multi-corner resistance tables ...
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/09 12:01:37     17s] {RT typical 0 6 6 {4 0} {5 0} 2}
[05/09 12:01:37     17s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[05/09 12:01:37     17s] Start generating vias ..
[05/09 12:01:37     17s] #create default rule from bind_ndr_rule rule=0x1528584883d0 0x15285967efc0
[05/09 12:01:37     17s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[05/09 12:01:37     17s] #Skip building auto via since it is not turned on.
[05/09 12:01:37     17s] Extracting standard cell pins and blockage ...... 
[05/09 12:01:37     17s] Pin and blockage extraction finished
[05/09 12:01:37     17s] Via generation completed.
[05/09 12:01:37     17s] % Begin Load power constraints ... (date=05/09 12:01:37, mem=932.8M)
[05/09 12:01:37     17s] % End Load power constraints ... (date=05/09 12:01:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=932.9M, current mem=932.9M)
[05/09 12:01:37     17s] % Begin load AAE data ... (date=05/09 12:01:37, mem=939.9M)
[05/09 12:01:37     17s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[05/09 12:01:37     17s] AAE DB initialization (MEM=969.879 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/09 12:01:37     17s] % End load AAE data ... (date=05/09 12:01:37, total cpu=0:00:00.3, real=0:00:00.0, peak res=945.6M, current mem=945.6M)
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] TimeStamp Deleting Cell Server Begin ...
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] TimeStamp Deleting Cell Server End ...
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[05/09 12:01:37     17s] Summary for sequential cells identification: 
[05/09 12:01:37     17s]   Identified SBFF number: 0
[05/09 12:01:37     17s]   Identified MBFF number: 0
[05/09 12:01:37     17s]   Identified SB Latch number: 0
[05/09 12:01:37     17s]   Identified MB Latch number: 0
[05/09 12:01:37     17s]   Not identified SBFF number: 0
[05/09 12:01:37     17s]   Not identified MBFF number: 0
[05/09 12:01:37     17s]   Not identified SB Latch number: 0
[05/09 12:01:37     17s]   Not identified MB Latch number: 0
[05/09 12:01:37     17s]   Number of sequential cells which are not FFs: 0
[05/09 12:01:37     17s] Total number of combinational cells: 12
[05/09 12:01:37     17s] Total number of sequential cells: 0
[05/09 12:01:37     17s] Total number of tristate cells: 0
[05/09 12:01:37     17s] Total number of level shifter cells: 0
[05/09 12:01:37     17s] Total number of power gating cells: 0
[05/09 12:01:37     17s] Total number of isolation cells: 0
[05/09 12:01:37     17s] Total number of power switch cells: 0
[05/09 12:01:37     17s] Total number of pulse generator cells: 0
[05/09 12:01:37     17s] Total number of always on buffers: 0
[05/09 12:01:37     17s] Total number of retention cells: 0
[05/09 12:01:37     17s] List of usable buffers: sky130_asc_pnp_7 sky130_asc_pnp_8 sky130_asc_res sky130_asc_res_2
[05/09 12:01:37     17s] Total number of usable buffers: 4
[05/09 12:01:37     17s] List of unusable buffers:
[05/09 12:01:37     17s] Total number of unusable buffers: 0
[05/09 12:01:37     17s] List of usable inverters: sky130_fd_sc_hd__inv_2
[05/09 12:01:37     17s] Total number of usable inverters: 1
[05/09 12:01:37     17s] List of unusable inverters:
[05/09 12:01:37     17s] Total number of unusable inverters: 0
[05/09 12:01:37     17s] List of identified usable delay cells:
[05/09 12:01:37     17s] Total number of identified usable delay cells: 0
[05/09 12:01:37     17s] List of identified unusable delay cells:
[05/09 12:01:37     17s] Total number of identified unusable delay cells: 0
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[05/09 12:01:37     17s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] TimeStamp Deleting Cell Server Begin ...
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] TimeStamp Deleting Cell Server End ...
[05/09 12:01:37     17s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
[05/09 12:01:37     17s] timing_enable_default_delay_arc
[05/09 12:01:37     17s] #% End load design ... (date=05/09 12:01:37, total cpu=0:00:01.9, real=0:00:03.0, peak res=979.4M, current mem=945.6M)
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] *** Summary of all messages that are not suppressed in this session:
[05/09 12:01:37     17s] Severity  ID               Count  Summary                                  
[05/09 12:01:37     17s] WARNING   IMPLF-200           22  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/09 12:01:37     17s] WARNING   IMPLF-201           11  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/09 12:01:37     17s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/09 12:01:37     17s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/09 12:01:37     17s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[05/09 12:01:37     17s] WARNING   IMPDB-2078          20  Output pin %s of instance %s is connecte...
[05/09 12:01:37     17s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[05/09 12:01:37     17s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[05/09 12:01:37     17s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[05/09 12:01:37     17s] *** Message Summary: 60 warning(s), 0 error(s)
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] <CMD> setDistributeHost -local
[05/09 12:01:37     17s] The timeout for a remote job to respond is 3600 seconds.
[05/09 12:01:37     17s] Submit command for task runs will be: local
[05/09 12:01:37     17s] <CMD> setMultiCpuUsage -localCpu 16
[05/09 12:01:37     17s] <FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[05/09 12:01:37     17s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[05/09 12:01:37     17s] ### Start verbose source output (echo mode) for 'scripts/globalnetconnect.tcl' ...
[05/09 12:01:37     17s] # globalNetConnect VDD    -type pgpin -pin VPWR    -inst * -verbose
<CMD> globalNetConnect VDD -type pgpin -pin VPWR -inst * -verbose
[05/09 12:01:37     17s] 51 new pwr-pin connections were made to global net 'VDD'.
[05/09 12:01:37     17s] # globalNetConnect VSS    -type pgpin -pin VGND    -inst * -verbose
<CMD> globalNetConnect VSS -type pgpin -pin VGND -inst * -verbose
[05/09 12:01:37     17s] 51 new gnd-pin connections were made to global net 'VSS'.
[05/09 12:01:37     17s] # globalNetConnect VSS    -type pgpin -pin VNB    -inst * -verbose
<CMD> globalNetConnect VSS -type pgpin -pin VNB -inst * -verbose
[05/09 12:01:37     17s] 5 new gnd-pin connections were made to global net 'VSS'.
[05/09 12:01:37     17s] # globalNetConnect VDD    -type pgpin -pin VPB    -inst * -verbose
<CMD> globalNetConnect VDD -type pgpin -pin VPB -inst * -verbose
[05/09 12:01:37     17s] 7 new pwr-pin connections were made to global net 'VDD'.
[05/09 12:01:37     17s] ### End verbose source output for 'scripts/globalnetconnect.tcl'.
[05/09 12:01:37     17s] ### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
[05/09 12:01:37     17s] # set M2_direction [dbGet [dbGet head.layers.name 3 -p].direction]
# if { $M2_direction == "Vertical" } {
  # Vertical M2 -- Use single power mesh strategy
  puts "Info: Using coarse-only power mesh because M2 is vertical"
  if {[ file exists inputs/power-strategy-singlemesh.tcl ]} {
    source -verbose inputs/power-strategy-singlemesh.tcl
  } else {
    source -verbose scripts/power-strategy-singlemesh.tcl
  }
} else {
  # Horizontal M2 -- Use dual power mesh strategy
  puts "Info: Using fine+coarse power mesh because M2 is horizontal"
  if {[ file exists inputs/power-strategy-dualmesh.tcl ]} {
    source -verbose inputs/power-strategy-dualmesh.tcl
  } else {
    source -verbose scripts/power-strategy-dualmesh.tcl
  }
}
### Start verbose source output (echo mode) for 'scripts/power-strategy-singlemesh.tcl' ...
[05/09 12:01:37     17s] # sroute -nets {VDD VSS} -connect {corePin}
<CMD> sroute -nets {VDD VSS} -connect corePin
[05/09 12:01:37     17s] #% Begin sroute (date=05/09 12:01:37, mem=946.3M)
[05/09 12:01:37     17s] *** Begin SPECIAL ROUTE on Mon May  9 12:01:37 2022 ***
[05/09 12:01:37     17s] SPECIAL ROUTE ran on directory: /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power
[05/09 12:01:37     17s] SPECIAL ROUTE ran on machine: rice-503-20-north (Linux 5.11.0-41-generic Xeon 2.40Ghz)
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] Begin option processing ...
[05/09 12:01:37     17s] srouteConnectPowerBump set to false
[05/09 12:01:37     17s] routeSelectNet set to "VDD VSS"
[05/09 12:01:37     17s] routeSpecial set to true
[05/09 12:01:37     17s] srouteConnectBlockPin set to false
[05/09 12:01:37     17s] srouteConnectConverterPin set to false
[05/09 12:01:37     17s] srouteConnectPadPin set to false
[05/09 12:01:37     17s] srouteConnectStripe set to false
[05/09 12:01:37     17s] srouteFollowCorePinEnd set to 3
[05/09 12:01:37     17s] srouteFollowPadPin set to false
[05/09 12:01:37     17s] srouteJogControl set to "preferWithChanges differentLayer"
[05/09 12:01:37     17s] sroutePadPinAllPorts set to true
[05/09 12:01:37     17s] sroutePreserveExistingRoutes set to true
[05/09 12:01:37     17s] srouteRoutePowerBarPortOnBothDir set to true
[05/09 12:01:37     17s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1943.00 megs.
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] Reading DB technology information...
[05/09 12:01:37     17s] Finished reading DB technology information.
[05/09 12:01:37     17s] Reading floorplan and netlist information...
[05/09 12:01:37     17s] Finished reading floorplan and netlist information.
[05/09 12:01:37     17s] Read in 13 layers, 6 routing layers, 1 overlap layer
[05/09 12:01:37     17s] Read in 13 macros, 10 used
[05/09 12:01:37     17s] Read in 10 components
[05/09 12:01:37     17s]   10 core components: 10 unplaced, 0 placed, 0 fixed
[05/09 12:01:37     17s] Read in 2 physical pins
[05/09 12:01:37     17s]   2 physical pins: 0 unplaced, 2 placed, 0 fixed
[05/09 12:01:37     17s] Read in 3 logical pins
[05/09 12:01:37     17s] Read in 5 nets
[05/09 12:01:37     17s] Read in 10 special nets
[05/09 12:01:37     17s] Read in 27 terminals
[05/09 12:01:37     17s] 2 nets selected.
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] Begin power routing ...
[05/09 12:01:37     17s] CPU time for FollowPin 0 seconds
[05/09 12:01:37     17s] CPU time for FollowPin 0 seconds
[05/09 12:01:37     17s]   Number of Core ports routed: 0  open: 34
[05/09 12:01:37     17s]   Number of Followpin connections: 17
[05/09 12:01:37     17s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1950.00 megs.
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s]  Begin updating DB with routing results ...
[05/09 12:01:37     17s]  Updating DB with 2 io pins ...
[05/09 12:01:37     17s]  Updating DB with 0 via definition ...
[05/09 12:01:37     17s] sroute created 17 wires.
[05/09 12:01:37     17s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/09 12:01:37     17s] +--------+----------------+----------------+
[05/09 12:01:37     17s] |  Layer |     Created    |     Deleted    |
[05/09 12:01:37     17s] +--------+----------------+----------------+
[05/09 12:01:37     17s] |  met1  |       17       |       NA       |
[05/09 12:01:37     17s] +--------+----------------+----------------+
[05/09 12:01:37     17s] #% End sroute (date=05/09 12:01:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=954.3M, current mem=954.3M)
[05/09 12:01:37     17s] # set pmesh_bot $ADK_POWER_MESH_BOT_LAYER
# set pmesh_top $ADK_POWER_MESH_TOP_LAYER
# addRing -nets {VDD VSS} -type core_rings -follow core   \
        -layer [list top  $pmesh_top bottom $pmesh_top  \
                     left $pmesh_bot right  $pmesh_bot] \
        -width $savedvars(p_ring_width)                 \
        -spacing $savedvars(p_ring_spacing)             \
        -offset $savedvars(p_ring_spacing)              \
        -extend_corner {tl tr bl br lt lb rt rb}
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top 6 bottom 6 left 5 right 5} -width 4 -spacing 8 -offset 8 -extend_corner {tl tr bl br lt lb rt rb}
[05/09 12:01:37     17s] #% Begin addRing (date=05/09 12:01:37, mem=954.3M)
[05/09 12:01:37     17s] 
[05/09 12:01:37     17s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:37     17s] Ring generation is complete.
[05/09 12:01:37     17s] vias are now being generated.
[05/09 12:01:37     17s] addRing created 8 wires.
[05/09 12:01:37     17s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/09 12:01:37     17s] +--------+----------------+----------------+
[05/09 12:01:37     17s] |  Layer |     Created    |     Deleted    |
[05/09 12:01:37     17s] +--------+----------------+----------------+
[05/09 12:01:37     17s] |  met4  |        4       |       NA       |
[05/09 12:01:37     17s] |  via4  |        8       |        0       |
[05/09 12:01:37     17s] |  met5  |        4       |       NA       |
[05/09 12:01:37     17s] +--------+----------------+----------------+
[05/09 12:01:37     17s] #% End addRing (date=05/09 12:01:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=955.2M, current mem=955.2M)
[05/09 12:01:37     17s] # set M1_min_width    [dbGet [dbGetLayerByZ 2].minWidth]
# set M1_route_pitchX [dbGet [dbGetLayerByZ 2].pitchX]
# set pmesh_bot_str_width [expr  8 *  3 * $M1_min_width   ]
# set pmesh_bot_str_pitch [expr 4 * 10 * $M1_route_pitchX]
# set pmesh_bot_str_intraset_spacing [expr $pmesh_bot_str_pitch - $pmesh_bot_str_width]
# set pmesh_bot_str_interset_pitch   [expr 2*$pmesh_bot_str_pitch]
# setViaGenMode -reset
<CMD> setViaGenMode -reset
[05/09 12:01:37     17s] # setViaGenMode -viarule_preference default
<CMD> setViaGenMode -viarule_preference default
[05/09 12:01:37     17s] Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
[05/09 12:01:37     17s] # setViaGenMode -ignore_DRC false
<CMD> setViaGenMode -ignore_DRC false
[05/09 12:01:37     17s] Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
[05/09 12:01:37     17s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[05/09 12:01:38     17s] # setAddStripeMode -stacked_via_bottom_layer 2 \
                 -stacked_via_top_layer    $pmesh_top
<CMD> setAddStripeMode -stacked_via_bottom_layer 2 -stacked_via_top_layer 6
[05/09 12:01:38     17s] # addStripe -nets {VSS VDD} -layer $pmesh_bot -direction vertical \
    -width $pmesh_bot_str_width                                 \
    -spacing $pmesh_bot_str_intraset_spacing                    \
    -set_to_set_distance $pmesh_bot_str_interset_pitch          \
    -max_same_layer_jog_length $pmesh_bot_str_pitch             \
    -padcore_ring_bottom_layer_limit $pmesh_bot                 \
    -padcore_ring_top_layer_limit $pmesh_top                    \
    -start [expr $pmesh_bot_str_pitch]
<CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 3.36 -spacing 10.24 -set_to_set_distance 27.2 -max_same_layer_jog_length 13.6 -padcore_ring_bottom_layer_limit 5 -padcore_ring_top_layer_limit 6 -start 13.6
[05/09 12:01:38     17s] #% Begin addStripe (date=05/09 12:01:38, mem=955.3M)
[05/09 12:01:38     17s] 
[05/09 12:01:38     17s] Initialize fgc environment(mem: 977.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Starting stripe generation ...
[05/09 12:01:38     17s] Non-Default Mode Option Settings :
[05/09 12:01:38     17s]   NONE
[05/09 12:01:38     17s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 15.280000 4.560000 15.280000 198.960007 with width 3.360000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[05/09 12:01:38     17s] Type 'man IMPPP-354' for more detail.
[05/09 12:01:38     17s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Stripe generation is complete.
[05/09 12:01:38     17s] vias are now being generated.
[05/09 12:01:38     17s] addStripe created 19 wires.
[05/09 12:01:38     17s] ViaGen created 521 vias, deleted 0 via to avoid violation.
[05/09 12:01:38     17s] +--------+----------------+----------------+
[05/09 12:01:38     17s] |  Layer |     Created    |     Deleted    |
[05/09 12:01:38     17s] +--------+----------------+----------------+
[05/09 12:01:38     17s] |   via  |       161      |        0       |
[05/09 12:01:38     17s] |  via2  |       161      |        0       |
[05/09 12:01:38     17s] |  via3  |       161      |        0       |
[05/09 12:01:38     17s] |  met4  |       19       |       NA       |
[05/09 12:01:38     17s] |  via4  |       38       |        0       |
[05/09 12:01:38     17s] +--------+----------------+----------------+
[05/09 12:01:38     17s] #% End addStripe (date=05/09 12:01:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=957.2M, current mem=957.2M)
[05/09 12:01:38     17s] # set pmesh_top_str_width [expr  8 *  3 * $M1_min_width   ]
# set pmesh_top_str_pitch [expr 4 * 10 * $M1_route_pitchX]
# set pmesh_top_str_intraset_spacing [expr $pmesh_top_str_pitch - $pmesh_top_str_width]
# set pmesh_top_str_interset_pitch   [expr 2*$pmesh_top_str_pitch]
# setViaGenMode -reset
<CMD> setViaGenMode -reset
[05/09 12:01:38     17s] # setViaGenMode -viarule_preference default
<CMD> setViaGenMode -viarule_preference default
[05/09 12:01:38     17s] Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
[05/09 12:01:38     17s] # setViaGenMode -ignore_DRC false
<CMD> setViaGenMode -ignore_DRC false
[05/09 12:01:38     17s] Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
[05/09 12:01:38     17s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[05/09 12:01:38     17s] -stacked_via_bottom_layer bottomLayer
[05/09 12:01:38     17s] -stacked_via_top_layer topLayer
[05/09 12:01:38     17s] # setAddStripeMode -stacked_via_bottom_layer $pmesh_bot \
                 -stacked_via_top_layer    $pmesh_top
<CMD> setAddStripeMode -stacked_via_bottom_layer 5 -stacked_via_top_layer 6
[05/09 12:01:38     17s] # addStripe -nets {VSS VDD} -layer $pmesh_top -direction horizontal \
    -width $pmesh_top_str_width                                   \
    -spacing $pmesh_top_str_intraset_spacing                      \
    -set_to_set_distance $pmesh_top_str_interset_pitch            \
    -max_same_layer_jog_length $pmesh_top_str_pitch               \
    -padcore_ring_bottom_layer_limit $pmesh_bot                   \
    -padcore_ring_top_layer_limit $pmesh_top                      \
    -start [expr $pmesh_top_str_pitch]
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 3.36 -spacing 10.24 -set_to_set_distance 27.2 -max_same_layer_jog_length 13.6 -padcore_ring_bottom_layer_limit 5 -padcore_ring_top_layer_limit 6 -start 13.6
[05/09 12:01:38     17s] #% Begin addStripe (date=05/09 12:01:38, mem=957.2M)
[05/09 12:01:38     17s] 
[05/09 12:01:38     17s] Initialize fgc environment(mem: 977.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 977.2M)
[05/09 12:01:38     17s] Starting stripe generation ...
[05/09 12:01:38     17s] Non-Default Mode Option Settings :
[05/09 12:01:38     17s]   NONE
[05/09 12:01:38     17s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer via4 at (5.60, 13.60) (8.98, 14.96).
[05/09 12:01:38     17s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer via4 at (308.19, 13.60) (312.19, 14.96).
[05/09 12:01:38     17s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.980000 15.280000 308.190002 15.280000 with width 3.360000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[05/09 12:01:38     17s] Type 'man IMPPP-354' for more detail.
[05/09 12:01:38     17s] Stripe generation is complete.
[05/09 12:01:38     17s] vias are now being generated.
[05/09 12:01:38     17s] **WARN: (IMPPP-4063):	Multi-CPU is set to 12 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 12, addStripe gets worse runtime caused by data exchange and other time consuming operations
[05/09 12:01:38     17s] Total CPU(s) requested: 12
[05/09 12:01:38     17s] Total CPU(s) enabled with current License(s): 8
[05/09 12:01:38     17s] Current free CPU(s): 8
[05/09 12:01:38     17s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[05/09 12:01:38     17s] Total CPU(s) now enabled: 16
[05/09 12:01:38     17s] Multi-CPU acceleration using 12 CPU(s).
[05/09 12:01:38     17s] Multi-CPU acceleration using 12 CPU(s).
[05/09 12:01:38     17s] Multi-CPU acceleration using 12 CPU(s).
[05/09 12:01:38     17s] Multi-CPU acceleration using 12 CPU(s).
[05/09 12:01:38     18s] addStripe created 11 wires.
[05/09 12:01:38     18s] ViaGen created 127 vias, deleted 0 via to avoid violation.
[05/09 12:01:38     18s] +--------+----------------+----------------+
[05/09 12:01:38     18s] |  Layer |     Created    |     Deleted    |
[05/09 12:01:38     18s] +--------+----------------+----------------+
[05/09 12:01:38     18s] |  via4  |       127      |        0       |
[05/09 12:01:38     18s] |  met5  |       11       |       NA       |
[05/09 12:01:38     18s] +--------+----------------+----------------+
[05/09 12:01:38     18s] #% End addStripe (date=05/09 12:01:38, total cpu=0:00:00.5, real=0:00:00.0, peak res=958.1M, current mem=958.1M)
[05/09 12:01:38     18s] ### End verbose source output for 'scripts/power-strategy-singlemesh.tcl'.
[05/09 12:01:38     18s] ### End verbose source output for 'scripts/main.tcl'.
[05/09 12:01:38     18s] <CMD> getVersion
[05/09 12:01:38     18s] <CMD> saveDesign checkpoints/design.checkpoint/save.enc -user_path
[05/09 12:01:38     18s] #% Begin save design ... (date=05/09 12:01:38, mem=958.3M)
[05/09 12:01:38     18s] % Begin Save ccopt configuration ... (date=05/09 12:01:38, mem=961.3M)
[05/09 12:01:38     18s] % End Save ccopt configuration ... (date=05/09 12:01:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=963.2M, current mem=963.2M)
[05/09 12:01:38     18s] % Begin Save netlist data ... (date=05/09 12:01:38, mem=983.3M)
[05/09 12:01:38     18s] Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/BGR_Top.v.bin in multi-threaded mode...
[05/09 12:01:38     18s] % End Save netlist data ... (date=05/09 12:01:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=989.1M, current mem=987.5M)
[05/09 12:01:38     18s] Saving symbol-table file in separate thread ...
[05/09 12:01:38     18s] Saving congestion map file in separate thread ...
[05/09 12:01:38     18s] % Begin Save AAE data ... (date=05/09 12:01:38, mem=987.6M)
[05/09 12:01:38     18s] Saving AAE Data ...
[05/09 12:01:38     18s] Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/BGR_Top.route.congmap.gz ...
[05/09 12:01:38     18s] % End Save AAE data ... (date=05/09 12:01:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=987.7M, current mem=987.7M)
[05/09 12:01:38     18s] Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[05/09 12:01:39     18s] Saving mode setting ...
[05/09 12:01:39     18s] Saving global file ...
[05/09 12:01:39     18s] Saving Drc markers ...
[05/09 12:01:39     18s] ... 35 markers are saved ...
[05/09 12:01:39     18s] ... 0 geometry drc markers are saved ...
[05/09 12:01:39     18s] ... 0 antenna drc markers are saved ...
[05/09 12:01:39     18s] Saving special route data file in separate thread ...
[05/09 12:01:39     18s] Saving PG file in separate thread ...
[05/09 12:01:39     18s] Saving placement file in separate thread ...
[05/09 12:01:39     18s] Saving route file in separate thread ...
[05/09 12:01:39     18s] Saving property file in separate thread ...
[05/09 12:01:39     18s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/09 12:01:39     18s] Save Adaptive View Pruning View Names to Binary file
[05/09 12:01:39     18s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1045.9M) ***
[05/09 12:01:39     18s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:01:39     18s] Saving PG file checkpoints/design.checkpoint/save.enc.dat/BGR_Top.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Mon May  9 12:01:39 2022)
[05/09 12:01:39     18s] Saving property file checkpoints/design.checkpoint/save.enc.dat/BGR_Top.prop
[05/09 12:01:39     18s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1045.9M) ***
[05/09 12:01:39     18s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1045.9M) ***
[05/09 12:01:39     18s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:01:39     18s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:01:39     18s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1045.9M) ***
[05/09 12:01:39     18s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:01:39     18s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/09 12:01:40     18s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[05/09 12:01:40     18s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[05/09 12:01:40     18s] % Begin Save power constraints data ... (date=05/09 12:01:40, mem=996.1M)
[05/09 12:01:40     18s] % End Save power constraints data ... (date=05/09 12:01:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=996.2M, current mem=996.2M)
[05/09 12:01:40     18s] Generated self-contained design save.enc.dat
[05/09 12:01:40     18s] #% End save design ... (date=05/09 12:01:40, total cpu=0:00:00.7, real=0:00:02.0, peak res=1026.8M, current mem=999.3M)
[05/09 12:01:40     18s] *** Message Summary: 0 warning(s), 0 error(s)
[05/09 12:01:40     18s] 
[05/09 12:01:40     18s] 
[05/09 12:01:40     18s] *** Memory Usage v#2 (Current mem = 1056.254M, initial mem = 275.727M) ***
[05/09 12:01:40     18s] 
[05/09 12:01:40     18s] *** Summary of all messages that are not suppressed in this session:
[05/09 12:01:40     18s] Severity  ID               Count  Summary                                  
[05/09 12:01:40     18s] WARNING   IMPLF-200           22  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/09 12:01:40     18s] WARNING   IMPLF-201           11  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/09 12:01:40     18s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/09 12:01:40     18s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/09 12:01:40     18s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[05/09 12:01:40     18s] WARNING   IMPDB-2078          20  Output pin %s of instance %s is connecte...
[05/09 12:01:40     18s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[05/09 12:01:40     18s] WARNING   IMPPP-531            2  ViaGen Warning: Due to %s rule violation...
[05/09 12:01:40     18s] WARNING   IMPPP-354            2  The power planner did not generate the %...
[05/09 12:01:40     18s] WARNING   IMPPP-4063           1  Multi-CPU is set to %d in addStripe auto...
[05/09 12:01:40     18s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[05/09 12:01:40     18s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[05/09 12:01:40     18s] *** Message Summary: 65 warning(s), 0 error(s)
[05/09 12:01:40     18s] 
[05/09 12:01:40     18s] --- Ending "Innovus" (totcpu=0:00:18.9, real=0:00:30.0, mem=1056.3M) ---
