$date
	Tue Sep 27 17:26:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module compare_tb $end
$var wire 4 ! ans3 [3:0] $end
$var wire 4 " ans2 [3:0] $end
$var wire 4 # ans1 [3:0] $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$var reg 1 & clk $end
$scope module dut $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 1 & clk $end
$var wire 4 ) ans3 [3:0] $end
$var wire 4 * ans2 [3:0] $end
$var wire 4 + ans1 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 (
b0 '
0&
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
1&
#20000
0&
#30000
1&
#40000
0&
#50000
1&
#60000
0&
#70000
1&
#80000
0&
#90000
1&
#100000
b1 #
b1 +
b1 "
b1 *
0&
b1 %
b1 (
b1 !
b1 )
b11 $
b11 '
#110000
1&
#120000
b111 #
b111 +
b1111 "
b1111 *
0&
b111 !
b111 )
b1110 $
b1110 '
#130000
1&
#140000
0&
