<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2024.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>1.113</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>1.113</CP_FINAL>
  <CP_ROUTE>1.113</CP_ROUTE>
  <CP_SYNTH>0.967</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>8.887</SLACK_FINAL>
  <SLACK_ROUTE>8.887</SLACK_ROUTE>
  <SLACK_SYNTH>9.033</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>8.887</WNS_FINAL>
  <WNS_ROUTE>8.887</WNS_ROUTE>
  <WNS_SYNTH>9.033</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>9</CLB>
    <DSP>1</DSP>
    <FF>45</FF>
    <LATCH>0</LATCH>
    <LUT>29</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>624</BRAM>
    <CLB>28800</CLB>
    <DSP>1728</DSP>
    <FF>460800</FF>
    <LUT>230400</LUT>
    <URAM>96</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="matrixmul" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="1">mac_muladd_8s_8s_16ns_16_4_1_U1</SubModules>
    <Resources DSP="1" FF="45" LUT="29" LogicLUT="29"/>
    <LocalResources FF="45" LUT="21" LogicLUT="21"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_8s_8s_16ns_16_4_1_U1" DEPTH="1" FILE_NAME="matrixmul.v" ORIG_REF_NAME="matrixmul_mac_muladd_8s_8s_16ns_16_4_1">
    <Resources DSP="1" LUT="9" LogicLUT="9"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="0.841" DATAPATH_LOGIC_DELAY="0.314" DATAPATH_NET_DELAY="0.527" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C[1]" LOGIC_LEVELS="1" MAX_FANOUT="2" SLACK="8.887" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_15" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="matrixmul.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="0.827" DATAPATH_LOGIC_DELAY="0.384" DATAPATH_NET_DELAY="0.443" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C[3]" LOGIC_LEVELS="1" MAX_FANOUT="2" SLACK="8.899" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_13" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="matrixmul.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="0.813" DATAPATH_LOGIC_DELAY="0.308" DATAPATH_NET_DELAY="0.505" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C[2]" LOGIC_LEVELS="1" MAX_FANOUT="2" SLACK="8.918" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_14" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="matrixmul.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="0.810" DATAPATH_LOGIC_DELAY="0.352" DATAPATH_NET_DELAY="0.458" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C[6]" LOGIC_LEVELS="1" MAX_FANOUT="2" SLACK="8.921" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_10" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="matrixmul.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="0.799" DATAPATH_LOGIC_DELAY="0.366" DATAPATH_NET_DELAY="0.433" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C[5]" LOGIC_LEVELS="1" MAX_FANOUT="2" SLACK="8.932" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="matrixmul.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U1/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/matrixmul_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/matrixmul_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/matrixmul_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/matrixmul_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/matrixmul_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/matrixmul_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/matrixmul_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
