Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: InputReg/Q_reg[17]/Q
    (Clocked by sysclk R)
Endpoint: outputReg/Q_reg[15]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1469.1
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.9)
Data arrival time: 1375.4
Slack: 93.7
Logic depth: 32
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    85,   41                       
InputReg/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     33    43,   41  /PD_TOP        (1.10)
InputReg/Q_reg[17]/CK->Q DFF_X1                  rf     90.3     90.3     90.3      0.0      0.0      1.5      9.2      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_62/B->Z        XOR2_X2                 ff    154.4     64.1     64.1      0.0     13.4      1.4      8.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_61/B2->ZN      AOI22_X4*               fr    235.0     80.6     80.6      0.0     15.1      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_60/A->ZN       INV_X8                  rf    242.0      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_58/B1->ZN      AOI22_X4*               fr    312.3     70.3     70.3      0.0      3.5      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_57/A->ZN       INV_X8                  rf    319.3      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_55/B1->ZN      AOI22_X4*               fr    389.6     70.3     70.3      0.0      3.5      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_54/A->ZN       INV_X8                  rf    396.6      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_52/B1->ZN      AOI22_X4*               fr    466.9     70.3     70.3      0.0      3.5      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_51/A->ZN       INV_X8                  rf    473.9      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_49/B1->ZN      AOI22_X4*               fr    544.2     70.3     70.3      0.0      3.5      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_48/A->ZN       INV_X8                  rf    551.2      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_46/B1->ZN      AOI22_X4*               fr    621.5     70.3     70.3      0.0      3.5      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_45/A->ZN       INV_X8                  rf    628.5      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_43/B1->ZN      AOI22_X4*               fr    698.8     70.3     70.3      0.0      3.5      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_42/A->ZN       INV_X8                  rf    705.8      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_40/B1->ZN      AOI22_X4*               fr    776.1     70.3     70.3      0.0      3.5      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_39/A->ZN       INV_X8                  rf    783.1      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_37/B1->ZN      AOI22_X4*               fr    853.4     70.3     70.3      0.0      3.5      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_36/A->ZN       INV_X8                  rf    860.4      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_34/B1->ZN      AOI22_X4*               fr    930.7     70.3     70.3      0.0      3.5      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_33/A->ZN       INV_X8                  rf    937.7      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_31/B1->ZN      AOI22_X4*               fr   1008.0     70.3     70.3      0.0      3.5      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_30/A->ZN       INV_X8                  rf   1015.0      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_28/B1->ZN      AOI22_X4*               fr   1085.3     70.3     70.3      0.0      3.5      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_27/A->ZN       INV_X8                  rf   1092.3      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_25/B1->ZN      AOI22_X4*               fr   1162.6     70.3     70.3      0.0      3.5      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_24/A->ZN       INV_X8                  rf   1169.6      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_22/B1->ZN      AOI22_X4*               fr   1239.9     70.3     70.3      0.0      3.5      1.4     29.9      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_21/A->ZN       INV_X8                  rf   1246.9      7.0      7.0      0.0     15.3      0.7      4.5      1    43,   41  /PD_TOP        (1.10)
Adder/i_0_19/B1->ZN      AOI22_X4                fr   1291.4     44.5     44.5      0.0      3.5      1.5      8.7      2    43,   41  /PD_TOP        (1.10)
Adder/i_0_16/A->Z        XOR2_X2                 rr   1344.8     53.4     53.4      0.0     30.2      0.6      2.9      1    43,   41  /PD_TOP        (1.10)
outputReg/i_0_16/A2->ZN  AND2_X4                 rr   1375.4     30.6     30.6      0.0     23.1      0.7      1.8      1    43,   41  /PD_TOP        (1.10)
outputReg/Q_reg[15]/D    DFF_X1                   r   1375.4      0.0               0.0      6.5                             43,   41  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: en
    (Clocked by rtDefaultClock R)
Endpoint: InputReg/clk_gate_Q_reg/E
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1437.2
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 62.8)
Data arrival time: 773.8
Slack: 663.4
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
en                       {set_input_delay}        f    700.0    700.0    700.0                        7.3     18.3      4    43,    0                       
InputReg/i_0_34/A2->ZN   OR2_X4                  ff    773.8     73.3     73.3      0.0    100.0      0.7      1.5      1    43,   41  /PD_TOP        (1.10)
InputReg/clk_gate_Q_reg/E
                         CLKGATETST_X2            f    773.8      0.5               0.5      7.5                             43,   41  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outputRegC/Q_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: cout
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 200.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 128.6
Slack: 71.4
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    85,   41                       
outputRegC/Q_reg[0]/CK->Q
                         DFF_X1                  rr    128.0    128.0    128.0      0.0      0.0      6.4     20.6      2    43,   41  /PD_TOP        (1.10)
cout                                              r    128.6      0.6               0.6     49.9                             43,   85                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
