<!DOCTYPE html>
<html class="writer-html4" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>SO2 Lecture 12 - Virtualization &mdash; The Linux Kernel  documentation</title><link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/asciinema-player.css" type="text/css" />
      <link rel="stylesheet" href="../_static/theme_overrides.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
      <script>
          var DOCUMENTATION_OPTIONS = {
              URL_ROOT:'../',
              VERSION:'',
              LANGUAGE:'None',
              COLLAPSE_INDEX:false,
              FILE_SUFFIX:'.html',
              HAS_SOURCE:  true,
              SOURCELINK_SUFFIX: '.txt'
          };
      </script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/asciinema-player.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="SO2 Lab 01 - Introduction" href="lab1-intro.html" />
    <link rel="prev" title="SO2 Lecture 11 - Architecture Layer" href="lec11-arch.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            The Linux Kernel
          </a>
              <div class="version">
                5.10.14
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Operating Systems 2</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="lec1-intro.html">SO2 Lecture 01 - Course overview and Linux kernel introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="lec2-syscalls.html">SO2 Lecture 02 - System calls</a></li>
<li class="toctree-l2"><a class="reference internal" href="lec3-processes.html">SO2 Lecture 03 - Processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="lec4-interrupts.html">SO2 Lecture 04 - Interrupts</a></li>
<li class="toctree-l2"><a class="reference internal" href="lec5-smp.html">SO2 Lecture 05 - Symmetric Multi-Processing</a></li>
<li class="toctree-l2"><a class="reference internal" href="lec6-address-space.html">SO2 Lecture 06 - Address Space</a></li>
<li class="toctree-l2"><a class="reference internal" href="lec7-memory-management.html">SO2 Lecture 07 - Memory Management</a></li>
<li class="toctree-l2"><a class="reference internal" href="lec8-filesystems.html">SO2 Lecture 08 - Filesystem Management</a></li>
<li class="toctree-l2"><a class="reference internal" href="lec9-debugging.html">SO2 Lecture 09 - Kernel debugging</a></li>
<li class="toctree-l2"><a class="reference internal" href="lec10-networking.html">SO2 Lecture 10 - Networking</a></li>
<li class="toctree-l2"><a class="reference internal" href="lec11-arch.html">SO2 Lecture 11 - Architecture Layer</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">SO2 Lecture 12 - Virtualization</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#lecture-objectives">Lecture objectives:</a></li>
<li class="toctree-l3"><a class="reference internal" href="#emulation-basics">Emulation basics</a></li>
<li class="toctree-l3"><a class="reference internal" href="#virtualization-basics">Virtualization basics</a></li>
<li class="toctree-l3"><a class="reference internal" href="#classic-virtualization">Classic virtualization</a></li>
<li class="toctree-l3"><a class="reference internal" href="#software-virtualization">Software virtualization</a></li>
<li class="toctree-l3"><a class="reference internal" href="#mmu-virtualization">MMU virtualization</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#shadow-page-tables">Shadow page tables</a></li>
<li class="toctree-l4"><a class="reference internal" href="#lazy-shadow-sync">Lazy shadow sync</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#i-o-emulation">I/O emulation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#paravirtualization">Paravirtualization</a></li>
<li class="toctree-l3"><a class="reference internal" href="#intel-vt-x">Intel VT-x</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#virtual-machine-control-structure">Virtual Machine Control Structure</a></li>
<li class="toctree-l4"><a class="reference internal" href="#vm-entry-exit">VM entry &amp; exit</a></li>
<li class="toctree-l4"><a class="reference internal" href="#vm-execution-control-fields">VM execution control fields</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#extend-page-tables">Extend Page Tables</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#vpid">VPID</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#i-o-virtualization">I/O virtualization</a></li>
<li class="toctree-l3"><a class="reference internal" href="#qemu">qemu</a></li>
<li class="toctree-l3"><a class="reference internal" href="#kvm">KVM</a></li>
<li class="toctree-l3"><a class="reference internal" href="#type-1-vs-type-2-hypervisors">Type 1 vs Type 2 Hypervisors</a></li>
<li class="toctree-l3"><a class="reference internal" href="#xen">Xen</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lab1-intro.html">SO2 Lab 01 - Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="lab2-kernel-api.html">SO2 Lab 02 - Kernel API</a></li>
<li class="toctree-l2"><a class="reference internal" href="lab3-device-drivers.html">SO2 Lab 03 - Character device drivers</a></li>
<li class="toctree-l2"><a class="reference internal" href="lab4-interrupts.html">SO2 Lab 04 - I/O access and Interrupts</a></li>
<li class="toctree-l2"><a class="reference internal" href="lab5-deferred-work.html">SO2 Lab 05 - Deferred work</a></li>
<li class="toctree-l2"><a class="reference internal" href="lab6-memory-mapping.html">SO2 Lab 06 - Memory Mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="lab7-block-device-drivers.html">SO2 Lab 07 - Block Device Drivers</a></li>
<li class="toctree-l2"><a class="reference internal" href="lab8-filesystems-part1.html">SO2 Lab 08 - File system drivers (Part 1)</a></li>
<li class="toctree-l2"><a class="reference internal" href="lab9-filesystems-part2.html">SO2 Lab 09 - File system drivers (Part 2)</a></li>
<li class="toctree-l2"><a class="reference internal" href="lab10-networking.html">SO2 Lab 10 - Networking</a></li>
<li class="toctree-l2"><a class="reference internal" href="lab11-arm-kernel-development.html">SO2 Lab 11 - Kernel Development on ARM</a></li>
<li class="toctree-l2"><a class="reference internal" href="lab12-kernel-profiling.html">SO2 Lab 12 - Kernel Profiling</a></li>
<li class="toctree-l2"><a class="reference internal" href="assign-collaboration.html">Collaboration</a></li>
<li class="toctree-l2"><a class="reference internal" href="assign0-kernel-api.html">Assignment 0 - Kernel API</a></li>
<li class="toctree-l2"><a class="reference internal" href="assign1-kprobe-based-tracer.html">Assignment 1 - Kprobe based tracer</a></li>
<li class="toctree-l2"><a class="reference internal" href="assign2-driver-uart.html">Assignment 2 - Driver UART</a></li>
<li class="toctree-l2"><a class="reference internal" href="assign3-software-raid.html">Assignment 3 - Software RAID</a></li>
<li class="toctree-l2"><a class="reference internal" href="assign4-transport-protocol.html">Assignment 4 - SO2 Transport Protocol</a></li>
<li class="toctree-l2"><a class="reference internal" href="assign7-kvm-vmm.html">Assignment 7 - SO2 Virtual Machine Manager with KVM</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Lectures</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../lectures/intro.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lectures/syscalls.html">System Calls</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lectures/processes.html">Processes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lectures/interrupts.html">Interrupts</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lectures/smp.html">Symmetric Multi-Processing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lectures/address-space.html">Address Space</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lectures/memory-management.html">Memory Management</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lectures/fs.html">Filesystem Management</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lectures/debugging.html">Debugging</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lectures/networking.html">Network Management</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lectures/arch.html">Architecture Layer</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lectures/virt.html">Virtualization</a></li>
</ul>
<p class="caption"><span class="caption-text">Labs</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../labs/infrastructure.html">Infrastructure</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/introduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/kernel_modules.html">Kernel modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/kernel_api.html">Kernel API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/device_drivers.html">Character device drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/interrupts.html">I/O access and Interrupts</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/deferred_work.html">Deferred work</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/block_device_drivers.html">Block Device Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/filesystems_part1.html">File system drivers (Part 1)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/filesystems_part2.html">File system drivers (Part 2)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/networking.html">Networking</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/arm_kernel_development.html">Kernel Development on ARM</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/memory_mapping.html">Memory mapping</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/device_model.html">Linux Device Model</a></li>
<li class="toctree-l1"><a class="reference internal" href="../labs/kernel_profiling.html">Kernel Profiling</a></li>
</ul>
<p class="caption"><span class="caption-text">Useful info</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../info/vm.html">Virtual Machine Setup</a></li>
<li class="toctree-l1"><a class="reference internal" href="../info/extra-vm.html">Customizing the Virtual Machine Setup</a></li>
<li class="toctree-l1"><a class="reference internal" href="../info/contributing.html">Contributing to linux-kernel-labs</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">The Linux Kernel</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="index.html">Operating Systems 2</a></li>
      <li class="breadcrumb-item active">SO2 Lecture 12 - Virtualization</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/so2/lec12-virtualization.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="so2-lecture-12-virtualization">
<h1>SO2 Lecture 12 - Virtualization<a class="headerlink" href="#so2-lecture-12-virtualization" title="Permalink to this headline">¶</a></h1>
<p><a class="reference external" href="lec12-virtualization-slides.html">View slides</a></p>
<span class="admonition-so2-lecture-12-virtualization"></span><div class="section" id="lecture-objectives">
<h2>Lecture objectives:<a class="headerlink" href="#lecture-objectives" title="Permalink to this headline">¶</a></h2>
<ul class="admonition-virtualization simple">
<li>Emulation basics</li>
<li>Virtualization basics</li>
<li>Paravirtualization basics</li>
<li>Hardware support for virtualization</li>
<li>Overview of the Xen hypervisor</li>
<li>Overview of the KVM hypervisor</li>
</ul>
</div>
<div class="section" id="emulation-basics">
<h2>Emulation basics<a class="headerlink" href="#emulation-basics" title="Permalink to this headline">¶</a></h2>
<ul class="admonition-emulation-basics simple">
<li>Instructions are emulated (each time they are executed)</li>
<li>The other system components are also emulated:<ul>
<li>MMU</li>
<li>Physical memory access</li>
<li>Peripherals</li>
</ul>
</li>
<li>Target architecture - the architecture that it is emulated</li>
<li>Host architecture - the architecture that the emulator runs on</li>
<li>For emulation target and host architectures can be different</li>
</ul>
</div>
<div class="section" id="virtualization-basics">
<h2>Virtualization basics<a class="headerlink" href="#virtualization-basics" title="Permalink to this headline">¶</a></h2>
<ul class="admonition-virtualization-basics simple">
<li>Defined in a paper by Popek &amp; Goldberg in 1974</li>
<li>Fidelity</li>
<li>Performance</li>
<li>Security</li>
</ul>
<img alt="../_images/ditaa-91f08f7db4b54069e16694eab8d75c06400fc47b.png" src="../_images/ditaa-91f08f7db4b54069e16694eab8d75c06400fc47b.png" />
</div>
<div class="section" id="classic-virtualization">
<h2>Classic virtualization<a class="headerlink" href="#classic-virtualization" title="Permalink to this headline">¶</a></h2>
<ul class="admonition-classic-virtualization simple">
<li>Trap &amp; Emulate</li>
<li>Same architecture for host and target</li>
<li>Most of the target instructions are natively executed</li>
<li>Target OS runs in non-privilege mode on the host</li>
<li>Privileged instructions are trapped and emulated</li>
<li>Two machine states: host and guest</li>
</ul>
</div>
<div class="section" id="software-virtualization">
<h2>Software virtualization<a class="headerlink" href="#software-virtualization" title="Permalink to this headline">¶</a></h2>
<ul class="admonition-software-virtualization simple">
<li>Not all architecture can be virtualized; e.g. x86:<ul>
<li>CS register encodes the CPL</li>
<li>Some instructions don't generate a trap (e.g. popf)</li>
</ul>
</li>
<li>Solution: emulate instructions using binary translation</li>
</ul>
</div>
<div class="section" id="mmu-virtualization">
<h2>MMU virtualization<a class="headerlink" href="#mmu-virtualization" title="Permalink to this headline">¶</a></h2>
<ul class="admonition-mmu-virtualization simple">
<li>&quot;Fake&quot; VM physical addresses are translated by the host to actual
physical addresses</li>
<li>Guest virtual address -&gt; Guest physical address -&gt; Host Physical Address</li>
<li>The guest page tables are not directly used by the host hardware</li>
<li>VM page tables are verified then translated into a new set of page
tables on the host (shadow page tables)</li>
</ul>
<div class="section" id="shadow-page-tables">
<h3>Shadow page tables<a class="headerlink" href="#shadow-page-tables" title="Permalink to this headline">¶</a></h3>
<p class="admonition-shadow-page-tables">&nbsp;</p>
<img alt="../_images/ditaa-8632e22c6d89bd18f97c9cef127444486b5077df.png" src="../_images/ditaa-8632e22c6d89bd18f97c9cef127444486b5077df.png" />
</div>
<div class="section" id="lazy-shadow-sync">
<h3>Lazy shadow sync<a class="headerlink" href="#lazy-shadow-sync" title="Permalink to this headline">¶</a></h3>
<ul class="admonition-lazy-shadow-sync simple">
<li>Guest page tables changes are typically batched</li>
<li>To avoid repeated traps, checks and transformations map guest
page table entries with write access</li>
<li>Update the shadow page table when<ul>
<li>The TLB is flushed</li>
<li>In the host page fault handler</li>
</ul>
</li>
</ul>
</div>
</div>
<div class="section" id="i-o-emulation">
<h2>I/O emulation<a class="headerlink" href="#i-o-emulation" title="Permalink to this headline">¶</a></h2>
<p class="admonition-i-o-emulation">&nbsp;</p>
<img alt="../_images/ditaa-bb69666d75b9670e542682753fb8cc9b77ff8894.png" src="../_images/ditaa-bb69666d75b9670e542682753fb8cc9b77ff8894.png" />
<div class="admonition-example-qemu-sifive-uart-emulation highlight-c"><div class="highlight"><pre><span></span><span class="cm">/*</span>
<span class="cm"> * QEMU model of the UART on the SiFive E300 and U500 series SOCs.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2016 Stefan O&#39;Rear</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2 or later, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span>
<span class="cm"> */</span>

<span class="cp">#include</span> <span class="cpf">&quot;qemu/osdep.h&quot;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&quot;qapi/error.h&quot;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&quot;qemu/log.h&quot;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&quot;chardev/char.h&quot;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&quot;chardev/char-fe.h&quot;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&quot;hw/irq.h&quot;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&quot;hw/char/sifive_uart.h&quot;</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Not yet implemented:</span>
<span class="cm"> *</span>
<span class="cm"> * Transmit FIFO using &quot;qemu/fifo8.h&quot;</span>
<span class="cm"> */</span>

<span class="cm">/* Returns the state of the IP (interrupt pending) register */</span>
<span class="k">static</span> <span class="kt">uint64_t</span> <span class="nf">uart_ip</span><span class="p">(</span><span class="n">SiFiveUARTState</span> <span class="o">*</span><span class="n">s</span><span class="p">)</span>
<span class="p">{</span>
    <span class="kt">uint64_t</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

    <span class="kt">uint64_t</span> <span class="n">txcnt</span> <span class="o">=</span> <span class="n">SIFIVE_UART_GET_TXCNT</span><span class="p">(</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">txctrl</span><span class="p">);</span>
    <span class="kt">uint64_t</span> <span class="n">rxcnt</span> <span class="o">=</span> <span class="n">SIFIVE_UART_GET_RXCNT</span><span class="p">(</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">rxctrl</span><span class="p">);</span>

    <span class="k">if</span> <span class="p">(</span><span class="n">txcnt</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
        <span class="n">ret</span> <span class="o">|=</span> <span class="n">SIFIVE_UART_IP_TXWM</span><span class="p">;</span>
    <span class="p">}</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo_len</span> <span class="o">&gt;</span> <span class="n">rxcnt</span><span class="p">)</span> <span class="p">{</span>
        <span class="n">ret</span> <span class="o">|=</span> <span class="n">SIFIVE_UART_IP_RXWM</span><span class="p">;</span>
    <span class="p">}</span>

    <span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">update_irq</span><span class="p">(</span><span class="n">SiFiveUARTState</span> <span class="o">*</span><span class="n">s</span><span class="p">)</span>
<span class="p">{</span>
    <span class="kt">int</span> <span class="n">cond</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="k">if</span> <span class="p">((</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">ie</span> <span class="o">&amp;</span> <span class="n">SIFIVE_UART_IE_TXWM</span><span class="p">)</span> <span class="o">||</span>
        <span class="p">((</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">ie</span> <span class="o">&amp;</span> <span class="n">SIFIVE_UART_IE_RXWM</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo_len</span><span class="p">))</span> <span class="p">{</span>
        <span class="n">cond</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
    <span class="p">}</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">cond</span><span class="p">)</span> <span class="p">{</span>
        <span class="n">qemu_irq_raise</span><span class="p">(</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
    <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
        <span class="n">qemu_irq_lower</span><span class="p">(</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
    <span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">uint64_t</span>
<span class="nf">uart_read</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">opaque</span><span class="p">,</span> <span class="n">hwaddr</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">SiFiveUARTState</span> <span class="o">*</span><span class="n">s</span> <span class="o">=</span> <span class="n">opaque</span><span class="p">;</span>
    <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">r</span><span class="p">;</span>
    <span class="k">switch</span> <span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="p">{</span>
    <span class="k">case</span> <span class="nl">SIFIVE_UART_RXFIFO</span><span class="p">:</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo_len</span><span class="p">)</span> <span class="p">{</span>
            <span class="n">r</span> <span class="o">=</span> <span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
            <span class="n">memmove</span><span class="p">(</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo</span><span class="p">,</span> <span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo_len</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
            <span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo_len</span><span class="o">--</span><span class="p">;</span>
            <span class="n">qemu_chr_fe_accept_input</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">chr</span><span class="p">);</span>
            <span class="n">update_irq</span><span class="p">(</span><span class="n">s</span><span class="p">);</span>
            <span class="k">return</span> <span class="n">r</span><span class="p">;</span>
        <span class="p">}</span>
        <span class="k">return</span> <span class="mh">0x80000000</span><span class="p">;</span>

    <span class="k">case</span> <span class="nl">SIFIVE_UART_TXFIFO</span><span class="p">:</span>
        <span class="k">return</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* Should check tx fifo */</span>
    <span class="k">case</span> <span class="nl">SIFIVE_UART_IE</span><span class="p">:</span>
        <span class="k">return</span> <span class="n">s</span><span class="o">-&gt;</span><span class="n">ie</span><span class="p">;</span>
    <span class="k">case</span> <span class="nl">SIFIVE_UART_IP</span><span class="p">:</span>
        <span class="k">return</span> <span class="n">uart_ip</span><span class="p">(</span><span class="n">s</span><span class="p">);</span>
    <span class="k">case</span> <span class="nl">SIFIVE_UART_TXCTRL</span><span class="p">:</span>
        <span class="k">return</span> <span class="n">s</span><span class="o">-&gt;</span><span class="n">txctrl</span><span class="p">;</span>
    <span class="k">case</span> <span class="nl">SIFIVE_UART_RXCTRL</span><span class="p">:</span>
        <span class="k">return</span> <span class="n">s</span><span class="o">-&gt;</span><span class="n">rxctrl</span><span class="p">;</span>
    <span class="k">case</span> <span class="nl">SIFIVE_UART_DIV</span><span class="p">:</span>
        <span class="k">return</span> <span class="n">s</span><span class="o">-&gt;</span><span class="n">div</span><span class="p">;</span>
    <span class="p">}</span>

    <span class="n">qemu_log_mask</span><span class="p">(</span><span class="n">LOG_GUEST_ERROR</span><span class="p">,</span> <span class="s">&quot;%s: bad read: addr=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
                  <span class="n">__func__</span><span class="p">,</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
    <span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">uart_write</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">opaque</span><span class="p">,</span> <span class="n">hwaddr</span> <span class="n">addr</span><span class="p">,</span>
           <span class="kt">uint64_t</span> <span class="n">val64</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">SiFiveUARTState</span> <span class="o">*</span><span class="n">s</span> <span class="o">=</span> <span class="n">opaque</span><span class="p">;</span>
    <span class="kt">uint32_t</span> <span class="n">value</span> <span class="o">=</span> <span class="n">val64</span><span class="p">;</span>
    <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ch</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>

    <span class="k">switch</span> <span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="p">{</span>
    <span class="k">case</span> <span class="nl">SIFIVE_UART_TXFIFO</span><span class="p">:</span>
        <span class="n">qemu_chr_fe_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">chr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ch</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
        <span class="n">update_irq</span><span class="p">(</span><span class="n">s</span><span class="p">);</span>
        <span class="k">return</span><span class="p">;</span>
    <span class="k">case</span> <span class="nl">SIFIVE_UART_IE</span><span class="p">:</span>
        <span class="n">s</span><span class="o">-&gt;</span><span class="n">ie</span> <span class="o">=</span> <span class="n">val64</span><span class="p">;</span>
        <span class="n">update_irq</span><span class="p">(</span><span class="n">s</span><span class="p">);</span>
        <span class="k">return</span><span class="p">;</span>
    <span class="k">case</span> <span class="nl">SIFIVE_UART_TXCTRL</span><span class="p">:</span>
        <span class="n">s</span><span class="o">-&gt;</span><span class="n">txctrl</span> <span class="o">=</span> <span class="n">val64</span><span class="p">;</span>
        <span class="k">return</span><span class="p">;</span>
    <span class="k">case</span> <span class="nl">SIFIVE_UART_RXCTRL</span><span class="p">:</span>
        <span class="n">s</span><span class="o">-&gt;</span><span class="n">rxctrl</span> <span class="o">=</span> <span class="n">val64</span><span class="p">;</span>
        <span class="k">return</span><span class="p">;</span>
    <span class="k">case</span> <span class="nl">SIFIVE_UART_DIV</span><span class="p">:</span>
        <span class="n">s</span><span class="o">-&gt;</span><span class="n">div</span> <span class="o">=</span> <span class="n">val64</span><span class="p">;</span>
        <span class="k">return</span><span class="p">;</span>
    <span class="p">}</span>
    <span class="n">qemu_log_mask</span><span class="p">(</span><span class="n">LOG_GUEST_ERROR</span><span class="p">,</span> <span class="s">&quot;%s: bad write: addr=0x%x v=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
                  <span class="n">__func__</span><span class="p">,</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">addr</span><span class="p">,</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">MemoryRegionOps</span> <span class="n">uart_ops</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">uart_read</span><span class="p">,</span>
    <span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">uart_write</span><span class="p">,</span>
    <span class="p">.</span><span class="n">endianness</span> <span class="o">=</span> <span class="n">DEVICE_NATIVE_ENDIAN</span><span class="p">,</span>
    <span class="p">.</span><span class="n">valid</span> <span class="o">=</span> <span class="p">{</span>
        <span class="p">.</span><span class="n">min_access_size</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
        <span class="p">.</span><span class="n">max_access_size</span> <span class="o">=</span> <span class="mi">4</span>
    <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">uart_rx</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">opaque</span><span class="p">,</span> <span class="k">const</span> <span class="kt">uint8_t</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">SiFiveUARTState</span> <span class="o">*</span><span class="n">s</span> <span class="o">=</span> <span class="n">opaque</span><span class="p">;</span>

    <span class="cm">/* Got a byte.  */</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo_len</span> <span class="o">&gt;=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo</span><span class="p">))</span> <span class="p">{</span>
        <span class="n">printf</span><span class="p">(</span><span class="s">&quot;WARNING: UART dropped char.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
        <span class="k">return</span><span class="p">;</span>
    <span class="p">}</span>
    <span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo</span><span class="p">[</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo_len</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>

    <span class="n">update_irq</span><span class="p">(</span><span class="n">s</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">uart_can_rx</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">opaque</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">SiFiveUARTState</span> <span class="o">*</span><span class="n">s</span> <span class="o">=</span> <span class="n">opaque</span><span class="p">;</span>

    <span class="k">return</span> <span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo_len</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">rx_fifo</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">uart_event</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">opaque</span><span class="p">,</span> <span class="n">QEMUChrEvent</span> <span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">uart_be_change</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">opaque</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">SiFiveUARTState</span> <span class="o">*</span><span class="n">s</span> <span class="o">=</span> <span class="n">opaque</span><span class="p">;</span>

    <span class="n">qemu_chr_fe_set_handlers</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">chr</span><span class="p">,</span> <span class="n">uart_can_rx</span><span class="p">,</span> <span class="n">uart_rx</span><span class="p">,</span> <span class="n">uart_event</span><span class="p">,</span>
        <span class="n">uart_be_change</span><span class="p">,</span> <span class="n">s</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

    <span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Create UART device.</span>
<span class="cm"> */</span>
<span class="n">SiFiveUARTState</span> <span class="o">*</span><span class="nf">sifive_uart_create</span><span class="p">(</span><span class="n">MemoryRegion</span> <span class="o">*</span><span class="n">address_space</span><span class="p">,</span> <span class="n">hwaddr</span> <span class="n">base</span><span class="p">,</span>
    <span class="n">Chardev</span> <span class="o">*</span><span class="n">chr</span><span class="p">,</span> <span class="n">qemu_irq</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">SiFiveUARTState</span> <span class="o">*</span><span class="n">s</span> <span class="o">=</span> <span class="n">g_malloc0</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="n">SiFiveUARTState</span><span class="p">));</span>
    <span class="n">s</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
    <span class="n">qemu_chr_fe_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">chr</span><span class="p">,</span> <span class="n">chr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">error_abort</span><span class="p">);</span>
    <span class="n">qemu_chr_fe_set_handlers</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">chr</span><span class="p">,</span> <span class="n">uart_can_rx</span><span class="p">,</span> <span class="n">uart_rx</span><span class="p">,</span> <span class="n">uart_event</span><span class="p">,</span>
        <span class="n">uart_be_change</span><span class="p">,</span> <span class="n">s</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
    <span class="n">memory_region_init_io</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uart_ops</span><span class="p">,</span> <span class="n">s</span><span class="p">,</span>
                          <span class="n">TYPE_SIFIVE_UART</span><span class="p">,</span> <span class="n">SIFIVE_UART_MAX</span><span class="p">);</span>
    <span class="n">memory_region_add_subregion</span><span class="p">(</span><span class="n">address_space</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">s</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">);</span>
    <span class="k">return</span> <span class="n">s</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
<div class="section" id="paravirtualization">
<h2>Paravirtualization<a class="headerlink" href="#paravirtualization" title="Permalink to this headline">¶</a></h2>
<ul class="admonition-paravirtualization simple">
<li>Change the guest OS so that it cooperates with the VMM<ul>
<li>CPU paravirtualization</li>
<li>MMU paravirtualization</li>
<li>I/O paravirtualization</li>
</ul>
</li>
<li>VMM exposes hypercalls for:<ul>
<li>activate / deactivate the interrupts</li>
<li>changing page tables</li>
<li>accessing virtualized peripherals</li>
</ul>
</li>
<li>VMM uses events to trigger interrupts in the VM</li>
</ul>
</div>
<div class="section" id="intel-vt-x">
<h2>Intel VT-x<a class="headerlink" href="#intel-vt-x" title="Permalink to this headline">¶</a></h2>
<ul class="admonition-intel-vt-x simple">
<li>Hardware extension to transform x86 to the point it can be
virtualized &quot;classically&quot;</li>
<li>New execution mode: non-root mode</li>
<li>Each non-root mode instance uses a Virtual Machine Control
Structure (VMCS) to store its state</li>
<li>VMM runs in root mode</li>
<li>VM-entry and VM-exit are used to transition between the two modes</li>
</ul>
<div class="section" id="virtual-machine-control-structure">
<h3>Virtual Machine Control Structure<a class="headerlink" href="#virtual-machine-control-structure" title="Permalink to this headline">¶</a></h3>
<ul class="admonition-virtual-machine-control-structure simple">
<li>Guest information: state of the virtual CPU</li>
<li>Host information: state of the physical CPU</li>
<li>Saved information:<ul>
<li>visible state: segment registers, CR3, IDTR, etc.</li>
<li>internal state</li>
</ul>
</li>
<li>VMCS can not be accessed directly but certain information can be
accessed with special instructions</li>
</ul>
</div>
<div class="section" id="vm-entry-exit">
<h3>VM entry &amp; exit<a class="headerlink" href="#vm-entry-exit" title="Permalink to this headline">¶</a></h3>
<ul class="admonition-vm-entry-exit simple">
<li>VM entry - new instructions that switches the CPU in non-root
mode and loads the VM state from a VMCS; host state is saved in
VMCS</li>
<li>Allows injecting interrupts and exceptions in the guest</li>
<li>VM exit will be automatically triggered based on the VMCS
configuration</li>
<li>When VM exit occurs host state is loaded from VMCS, guest state
is saved in VMCS</li>
</ul>
</div>
<div class="section" id="vm-execution-control-fields">
<h3>VM execution control fields<a class="headerlink" href="#vm-execution-control-fields" title="Permalink to this headline">¶</a></h3>
<ul class="admonition-vm-execution-control-fields simple">
<li>Selects conditions which triggers a VM exit; examples:<ul>
<li>If an external interrupt is generated</li>
<li>If an external interrupt is generated and EFLAGS.IF is set</li>
<li>If CR0-CR4 registers are modified</li>
</ul>
</li>
<li>Exception bitmap - selects which exceptions will generate a VM
exit</li>
<li>IO bitmap - selects which I/O addresses (IN/OUT accesses)
generates a VM exit</li>
<li>MSR bitmaps - selects which RDMSR or WRMSR instructions will
generate a VM exit</li>
</ul>
</div>
</div>
<div class="section" id="extend-page-tables">
<h2>Extend Page Tables<a class="headerlink" href="#extend-page-tables" title="Permalink to this headline">¶</a></h2>
<ul class="admonition-extend-page-tables simple">
<li>Reduces the complexity of MMU virtualization and improves
performance</li>
<li>Access to CR3, INVLPG and page faults do not require VM exit
anymore</li>
<li>The EPT page table is controlled by the VMM</li>
</ul>
<img alt="../_images/ditaa-cc9a2e995be74ee99646ea4bf0e551d766fa92ef.png" src="../_images/ditaa-cc9a2e995be74ee99646ea4bf0e551d766fa92ef.png" />
<div class="section" id="vpid">
<h3>VPID<a class="headerlink" href="#vpid" title="Permalink to this headline">¶</a></h3>
<ul class="admonition-vpid simple">
<li>VM entry and VM exit forces a TLB flush - loses VMM / VM translations</li>
<li>To avoid this issue a VPID (Virtual Processor ID) tag is
associated with each VM (VPID 0 is reserved for the VMM)</li>
<li>All TLB entries are tagged</li>
<li>At VM entry and exit just the entries associated with the tags
are flushed</li>
<li>When searching the TLB just the current VPID is used</li>
</ul>
</div>
</div>
<div class="section" id="i-o-virtualization">
<h2>I/O virtualization<a class="headerlink" href="#i-o-virtualization" title="Permalink to this headline">¶</a></h2>
<blockquote>
<div><ul class="simple">
<li>Direct access to hardware from a VM - in a controlled fashion<ul>
<li>Map the MMIO host directly to the guest</li>
<li>Forward interrupts</li>
</ul>
</li>
</ul>
</div></blockquote>
<img alt="../_images/ditaa-3901edd823cdc7a6f429ebc37cbc541e650abc96.png" class="admonition-i-o-virtualization" src="../_images/ditaa-3901edd823cdc7a6f429ebc37cbc541e650abc96.png" />
<p>Instead of trapping MMIO as with emulated devices we can allow the
guest to access the MMIO directly by mapping through its page tables.</p>
<p>Interrupts from the device are handled by the host kernel and a signal
is send to the VMM which injects the interrupt to the guest just as
for the emulated devices.</p>
<p class="admonition-i-o-mmu">VT-d protects and translates VM physical addresses using an I/O
MMU (DMA remaping)</p>
<img alt="../_images/ditaa-d880751969de8642b2613caaca345d71acea4500.png" src="../_images/ditaa-d880751969de8642b2613caaca345d71acea4500.png" />
<ul class="admonition-interrupt-posting simple">
<li>Messsage Signaled Interrupts (MSI) = DMA writes to the host
address range of the IRQ controller (e.g. 0xFEExxxxx)</li>
<li>Low bits of the address and the data indicate which interrupt
vector to deliver to which CPU</li>
<li>Interrupt remapping table points to the virtual CPU (VMCS) that
should receive the interrupt</li>
<li>I/O MMU will trap the IRQ controller write and look it up in the
interrupt remmaping table<ul>
<li>if that virtual CPU is currently running it will take the
interrupt directly</li>
<li>otherwise a bit is set in a table (Posted Interrupt Descriptor
table) and the interrupt will be inject next time that vCPU is
run</li>
</ul>
</li>
</ul>
<img alt="../_images/ditaa-2cb0eb0056bb775d1446843d62241fd660662c96.png" class="admonition-i-o-virtualization" src="../_images/ditaa-2cb0eb0056bb775d1446843d62241fd660662c96.png" />
<ul class="admonition-sr-iov simple">
<li>Single Root - Input Output Virtualization</li>
<li>Physical device with multiple Ethernet ports will be shown as
multiple device on the PCI bus</li>
<li>Physical Function is used for the control and can be configured<ul>
<li>to present itself as a new PCI device</li>
<li>which VLAN to use</li>
</ul>
</li>
<li>The new virtual function is enumerated on the bus and can be
assigned to a particular guest</li>
</ul>
</div>
<div class="section" id="qemu">
<h2>qemu<a class="headerlink" href="#qemu" title="Permalink to this headline">¶</a></h2>
<ul class="admonition-qemu simple">
<li>Uses binary translation via Tiny Code Generator (TCG) for
efficient emulation</li>
<li>Supports different target and host architectures (e.g. running
ARM VMs on x86)</li>
<li>Both process and full system level emulation</li>
<li>MMU emulation</li>
<li>I/O emulation</li>
<li>Can be used with KVM for accelerated virtualization</li>
</ul>
</div>
<div class="section" id="kvm">
<h2>KVM<a class="headerlink" href="#kvm" title="Permalink to this headline">¶</a></h2>
<img alt="../_images/ditaa-f8fcc760ef5dad50d1038ed3426d0fcce12fd3e6.png" class="admonition-kvm" src="../_images/ditaa-f8fcc760ef5dad50d1038ed3426d0fcce12fd3e6.png" />
<ul class="admonition-kvm simple">
<li>Linux device driver for hardware virtualization (e.g. Intel VT-x, SVM)</li>
<li>IOCTL based interface for managing and running virtual CPUs</li>
<li>VMM components implemented inside the Linux kernel
(e.g. interrupt controller, timers)</li>
<li>Shadow page tables or EPT if present</li>
<li>Uses qemu or virtio for I/O virtualization</li>
</ul>
</div>
<div class="section" id="type-1-vs-type-2-hypervisors">
<h2>Type 1 vs Type 2 Hypervisors<a class="headerlink" href="#type-1-vs-type-2-hypervisors" title="Permalink to this headline">¶</a></h2>
<ul class="admonition-xen simple">
<li>Type 1 = Bare Metal Hypervisor</li>
<li>Type 2 = Hypervisor embedded in an exist kernel / OS</li>
</ul>
</div>
<div class="section" id="xen">
<h2>Xen<a class="headerlink" href="#xen" title="Permalink to this headline">¶</a></h2>
<img alt="../_images/xen-overview1.png" class="admonition-xen" src="../_images/xen-overview1.png" />
</div>
</div>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="lec11-arch.html" class="btn btn-neutral float-left" title="SO2 Lecture 11 - Architecture Layer" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="lab1-intro.html" class="btn btn-neutral float-right" title="SO2 Lab 01 - Introduction" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright The kernel development community.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>