Analysis & Elaboration report for CPU-Pipelined
Tue Sep 03 14:48:32 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated
  6. Source assignments for RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_78n1:auto_generated
  7. Parameter Settings for User Entity Instance: ROM:rom_memory|altsyncram:altsyncram_component
  8. Parameter Settings for User Entity Instance: RAM:RAM_instance|altsyncram:altsyncram_component
  9. altsyncram Parameter Settings by Entity Instance
 10. Analysis & Elaboration Settings
 11. Port Connectivity Checks: "MemoryWriteback_register:MemoryWriteback_register_instance"
 12. Port Connectivity Checks: "ExecuteMemory_register:ExecuteMemory_register_instance"
 13. Port Connectivity Checks: "DecodeExecute_register:DecodeExecute_register_instance"
 14. Port Connectivity Checks: "Regfile_scalar:regfile_instance"
 15. Port Connectivity Checks: "mux_2inputs:mux_2inputs_nop"
 16. Port Connectivity Checks: "PC_register:pc_reg"
 17. Port Connectivity Checks: "adder:pc_add"
 18. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue Sep 03 14:48:32 2024       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; CPU-Pipelined                               ;
; Top-level Entity Name         ; top                                         ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|RAM:RAM_instance ; memory/RAM.v    ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|ROM:rom_memory   ; memory/ROM.v    ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_78n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:rom_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; ./ROM.mif            ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_q4g1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; ./RAM.mif            ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_78n1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 2                                                ;
; Entity Instance                           ; ROM:rom_memory|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 65536                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; RAM:RAM_instance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 4096                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; CPU-Pipelined      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryWriteback_register:MemoryWriteback_register_instance"                                                                                                                                                     ;
+-------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; select_writeback_data_mux_memory    ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; select_writeback_data_mux_writeback ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+-------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ExecuteMemory_register:ExecuteMemory_register_instance"                                                                                                                                                       ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; select_writeback_data_mux_execute ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_execute                        ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "rd_execute[15..4]" will be connected to GND.                             ;
; select_writeback_data_mux_memory  ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; rd_memory                         ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (4 bits) it drives; bit(s) "rd_memory[15..4]" have no fanouts                                                   ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DecodeExecute_register:DecodeExecute_register_instance"                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; select_writeback_data_mux_execute[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Regfile_scalar:regfile_instance"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rd3  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "mux_2inputs:mux_2inputs_nop" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; data1 ; Input ; Info     ; Stuck at GND                 ;
+-------+-------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PC_register:pc_reg"                                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nop  ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "adder:pc_add"   ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[15..1] ; Input ; Info     ; Stuck at GND ;
; b[0]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Sep 03 14:48:09 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-Pipelined -c CPU-Pipelined --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/pc_register.sv
    Info (12023): Found entity 1: PC_register File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/mux_2inputs.sv
    Info (12023): Found entity 1: mux_2inputs File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_2inputs.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/fetchdecode_register.sv
    Info (12023): Found entity 1: FetchDecode_register File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/FetchDecode_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/rom_tb.sv
    Info (12023): Found entity 1: ROM_tb File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/ROM_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/fetch_stage_tb.sv
    Info (12023): Found entity 1: Fetch_Stage_tb File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/Fetch_Stage_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memory/rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memory/ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file core/regfile_scalar.sv
    Info (12023): Found entity 1: Regfile_scalar File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/Regfile_scalar.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/controlunit.sv
    Info (12023): Found entity 1: controlUnit File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/controlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/decodeexecute_register.sv
    Info (12023): Found entity 1: DecodeExecute_register File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/DecodeExecute_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/executememory_register.sv
    Info (12023): Found entity 1: ExecuteMemory_register File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/memorywriteback_register.sv
    Info (12023): Found entity 1: MemoryWriteback_register File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/MemoryWriteback_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/add_tb.sv
    Info (12023): Found entity 1: Add_tb File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/Add_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file core/signextend.sv
    Info (12023): Found entity 1: signExtend File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/signExtend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/comparator_branch.sv
    Info (12023): Found entity 1: comparator_branch File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/comparator_branch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/mux_3inputs.sv
    Info (12023): Found entity 1: mux_3inputs File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_3inputs.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/hazard_detection_unit.sv
    Info (12023): Found entity 1: hazard_detection_unit File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/hazard_detection_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/forwarding_unit.sv
    Info (12023): Found entity 1: forwarding_unit File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/forwarding_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/cpu_top_tb.sv
    Info (12023): Found entity 1: cpu_top_tb File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/cpu_top_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file core/zeroextend.sv
    Info (12023): Found entity 1: zeroExtend File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/zeroExtend.sv Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "adder" for hierarchy "adder:pc_add" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 78
Info (12128): Elaborating entity "mux_2inputs" for hierarchy "mux_2inputs:mux_2inputs_PC" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 85
Info (12128): Elaborating entity "PC_register" for hierarchy "PC_register:pc_reg" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 93
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:rom_memory" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 99
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:rom_memory|altsyncram:altsyncram_component" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "ROM:rom_memory|altsyncram:altsyncram_component" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v Line: 81
Info (12133): Instantiated megafunction "ROM:rom_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q4g1.tdf
    Info (12023): Found entity 1: altsyncram_q4g1 File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/altsyncram_q4g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_q4g1" for hierarchy "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|decode_61a:rden_decode" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/altsyncram_q4g1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/mux_chb.tdf Line: 23
Info (12128): Elaborating entity "mux_chb" for hierarchy "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|mux_chb:mux2" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/altsyncram_q4g1.tdf Line: 41
Info (12128): Elaborating entity "FetchDecode_register" for hierarchy "FetchDecode_register:FetchDecode_register_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 110
Info (12128): Elaborating entity "hazard_detection_unit" for hierarchy "hazard_detection_unit:u_hazard_detection" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 124
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:control_unit_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 129
Info (12128): Elaborating entity "zeroExtend" for hierarchy "zeroExtend:zero_extend_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 141
Info (12128): Elaborating entity "Regfile_scalar" for hierarchy "Regfile_scalar:regfile_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 159
Info (12128): Elaborating entity "comparator_branch" for hierarchy "comparator_branch:comparator_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 166
Info (12128): Elaborating entity "DecodeExecute_register" for hierarchy "DecodeExecute_register:DecodeExecute_register_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 187
Warning (10230): Verilog HDL assignment warning at DecodeExecute_register.sv(40): truncated value with size 4 to match size of target (1) File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/DecodeExecute_register.sv Line: 40
Info (12128): Elaborating entity "mux_3inputs" for hierarchy "mux_3inputs:mux_alu_forward_A" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 195
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 210
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:forwarding_unit_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 226
Info (12128): Elaborating entity "ExecuteMemory_register" for hierarchy "ExecuteMemory_register:ExecuteMemory_register_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 249
Warning (10230): Verilog HDL assignment warning at ExecuteMemory_register.sv(38): truncated value with size 16 to match size of target (4) File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv Line: 38
Warning (10230): Verilog HDL assignment warning at ExecuteMemory_register.sv(39): truncated value with size 16 to match size of target (4) File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv Line: 39
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 257
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:RAM_instance|altsyncram:altsyncram_component" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/RAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "RAM:RAM_instance|altsyncram:altsyncram_component" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/RAM.v Line: 85
Info (12133): Instantiated megafunction "RAM:RAM_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/RAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./RAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 16 File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/altsyncram_78n1.tdf Line: 446
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_78n1.tdf
    Info (12023): Found entity 1: altsyncram_78n1 File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/db/altsyncram_78n1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_78n1" for hierarchy "RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_78n1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MemoryWriteback_register" for hierarchy "MemoryWriteback_register:MemoryWriteback_register_instance" File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 276
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "select_writeback_data_mux_memory[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 50
    Warning (12110): Net "select_writeback_data_mux_writeback[1]" is missing source, defaulting to GND File: C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv Line: 69
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Tue Sep 03 14:48:32 2024
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:35


