{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1649861757230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1649861757231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 20:25:56 2022 " "Processing started: Wed Apr 13 20:25:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1649861757231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1649861757231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1649861757231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1649861757981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper_005 " "Found entity 1: SoC_irq_mapper_005" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper_005.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_irq_mapper_005.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper_002 " "Found entity 1: SoC_irq_mapper_002" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper_001 " "Found entity 1: SoC_irq_mapper_001" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758112 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_007 " "Found entity 1: SoC_rsp_xbar_mux_007" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_007.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_007.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_003 " "Found entity 1: SoC_rsp_xbar_mux_003" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_002 " "Found entity 1: SoC_rsp_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_001 " "Found entity 1: SoC_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux " "Found entity 1: SoC_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux_002 " "Found entity 1: SoC_rsp_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux_001 " "Found entity 1: SoC_rsp_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux " "Found entity 1: SoC_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_mux_002 " "Found entity 1: SoC_cmd_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_mux " "Found entity 1: SoC_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_011 " "Found entity 1: SoC_cmd_xbar_demux_011" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_011.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_008 " "Found entity 1: SoC_cmd_xbar_demux_008" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_008.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_007 " "Found entity 1: SoC_cmd_xbar_demux_007" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_007.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_004 " "Found entity 1: SoC_cmd_xbar_demux_004" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_004.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_003 " "Found entity 1: SoC_cmd_xbar_demux_003" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_002 " "Found entity 1: SoC_cmd_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_001 " "Found entity 1: SoC_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux " "Found entity 1: SoC_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_056.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_056.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_056_default_decode " "Found entity 1: SoC_id_router_056_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_056.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_056.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758191 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_056 " "Found entity 2: SoC_id_router_056" {  } { { "SoC/synthesis/submodules/SoC_id_router_056.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_056.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_052.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_052.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_052_default_decode " "Found entity 1: SoC_id_router_052_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_052.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_052.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758195 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_052 " "Found entity 2: SoC_id_router_052" {  } { { "SoC/synthesis/submodules/SoC_id_router_052.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_052.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_051.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_051.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_051_default_decode " "Found entity 1: SoC_id_router_051_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_051.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_051.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758197 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_051 " "Found entity 2: SoC_id_router_051" {  } { { "SoC/synthesis/submodules/SoC_id_router_051.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_051.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_047.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_047.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_047_default_decode " "Found entity 1: SoC_id_router_047_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_047.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_047.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758200 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_047 " "Found entity 2: SoC_id_router_047" {  } { { "SoC/synthesis/submodules/SoC_id_router_047.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_047.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_046.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_046.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_046_default_decode " "Found entity 1: SoC_id_router_046_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_046.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_046.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758203 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_046 " "Found entity 2: SoC_id_router_046" {  } { { "SoC/synthesis/submodules/SoC_id_router_046.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_046.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_045.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_045.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_045_default_decode " "Found entity 1: SoC_id_router_045_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_045.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_045.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758206 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_045 " "Found entity 2: SoC_id_router_045" {  } { { "SoC/synthesis/submodules/SoC_id_router_045.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_045.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_042.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_042.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_042_default_decode " "Found entity 1: SoC_id_router_042_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_042.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_042.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758209 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_042 " "Found entity 2: SoC_id_router_042" {  } { { "SoC/synthesis/submodules/SoC_id_router_042.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_042.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_038.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_038.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_038_default_decode " "Found entity 1: SoC_id_router_038_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_038.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_038.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758212 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_038 " "Found entity 2: SoC_id_router_038" {  } { { "SoC/synthesis/submodules/SoC_id_router_038.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_038.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_037.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_037.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_037_default_decode " "Found entity 1: SoC_id_router_037_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_037.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_037.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758215 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_037 " "Found entity 2: SoC_id_router_037" {  } { { "SoC/synthesis/submodules/SoC_id_router_037.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_037.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_036.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_036.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_036_default_decode " "Found entity 1: SoC_id_router_036_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_036.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_036.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758217 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_036 " "Found entity 2: SoC_id_router_036" {  } { { "SoC/synthesis/submodules/SoC_id_router_036.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_036.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_033.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_033.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_033_default_decode " "Found entity 1: SoC_id_router_033_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_033.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_033.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758220 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_033 " "Found entity 2: SoC_id_router_033" {  } { { "SoC/synthesis/submodules/SoC_id_router_033.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_033.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_029.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_029.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_029_default_decode " "Found entity 1: SoC_id_router_029_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_029.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_029.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758223 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_029 " "Found entity 2: SoC_id_router_029" {  } { { "SoC/synthesis/submodules/SoC_id_router_029.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_029.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_028.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_028.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_028_default_decode " "Found entity 1: SoC_id_router_028_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_028.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_028.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758226 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_028 " "Found entity 2: SoC_id_router_028" {  } { { "SoC/synthesis/submodules/SoC_id_router_028.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_028.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_025.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_025_default_decode " "Found entity 1: SoC_id_router_025_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_025.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_025.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758230 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_025 " "Found entity 2: SoC_id_router_025" {  } { { "SoC/synthesis/submodules/SoC_id_router_025.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_025.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_024.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_024_default_decode " "Found entity 1: SoC_id_router_024_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_024.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_024.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758233 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_024 " "Found entity 2: SoC_id_router_024" {  } { { "SoC/synthesis/submodules/SoC_id_router_024.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_024.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_023.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_023.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_023_default_decode " "Found entity 1: SoC_id_router_023_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_023.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_023.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758236 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_023 " "Found entity 2: SoC_id_router_023" {  } { { "SoC/synthesis/submodules/SoC_id_router_023.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_023.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_020.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_020_default_decode " "Found entity 1: SoC_id_router_020_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_020.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_020.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758239 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_020 " "Found entity 2: SoC_id_router_020" {  } { { "SoC/synthesis/submodules/SoC_id_router_020.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_020.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_019_default_decode " "Found entity 1: SoC_id_router_019_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_019.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_019.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758242 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_019 " "Found entity 2: SoC_id_router_019" {  } { { "SoC/synthesis/submodules/SoC_id_router_019.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_019.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_015_default_decode " "Found entity 1: SoC_id_router_015_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_015.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_015.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758246 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_015 " "Found entity 2: SoC_id_router_015" {  } { { "SoC/synthesis/submodules/SoC_id_router_015.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_015.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_011_default_decode " "Found entity 1: SoC_id_router_011_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_011.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_011.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758249 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_011 " "Found entity 2: SoC_id_router_011" {  } { { "SoC/synthesis/submodules/SoC_id_router_011.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_011.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_002_default_decode " "Found entity 1: SoC_id_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758252 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_002 " "Found entity 2: SoC_id_router_002" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_001_default_decode " "Found entity 1: SoC_id_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758255 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_001 " "Found entity 2: SoC_id_router_001" {  } { { "SoC/synthesis/submodules/SoC_id_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_default_decode " "Found entity 1: SoC_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758258 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router " "Found entity 2: SoC_id_router" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_011_default_decode " "Found entity 1: SoC_addr_router_011_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_011.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_011.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758263 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_011 " "Found entity 2: SoC_addr_router_011" {  } { { "SoC/synthesis/submodules/SoC_addr_router_011.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_011.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_010_default_decode " "Found entity 1: SoC_addr_router_010_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_010.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_010.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758266 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_010 " "Found entity 2: SoC_addr_router_010" {  } { { "SoC/synthesis/submodules/SoC_addr_router_010.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_010.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_009_default_decode " "Found entity 1: SoC_addr_router_009_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_009.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_009.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758270 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_009 " "Found entity 2: SoC_addr_router_009" {  } { { "SoC/synthesis/submodules/SoC_addr_router_009.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_009.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_008_default_decode " "Found entity 1: SoC_addr_router_008_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_008.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_008.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758273 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_008 " "Found entity 2: SoC_addr_router_008" {  } { { "SoC/synthesis/submodules/SoC_addr_router_008.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_008.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_007_default_decode " "Found entity 1: SoC_addr_router_007_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_007.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_007.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758276 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_007 " "Found entity 2: SoC_addr_router_007" {  } { { "SoC/synthesis/submodules/SoC_addr_router_007.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_007.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_006_default_decode " "Found entity 1: SoC_addr_router_006_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_006.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_006.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758280 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_006 " "Found entity 2: SoC_addr_router_006" {  } { { "SoC/synthesis/submodules/SoC_addr_router_006.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_006.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_005_default_decode " "Found entity 1: SoC_addr_router_005_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_005.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_005.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758283 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_005 " "Found entity 2: SoC_addr_router_005" {  } { { "SoC/synthesis/submodules/SoC_addr_router_005.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_005.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_004_default_decode " "Found entity 1: SoC_addr_router_004_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_004.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_004.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758286 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_004 " "Found entity 2: SoC_addr_router_004" {  } { { "SoC/synthesis/submodules/SoC_addr_router_004.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_004.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_003_default_decode " "Found entity 1: SoC_addr_router_003_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758291 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_003 " "Found entity 2: SoC_addr_router_003" {  } { { "SoC/synthesis/submodules/SoC_addr_router_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_002_default_decode " "Found entity 1: SoC_addr_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758296 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_002 " "Found entity 2: SoC_addr_router_002" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_001_default_decode " "Found entity 1: SoC_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758299 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_001 " "Found entity 2: SoC_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_default_decode " "Found entity 1: SoC_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758302 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router " "Found entity 2: SoC_addr_router" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_atob_0.v 3 3 " "Found 3 design units, including 3 entities, in source file soc/synthesis/submodules/soc_atob_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_atob_0_single_clock_fifo " "Found entity 1: SoC_atob_0_single_clock_fifo" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758328 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_atob_0_scfifo_with_controls " "Found entity 2: SoC_atob_0_scfifo_with_controls" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758328 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_atob_0 " "Found entity 3: SoC_atob_0" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861758328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861758328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_5.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_5_ic_data_module " "Found entity 1: SoC_cpu_5_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_5_ic_tag_module " "Found entity 2: SoC_cpu_5_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_5_register_bank_a_module " "Found entity 3: SoC_cpu_5_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_5_register_bank_b_module " "Found entity 4: SoC_cpu_5_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_5_nios2_oci_debug " "Found entity 5: SoC_cpu_5_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_5_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_5_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_5_nios2_ocimem " "Found entity 7: SoC_cpu_5_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_5_nios2_avalon_reg " "Found entity 8: SoC_cpu_5_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_5_nios2_oci_break " "Found entity 9: SoC_cpu_5_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_5_nios2_oci_xbrk " "Found entity 10: SoC_cpu_5_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_5_nios2_oci_dbrk " "Found entity 11: SoC_cpu_5_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_5_nios2_oci_itrace " "Found entity 12: SoC_cpu_5_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_5_nios2_oci_td_mode " "Found entity 13: SoC_cpu_5_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_5_nios2_oci_dtrace " "Found entity 14: SoC_cpu_5_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_5_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_5_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_5_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_5_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_5_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_5_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_5_nios2_oci_fifo " "Found entity 18: SoC_cpu_5_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_5_nios2_oci_pib " "Found entity 19: SoC_cpu_5_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_5_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_5_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_5_nios2_oci_im " "Found entity 21: SoC_cpu_5_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_5_nios2_performance_monitors " "Found entity 22: SoC_cpu_5_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_5_nios2_oci " "Found entity 23: SoC_cpu_5_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_5 " "Found entity 24: SoC_cpu_5" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_5_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_5_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_5_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_5_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_5_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_5_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_5_jtag_debug_module_tck " "Found entity 1: SoC_cpu_5_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_5_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_5_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_5_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_5_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_5_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_5_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_5_oci_test_bench " "Found entity 1: SoC_cpu_5_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_5_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_5_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_5_test_bench " "Found entity 1: SoC_cpu_5_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_5.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_5 " "Found entity 1: SoC_data_mem_5" {  } { { "SoC/synthesis/submodules/SoC_data_mem_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_5.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_5 " "Found entity 1: SoC_ins_mem_5" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_4.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_4_ic_data_module " "Found entity 1: SoC_cpu_4_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_4_ic_tag_module " "Found entity 2: SoC_cpu_4_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_4_register_bank_a_module " "Found entity 3: SoC_cpu_4_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_4_register_bank_b_module " "Found entity 4: SoC_cpu_4_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_4_nios2_oci_debug " "Found entity 5: SoC_cpu_4_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_4_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_4_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_4_nios2_ocimem " "Found entity 7: SoC_cpu_4_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_4_nios2_avalon_reg " "Found entity 8: SoC_cpu_4_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_4_nios2_oci_break " "Found entity 9: SoC_cpu_4_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_4_nios2_oci_xbrk " "Found entity 10: SoC_cpu_4_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_4_nios2_oci_dbrk " "Found entity 11: SoC_cpu_4_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_4_nios2_oci_itrace " "Found entity 12: SoC_cpu_4_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_4_nios2_oci_td_mode " "Found entity 13: SoC_cpu_4_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_4_nios2_oci_dtrace " "Found entity 14: SoC_cpu_4_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_4_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_4_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_4_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_4_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_4_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_4_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_4_nios2_oci_fifo " "Found entity 18: SoC_cpu_4_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_4_nios2_oci_pib " "Found entity 19: SoC_cpu_4_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_4_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_4_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_4_nios2_oci_im " "Found entity 21: SoC_cpu_4_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_4_nios2_performance_monitors " "Found entity 22: SoC_cpu_4_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_4_nios2_oci " "Found entity 23: SoC_cpu_4_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_4 " "Found entity 24: SoC_cpu_4" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_4_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_4_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_4_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_4_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_4_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_4_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_4_jtag_debug_module_tck " "Found entity 1: SoC_cpu_4_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_4_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_4_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_4_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_4_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_4_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_4_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_4_oci_test_bench " "Found entity 1: SoC_cpu_4_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_4_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_4_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_4_test_bench " "Found entity 1: SoC_cpu_4_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_4.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_4 " "Found entity 1: SoC_data_mem_4" {  } { { "SoC/synthesis/submodules/SoC_data_mem_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_4.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_4 " "Found entity 1: SoC_ins_mem_4" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861759617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861759617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_3.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_3_ic_data_module " "Found entity 1: SoC_cpu_3_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_3_ic_tag_module " "Found entity 2: SoC_cpu_3_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_3_register_bank_a_module " "Found entity 3: SoC_cpu_3_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_3_register_bank_b_module " "Found entity 4: SoC_cpu_3_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_3_nios2_oci_debug " "Found entity 5: SoC_cpu_3_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_3_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_3_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_3_nios2_ocimem " "Found entity 7: SoC_cpu_3_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_3_nios2_avalon_reg " "Found entity 8: SoC_cpu_3_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_3_nios2_oci_break " "Found entity 9: SoC_cpu_3_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_3_nios2_oci_xbrk " "Found entity 10: SoC_cpu_3_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_3_nios2_oci_dbrk " "Found entity 11: SoC_cpu_3_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_3_nios2_oci_itrace " "Found entity 12: SoC_cpu_3_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_3_nios2_oci_td_mode " "Found entity 13: SoC_cpu_3_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_3_nios2_oci_dtrace " "Found entity 14: SoC_cpu_3_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_3_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_3_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_3_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_3_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_3_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_3_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_3_nios2_oci_fifo " "Found entity 18: SoC_cpu_3_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_3_nios2_oci_pib " "Found entity 19: SoC_cpu_3_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_3_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_3_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_3_nios2_oci_im " "Found entity 21: SoC_cpu_3_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_3_nios2_performance_monitors " "Found entity 22: SoC_cpu_3_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_3_nios2_oci " "Found entity 23: SoC_cpu_3_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_3 " "Found entity 24: SoC_cpu_3" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_3_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_3_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_3_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_3_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_3_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_3_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_3_jtag_debug_module_tck " "Found entity 1: SoC_cpu_3_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_3_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_3_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_3_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_3_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_3_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_3_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_3_oci_test_bench " "Found entity 1: SoC_cpu_3_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_3_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_3_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_3_test_bench " "Found entity 1: SoC_cpu_3_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_3 " "Found entity 1: SoC_data_mem_3" {  } { { "SoC/synthesis/submodules/SoC_data_mem_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_3 " "Found entity 1: SoC_ins_mem_3" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_2.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_2_ic_data_module " "Found entity 1: SoC_cpu_2_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_2_ic_tag_module " "Found entity 2: SoC_cpu_2_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_2_register_bank_a_module " "Found entity 3: SoC_cpu_2_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_2_register_bank_b_module " "Found entity 4: SoC_cpu_2_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_2_nios2_oci_debug " "Found entity 5: SoC_cpu_2_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_2_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_2_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_2_nios2_ocimem " "Found entity 7: SoC_cpu_2_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_2_nios2_avalon_reg " "Found entity 8: SoC_cpu_2_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_2_nios2_oci_break " "Found entity 9: SoC_cpu_2_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_2_nios2_oci_xbrk " "Found entity 10: SoC_cpu_2_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_2_nios2_oci_dbrk " "Found entity 11: SoC_cpu_2_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_2_nios2_oci_itrace " "Found entity 12: SoC_cpu_2_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_2_nios2_oci_td_mode " "Found entity 13: SoC_cpu_2_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_2_nios2_oci_dtrace " "Found entity 14: SoC_cpu_2_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_2_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_2_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_2_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_2_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_2_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_2_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_2_nios2_oci_fifo " "Found entity 18: SoC_cpu_2_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_2_nios2_oci_pib " "Found entity 19: SoC_cpu_2_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_2_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_2_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_2_nios2_oci_im " "Found entity 21: SoC_cpu_2_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_2_nios2_performance_monitors " "Found entity 22: SoC_cpu_2_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_2_nios2_oci " "Found entity 23: SoC_cpu_2_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_2 " "Found entity 24: SoC_cpu_2" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_2_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_2_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_2_jtag_debug_module_tck " "Found entity 1: SoC_cpu_2_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_2_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_2_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_2_oci_test_bench " "Found entity 1: SoC_cpu_2_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_2_test_bench " "Found entity 1: SoC_cpu_2_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_2 " "Found entity 1: SoC_data_mem_2" {  } { { "SoC/synthesis/submodules/SoC_data_mem_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_2 " "Found entity 1: SoC_ins_mem_2" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861760582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861760582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_ic_data_module " "Found entity 1: SoC_cpu_1_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_1_ic_tag_module " "Found entity 2: SoC_cpu_1_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_1_register_bank_a_module " "Found entity 3: SoC_cpu_1_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_1_register_bank_b_module " "Found entity 4: SoC_cpu_1_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_1_nios2_oci_debug " "Found entity 5: SoC_cpu_1_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_1_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_1_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_1_nios2_ocimem " "Found entity 7: SoC_cpu_1_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_1_nios2_avalon_reg " "Found entity 8: SoC_cpu_1_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_1_nios2_oci_break " "Found entity 9: SoC_cpu_1_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_1_nios2_oci_xbrk " "Found entity 10: SoC_cpu_1_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_1_nios2_oci_dbrk " "Found entity 11: SoC_cpu_1_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_1_nios2_oci_itrace " "Found entity 12: SoC_cpu_1_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_1_nios2_oci_td_mode " "Found entity 13: SoC_cpu_1_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_1_nios2_oci_dtrace " "Found entity 14: SoC_cpu_1_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_1_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_1_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_1_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_1_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_1_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_1_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_1_nios2_oci_fifo " "Found entity 18: SoC_cpu_1_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_1_nios2_oci_pib " "Found entity 19: SoC_cpu_1_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_1_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_1_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_1_nios2_oci_im " "Found entity 21: SoC_cpu_1_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_1_nios2_performance_monitors " "Found entity 22: SoC_cpu_1_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_1_nios2_oci " "Found entity 23: SoC_cpu_1_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_1 " "Found entity 24: SoC_cpu_1" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_1_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_tck " "Found entity 1: SoC_cpu_1_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_1_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_oci_test_bench " "Found entity 1: SoC_cpu_1_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_test_bench " "Found entity 1: SoC_cpu_1_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_1 " "Found entity 1: SoC_data_mem_1" {  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_1 " "Found entity 1: SoC_ins_mem_1" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_high_scale_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_high_scale_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_high_scale_timer_0 " "Found entity 1: SoC_high_scale_timer_0" {  } { { "SoC/synthesis/submodules/SoC_high_scale_timer_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_high_scale_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer_0 " "Found entity 1: SoC_timer_0" {  } { { "SoC/synthesis/submodules/SoC_timer_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart_0.v 7 7 " "Found 7 design units, including 7 entities, in source file soc/synthesis/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_0_log_module " "Found entity 1: SoC_jtag_uart_0_log_module" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761087 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_0_sim_scfifo_w " "Found entity 2: SoC_jtag_uart_0_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761087 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_0_scfifo_w " "Found entity 3: SoC_jtag_uart_0_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761087 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_0_drom_module " "Found entity 4: SoC_jtag_uart_0_drom_module" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761087 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart_0_sim_scfifo_r " "Found entity 5: SoC_jtag_uart_0_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761087 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_jtag_uart_0_scfifo_r " "Found entity 6: SoC_jtag_uart_0_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761087 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_jtag_uart_0 " "Found entity 7: SoC_jtag_uart_0" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_ic_data_module " "Found entity 1: SoC_cpu_0_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_0_ic_tag_module " "Found entity 2: SoC_cpu_0_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_0_register_bank_a_module " "Found entity 3: SoC_cpu_0_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_0_register_bank_b_module " "Found entity 4: SoC_cpu_0_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_0_nios2_oci_debug " "Found entity 5: SoC_cpu_0_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_0_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_0_nios2_ocimem " "Found entity 7: SoC_cpu_0_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_0_nios2_avalon_reg " "Found entity 8: SoC_cpu_0_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_0_nios2_oci_break " "Found entity 9: SoC_cpu_0_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_0_nios2_oci_xbrk " "Found entity 10: SoC_cpu_0_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_0_nios2_oci_dbrk " "Found entity 11: SoC_cpu_0_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_0_nios2_oci_itrace " "Found entity 12: SoC_cpu_0_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_0_nios2_oci_td_mode " "Found entity 13: SoC_cpu_0_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_0_nios2_oci_dtrace " "Found entity 14: SoC_cpu_0_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_0_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_0_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_0_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_0_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_0_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_0_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_0_nios2_oci_fifo " "Found entity 18: SoC_cpu_0_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_0_nios2_oci_pib " "Found entity 19: SoC_cpu_0_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_0_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_0_nios2_oci_im " "Found entity 21: SoC_cpu_0_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_0_nios2_performance_monitors " "Found entity 22: SoC_cpu_0_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_0_nios2_oci " "Found entity 23: SoC_cpu_0_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_0 " "Found entity 24: SoC_cpu_0" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_0_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_tck " "Found entity 1: SoC_cpu_0_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_0_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_oci_test_bench " "Found entity 1: SoC_cpu_0_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_test_bench " "Found entity 1: SoC_cpu_0_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_0 " "Found entity 1: SoC_data_mem_0" {  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_0 " "Found entity 1: SoC_ins_mem_0" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861761576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861761576 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761595 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761595 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761596 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761598 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761614 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761614 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761614 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761617 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_2.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_2.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761632 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_2.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_2.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761632 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_2.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_2.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761632 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_2.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_2.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761635 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_3.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_3.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761651 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_3.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_3.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761651 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_3.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_3.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761652 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_3.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_3.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761655 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_4.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_4.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761668 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_4.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_4.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761668 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_4.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_4.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761669 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_4.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_4.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761672 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_5.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_5.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761687 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_5.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_5.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761687 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_5.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_5.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761687 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_5.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_5.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1649861761692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1649861762137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst1 " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst1\"" {  } { { "toplevel.bdf" "inst1" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_0 SoC:inst1\|SoC_ins_mem_0:ins_mem_0 " "Elaborating entity \"SoC_ins_mem_0\" for hierarchy \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861762457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_0.hex " "Parameter \"init_file\" = \"SoC_ins_mem_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762458 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861762458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2vb1 " "Found entity 1: altsyncram_2vb1" {  } { { "db/altsyncram_2vb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_2vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861762523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861762523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2vb1 SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_2vb1:auto_generated " "Elaborating entity \"altsyncram_2vb1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_2vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_0 SoC:inst1\|SoC_data_mem_0:data_mem_0 " "Elaborating entity \"SoC_data_mem_0\" for hierarchy \"SoC:inst1\|SoC_data_mem_0:data_mem_0\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_0.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861762584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_0.hex " "Parameter \"init_file\" = \"SoC_data_mem_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 342 " "Parameter \"maximum_depth\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 342 " "Parameter \"numwords_a\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762585 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_0.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861762585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_etb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_etb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_etb1 " "Found entity 1: altsyncram_etb1" {  } { { "db/altsyncram_etb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_etb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861762647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861762647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_etb1 SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\|altsyncram_etb1:auto_generated " "Elaborating entity \"altsyncram_etb1\" for hierarchy \"SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\|altsyncram_etb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0 SoC:inst1\|SoC_cpu_0:cpu_0 " "Elaborating entity \"SoC_cpu_0\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_test_bench SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_test_bench:the_SoC_cpu_0_test_bench " "Elaborating entity \"SoC_cpu_0_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_test_bench:the_SoC_cpu_0_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ic_data_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data " "Elaborating entity \"SoC_cpu_0_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 5740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861762752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762753 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861762753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861762819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861762819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ic_tag_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag " "Elaborating entity \"SoC_cpu_0_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 5806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861762837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_0_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762838 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861762838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmg1 " "Found entity 1: altsyncram_vmg1" {  } { { "db/altsyncram_vmg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_vmg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861762897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861762897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vmg1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vmg1:auto_generated " "Elaborating entity \"altsyncram_vmg1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_register_bank_a_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a " "Elaborating entity \"SoC_cpu_0_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861762930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861762930 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861762930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8dg1 " "Found entity 1: altsyncram_8dg1" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_8dg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861762995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861762995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8dg1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated " "Elaborating entity \"altsyncram_8dg1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861762997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_register_bank_b_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b " "Elaborating entity \"SoC_cpu_0_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861763058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763058 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861763058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9dg1 " "Found entity 1: altsyncram_9dg1" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_9dg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861763126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861763126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9dg1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated " "Elaborating entity \"altsyncram_9dg1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci " "Elaborating entity \"SoC_cpu_0_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_debug SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug " "Elaborating entity \"SoC_cpu_0_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_ocimem SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem " "Elaborating entity \"SoC_cpu_0_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861763198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763199 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861763199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2n72 " "Found entity 1: altsyncram_2n72" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_2n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861763268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861763268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2n72 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated " "Elaborating entity \"altsyncram_2n72\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_avalon_reg SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_avalon_reg:the_SoC_cpu_0_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_0_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_avalon_reg:the_SoC_cpu_0_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_break SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_break:the_SoC_cpu_0_nios2_oci_break " "Elaborating entity \"SoC_cpu_0_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_break:the_SoC_cpu_0_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_xbrk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_xbrk:the_SoC_cpu_0_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_0_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_xbrk:the_SoC_cpu_0_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_dbrk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dbrk:the_SoC_cpu_0_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_0_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dbrk:the_SoC_cpu_0_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_itrace SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_0_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_dtrace SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_0_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_td_mode SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\|SoC_cpu_0_nios2_oci_td_mode:SoC_cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_0_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\|SoC_cpu_0_nios2_oci_td_mode:SoC_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifo SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_compute_tm_count:SoC_cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_compute_tm_count:SoC_cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifowp_inc:SoC_cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifowp_inc:SoC_cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifocount_inc:SoC_cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifocount_inc:SoC_cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_oci_test_bench SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_oci_test_bench:the_SoC_cpu_0_oci_test_bench " "Elaborating entity \"SoC_cpu_0_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_oci_test_bench:the_SoC_cpu_0_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_pib SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_pib:the_SoC_cpu_0_nios2_oci_pib " "Elaborating entity \"SoC_cpu_0_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_pib:the_SoC_cpu_0_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_im SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im " "Elaborating entity \"SoC_cpu_0_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861763367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763367 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861763367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861763437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861763437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_tck SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "the_SoC_cpu_0_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861763470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763470 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861763470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_sysclk:the_SoC_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_sysclk:the_SoC_cpu_0_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "the_SoC_cpu_0_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "SoC_cpu_0_jtag_debug_module_phy" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861763504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763504 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861763504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763508 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1649861763510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SoC_jtag_uart_0\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_w SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w " "Elaborating entity \"SoC_jtag_uart_0_scfifo_w\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_w" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "wfifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861763579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763579 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861763579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861763632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861763632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861763646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861763646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861763661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861763661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861763717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861763717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861763770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861763770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861763830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861763830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861763883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861763883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_r SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r " "Elaborating entity \"SoC_jtag_uart_0_scfifo_r\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_r" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "SoC_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861763995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861763997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861763998 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861763998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer_0 SoC:inst1\|SoC_timer_0:timer_0 " "Elaborating entity \"SoC_timer_0\" for hierarchy \"SoC:inst1\|SoC_timer_0:timer_0\"" {  } { { "SoC/synthesis/SoC.v" "timer_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_high_scale_timer_0 SoC:inst1\|SoC_high_scale_timer_0:high_scale_timer_0 " "Elaborating entity \"SoC_high_scale_timer_0\" for hierarchy \"SoC:inst1\|SoC_high_scale_timer_0:high_scale_timer_0\"" {  } { { "SoC/synthesis/SoC.v" "high_scale_timer_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_1 SoC:inst1\|SoC_ins_mem_1:ins_mem_1 " "Elaborating entity \"SoC_ins_mem_1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861764024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_1.hex " "Parameter \"init_file\" = \"SoC_ins_mem_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764024 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861764024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3vb1 " "Found entity 1: altsyncram_3vb1" {  } { { "db/altsyncram_3vb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_3vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861764087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861764087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3vb1 SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_3vb1:auto_generated " "Elaborating entity \"altsyncram_3vb1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_3vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_1 SoC:inst1\|SoC_data_mem_1:data_mem_1 " "Elaborating entity \"SoC_data_mem_1\" for hierarchy \"SoC:inst1\|SoC_data_mem_1:data_mem_1\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_1.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861764143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_1.hex " "Parameter \"init_file\" = \"SoC_data_mem_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 342 " "Parameter \"maximum_depth\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 342 " "Parameter \"numwords_a\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764143 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_1.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861764143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_ftb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861764208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861764208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\|altsyncram_ftb1:auto_generated " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\|altsyncram_ftb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1 SoC:inst1\|SoC_cpu_1:cpu_1 " "Elaborating entity \"SoC_cpu_1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\"" {  } { { "SoC/synthesis/SoC.v" "cpu_1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_test_bench SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_test_bench:the_SoC_cpu_1_test_bench " "Elaborating entity \"SoC_cpu_1_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_test_bench:the_SoC_cpu_1_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ic_data_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data " "Elaborating entity \"SoC_cpu_1_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 5747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ic_tag_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag " "Elaborating entity \"SoC_cpu_1_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 5813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861764331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_1_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764331 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861764331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ng1 " "Found entity 1: altsyncram_0ng1" {  } { { "db/altsyncram_0ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861764399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861764399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ng1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ng1:auto_generated " "Elaborating entity \"altsyncram_0ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_register_bank_a_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a " "Elaborating entity \"SoC_cpu_1_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861764434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764434 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861764434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adg1 " "Found entity 1: altsyncram_adg1" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_adg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861764503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861764503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adg1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated " "Elaborating entity \"altsyncram_adg1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_register_bank_b_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b " "Elaborating entity \"SoC_cpu_1_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861764568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764568 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861764568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bdg1 " "Found entity 1: altsyncram_bdg1" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_bdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861764631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861764631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bdg1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated " "Elaborating entity \"altsyncram_bdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci " "Elaborating entity \"SoC_cpu_1_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_debug SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug " "Elaborating entity \"SoC_cpu_1_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_ocimem SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem " "Elaborating entity \"SoC_cpu_1_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_1_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861764701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861764702 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861764702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3n72 " "Found entity 1: altsyncram_3n72" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_3n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861764767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861764767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3n72 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated " "Elaborating entity \"altsyncram_3n72\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_avalon_reg SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_avalon_reg:the_SoC_cpu_1_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_1_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_avalon_reg:the_SoC_cpu_1_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_break SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_break:the_SoC_cpu_1_nios2_oci_break " "Elaborating entity \"SoC_cpu_1_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_break:the_SoC_cpu_1_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_xbrk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_xbrk:the_SoC_cpu_1_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_1_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_xbrk:the_SoC_cpu_1_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_dbrk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dbrk:the_SoC_cpu_1_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_1_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dbrk:the_SoC_cpu_1_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_itrace SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_1_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_dtrace SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_1_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_td_mode SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\|SoC_cpu_1_nios2_oci_td_mode:SoC_cpu_1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_1_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\|SoC_cpu_1_nios2_oci_td_mode:SoC_cpu_1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifo SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_compute_tm_count:SoC_cpu_1_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_1_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_compute_tm_count:SoC_cpu_1_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifowp_inc:SoC_cpu_1_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifowp_inc:SoC_cpu_1_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifocount_inc:SoC_cpu_1_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifocount_inc:SoC_cpu_1_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_oci_test_bench SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_oci_test_bench:the_SoC_cpu_1_oci_test_bench " "Elaborating entity \"SoC_cpu_1_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_oci_test_bench:the_SoC_cpu_1_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_pib SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_pib:the_SoC_cpu_1_nios2_oci_pib " "Elaborating entity \"SoC_cpu_1_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_pib:the_SoC_cpu_1_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_im SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im " "Elaborating entity \"SoC_cpu_1_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_1_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_tck SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_tck:the_SoC_cpu_1_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_tck:the_SoC_cpu_1_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "the_SoC_cpu_1_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_sysclk:the_SoC_cpu_1_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_sysclk:the_SoC_cpu_1_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "the_SoC_cpu_1_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861764884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_2 SoC:inst1\|SoC_ins_mem_2:ins_mem_2 " "Elaborating entity \"SoC_ins_mem_2\" for hierarchy \"SoC:inst1\|SoC_ins_mem_2:ins_mem_2\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_2" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_2.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_2.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861765028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_2.hex " "Parameter \"init_file\" = \"SoC_ins_mem_2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765028 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_2.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861765028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4vb1 " "Found entity 1: altsyncram_4vb1" {  } { { "db/altsyncram_4vb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_4vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861765096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861765096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4vb1 SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram\|altsyncram_4vb1:auto_generated " "Elaborating entity \"altsyncram_4vb1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_2:ins_mem_2\|altsyncram:the_altsyncram\|altsyncram_4vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_2 SoC:inst1\|SoC_data_mem_2:data_mem_2 " "Elaborating entity \"SoC_data_mem_2\" for hierarchy \"SoC:inst1\|SoC_data_mem_2:data_mem_2\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_2" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_2.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_2.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861765158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_2.hex " "Parameter \"init_file\" = \"SoC_data_mem_2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 342 " "Parameter \"maximum_depth\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 342 " "Parameter \"numwords_a\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765159 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_2.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861765159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gtb1 " "Found entity 1: altsyncram_gtb1" {  } { { "db/altsyncram_gtb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_gtb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861765223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861765223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gtb1 SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\|altsyncram_gtb1:auto_generated " "Elaborating entity \"altsyncram_gtb1\" for hierarchy \"SoC:inst1\|SoC_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\|altsyncram_gtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2 SoC:inst1\|SoC_cpu_2:cpu_2 " "Elaborating entity \"SoC_cpu_2\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\"" {  } { { "SoC/synthesis/SoC.v" "cpu_2" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_test_bench SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_test_bench:the_SoC_cpu_2_test_bench " "Elaborating entity \"SoC_cpu_2_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_test_bench:the_SoC_cpu_2_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 4875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_ic_data_module SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_data_module:SoC_cpu_2_ic_data " "Elaborating entity \"SoC_cpu_2_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_data_module:SoC_cpu_2_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 5733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_ic_tag_module SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag " "Elaborating entity \"SoC_cpu_2_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 5799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861765362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_2_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_2_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765362 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861765362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ng1 " "Found entity 1: altsyncram_1ng1" {  } { { "db/altsyncram_1ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_1ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861765420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861765420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ng1 SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1ng1:auto_generated " "Elaborating entity \"altsyncram_1ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_ic_tag_module:SoC_cpu_2_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_register_bank_a_module SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a " "Elaborating entity \"SoC_cpu_2_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861765458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_2_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765459 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861765459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cdg1 " "Found entity 1: altsyncram_cdg1" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_cdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861765521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861765521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cdg1 SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cdg1:auto_generated " "Elaborating entity \"altsyncram_cdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_a_module:SoC_cpu_2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_register_bank_b_module SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b " "Elaborating entity \"SoC_cpu_2_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861765585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_2_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765585 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861765585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddg1 " "Found entity 1: altsyncram_ddg1" {  } { { "db/altsyncram_ddg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_ddg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861765650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861765650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddg1 SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ddg1:auto_generated " "Elaborating entity \"altsyncram_ddg1\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_register_bank_b_module:SoC_cpu_2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ddg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci " "Elaborating entity \"SoC_cpu_2_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_debug SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_debug:the_SoC_cpu_2_nios2_oci_debug " "Elaborating entity \"SoC_cpu_2_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_debug:the_SoC_cpu_2_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_ocimem SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem " "Elaborating entity \"SoC_cpu_2_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_2_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861765727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_2_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861765727 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861765727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4n72 " "Found entity 1: altsyncram_4n72" {  } { { "db/altsyncram_4n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_4n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861765795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861765795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4n72 SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_4n72:auto_generated " "Elaborating entity \"altsyncram_4n72\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_ocimem:the_SoC_cpu_2_nios2_ocimem\|SoC_cpu_2_ociram_lpm_dram_bdp_component_module:SoC_cpu_2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_4n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_avalon_reg SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_avalon_reg:the_SoC_cpu_2_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_2_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_avalon_reg:the_SoC_cpu_2_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_break SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_break:the_SoC_cpu_2_nios2_oci_break " "Elaborating entity \"SoC_cpu_2_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_break:the_SoC_cpu_2_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_xbrk SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_xbrk:the_SoC_cpu_2_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_2_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_xbrk:the_SoC_cpu_2_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_dbrk SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_dbrk:the_SoC_cpu_2_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_2_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_dbrk:the_SoC_cpu_2_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_itrace SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_itrace:the_SoC_cpu_2_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_2_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_itrace:the_SoC_cpu_2_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_dtrace SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_dtrace:the_SoC_cpu_2_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_2_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_dtrace:the_SoC_cpu_2_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_td_mode SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_dtrace:the_SoC_cpu_2_nios2_oci_dtrace\|SoC_cpu_2_nios2_oci_td_mode:SoC_cpu_2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_2_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_dtrace:the_SoC_cpu_2_nios2_oci_dtrace\|SoC_cpu_2_nios2_oci_td_mode:SoC_cpu_2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_fifo SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_2_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_nios2_oci_compute_tm_count:SoC_cpu_2_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_2_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_nios2_oci_compute_tm_count:SoC_cpu_2_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_nios2_oci_fifowp_inc:SoC_cpu_2_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_2_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_nios2_oci_fifowp_inc:SoC_cpu_2_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_nios2_oci_fifocount_inc:SoC_cpu_2_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_2_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_nios2_oci_fifocount_inc:SoC_cpu_2_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_oci_test_bench SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_oci_test_bench:the_SoC_cpu_2_oci_test_bench " "Elaborating entity \"SoC_cpu_2_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_fifo:the_SoC_cpu_2_nios2_oci_fifo\|SoC_cpu_2_oci_test_bench:the_SoC_cpu_2_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_pib SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_pib:the_SoC_cpu_2_nios2_oci_pib " "Elaborating entity \"SoC_cpu_2_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_pib:the_SoC_cpu_2_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_nios2_oci_im SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im " "Elaborating entity \"SoC_cpu_2_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_2_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_jtag_debug_module_wrapper:the_SoC_cpu_2_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_2_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_jtag_debug_module_wrapper:the_SoC_cpu_2_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_jtag_debug_module_tck SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_jtag_debug_module_wrapper:the_SoC_cpu_2_jtag_debug_module_wrapper\|SoC_cpu_2_jtag_debug_module_tck:the_SoC_cpu_2_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_2_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_jtag_debug_module_wrapper:the_SoC_cpu_2_jtag_debug_module_wrapper\|SoC_cpu_2_jtag_debug_module_tck:the_SoC_cpu_2_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_wrapper.v" "the_SoC_cpu_2_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_2_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_jtag_debug_module_wrapper:the_SoC_cpu_2_jtag_debug_module_wrapper\|SoC_cpu_2_jtag_debug_module_sysclk:the_SoC_cpu_2_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_2_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_jtag_debug_module_wrapper:the_SoC_cpu_2_jtag_debug_module_wrapper\|SoC_cpu_2_jtag_debug_module_sysclk:the_SoC_cpu_2_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_wrapper.v" "the_SoC_cpu_2_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861765912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_3 SoC:inst1\|SoC_ins_mem_3:ins_mem_3 " "Elaborating entity \"SoC_ins_mem_3\" for hierarchy \"SoC:inst1\|SoC_ins_mem_3:ins_mem_3\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_3" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_3.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_3.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_3.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861766052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_3.hex " "Parameter \"init_file\" = \"SoC_ins_mem_3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766053 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_3.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861766053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5vb1 " "Found entity 1: altsyncram_5vb1" {  } { { "db/altsyncram_5vb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_5vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861766113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861766113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5vb1 SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram\|altsyncram_5vb1:auto_generated " "Elaborating entity \"altsyncram_5vb1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_3:ins_mem_3\|altsyncram:the_altsyncram\|altsyncram_5vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_3 SoC:inst1\|SoC_data_mem_3:data_mem_3 " "Elaborating entity \"SoC_data_mem_3\" for hierarchy \"SoC:inst1\|SoC_data_mem_3:data_mem_3\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_3" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_3.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_3.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_3.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861766173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_3.hex " "Parameter \"init_file\" = \"SoC_data_mem_3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 342 " "Parameter \"maximum_depth\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 342 " "Parameter \"numwords_a\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766174 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_3.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861766174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_htb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_htb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_htb1 " "Found entity 1: altsyncram_htb1" {  } { { "db/altsyncram_htb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_htb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861766236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861766236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_htb1 SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\|altsyncram_htb1:auto_generated " "Elaborating entity \"altsyncram_htb1\" for hierarchy \"SoC:inst1\|SoC_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\|altsyncram_htb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3 SoC:inst1\|SoC_cpu_3:cpu_3 " "Elaborating entity \"SoC_cpu_3\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\"" {  } { { "SoC/synthesis/SoC.v" "cpu_3" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_test_bench SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_test_bench:the_SoC_cpu_3_test_bench " "Elaborating entity \"SoC_cpu_3_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_test_bench:the_SoC_cpu_3_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 4875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_ic_data_module SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_data_module:SoC_cpu_3_ic_data " "Elaborating entity \"SoC_cpu_3_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_data_module:SoC_cpu_3_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 5733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_ic_tag_module SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag " "Elaborating entity \"SoC_cpu_3_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 5799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861766366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_3_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_3_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766366 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861766366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ng1 " "Found entity 1: altsyncram_2ng1" {  } { { "db/altsyncram_2ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_2ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861766424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861766424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ng1 SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2ng1:auto_generated " "Elaborating entity \"altsyncram_2ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_ic_tag_module:SoC_cpu_3_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_register_bank_a_module SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a " "Elaborating entity \"SoC_cpu_3_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861766464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_3_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_3_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766464 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861766464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edg1 " "Found entity 1: altsyncram_edg1" {  } { { "db/altsyncram_edg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_edg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861766534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861766534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_edg1 SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_edg1:auto_generated " "Elaborating entity \"altsyncram_edg1\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_a_module:SoC_cpu_3_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_edg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_register_bank_b_module SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b " "Elaborating entity \"SoC_cpu_3_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861766607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_3_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_3_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766607 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861766607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdg1 " "Found entity 1: altsyncram_fdg1" {  } { { "db/altsyncram_fdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_fdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861766670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861766670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdg1 SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fdg1:auto_generated " "Elaborating entity \"altsyncram_fdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_register_bank_b_module:SoC_cpu_3_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci " "Elaborating entity \"SoC_cpu_3_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_debug SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_debug:the_SoC_cpu_3_nios2_oci_debug " "Elaborating entity \"SoC_cpu_3_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_debug:the_SoC_cpu_3_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_ocimem SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem " "Elaborating entity \"SoC_cpu_3_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_3_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861766743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_3_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_3_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861766743 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861766743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5n72 " "Found entity 1: altsyncram_5n72" {  } { { "db/altsyncram_5n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_5n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861766810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861766810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5n72 SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_5n72:auto_generated " "Elaborating entity \"altsyncram_5n72\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_ocimem:the_SoC_cpu_3_nios2_ocimem\|SoC_cpu_3_ociram_lpm_dram_bdp_component_module:SoC_cpu_3_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_5n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_avalon_reg SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_avalon_reg:the_SoC_cpu_3_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_3_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_avalon_reg:the_SoC_cpu_3_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_break SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_break:the_SoC_cpu_3_nios2_oci_break " "Elaborating entity \"SoC_cpu_3_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_break:the_SoC_cpu_3_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_xbrk SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_xbrk:the_SoC_cpu_3_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_3_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_xbrk:the_SoC_cpu_3_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_dbrk SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_dbrk:the_SoC_cpu_3_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_3_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_dbrk:the_SoC_cpu_3_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_itrace SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_itrace:the_SoC_cpu_3_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_3_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_itrace:the_SoC_cpu_3_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_dtrace SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_dtrace:the_SoC_cpu_3_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_3_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_dtrace:the_SoC_cpu_3_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_td_mode SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_dtrace:the_SoC_cpu_3_nios2_oci_dtrace\|SoC_cpu_3_nios2_oci_td_mode:SoC_cpu_3_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_3_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_dtrace:the_SoC_cpu_3_nios2_oci_dtrace\|SoC_cpu_3_nios2_oci_td_mode:SoC_cpu_3_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_fifo SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_3_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_nios2_oci_compute_tm_count:SoC_cpu_3_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_3_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_nios2_oci_compute_tm_count:SoC_cpu_3_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_nios2_oci_fifowp_inc:SoC_cpu_3_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_3_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_nios2_oci_fifowp_inc:SoC_cpu_3_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_nios2_oci_fifocount_inc:SoC_cpu_3_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_3_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_nios2_oci_fifocount_inc:SoC_cpu_3_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_oci_test_bench SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_oci_test_bench:the_SoC_cpu_3_oci_test_bench " "Elaborating entity \"SoC_cpu_3_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_fifo:the_SoC_cpu_3_nios2_oci_fifo\|SoC_cpu_3_oci_test_bench:the_SoC_cpu_3_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_pib SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_pib:the_SoC_cpu_3_nios2_oci_pib " "Elaborating entity \"SoC_cpu_3_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_pib:the_SoC_cpu_3_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_nios2_oci_im SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im " "Elaborating entity \"SoC_cpu_3_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_3_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_jtag_debug_module_wrapper:the_SoC_cpu_3_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_3_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_jtag_debug_module_wrapper:the_SoC_cpu_3_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_jtag_debug_module_tck SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_jtag_debug_module_wrapper:the_SoC_cpu_3_jtag_debug_module_wrapper\|SoC_cpu_3_jtag_debug_module_tck:the_SoC_cpu_3_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_3_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_jtag_debug_module_wrapper:the_SoC_cpu_3_jtag_debug_module_wrapper\|SoC_cpu_3_jtag_debug_module_tck:the_SoC_cpu_3_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_wrapper.v" "the_SoC_cpu_3_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_3_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_jtag_debug_module_wrapper:the_SoC_cpu_3_jtag_debug_module_wrapper\|SoC_cpu_3_jtag_debug_module_sysclk:the_SoC_cpu_3_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_3_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_jtag_debug_module_wrapper:the_SoC_cpu_3_jtag_debug_module_wrapper\|SoC_cpu_3_jtag_debug_module_sysclk:the_SoC_cpu_3_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_wrapper.v" "the_SoC_cpu_3_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861766924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_4 SoC:inst1\|SoC_ins_mem_4:ins_mem_4 " "Elaborating entity \"SoC_ins_mem_4\" for hierarchy \"SoC:inst1\|SoC_ins_mem_4:ins_mem_4\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_4" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_4.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_4.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_4.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861767063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_4.hex " "Parameter \"init_file\" = \"SoC_ins_mem_4.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767063 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_4.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861767063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6vb1 " "Found entity 1: altsyncram_6vb1" {  } { { "db/altsyncram_6vb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_6vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861767129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861767129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6vb1 SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram\|altsyncram_6vb1:auto_generated " "Elaborating entity \"altsyncram_6vb1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_4:ins_mem_4\|altsyncram:the_altsyncram\|altsyncram_6vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_4 SoC:inst1\|SoC_data_mem_4:data_mem_4 " "Elaborating entity \"SoC_data_mem_4\" for hierarchy \"SoC:inst1\|SoC_data_mem_4:data_mem_4\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_4" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_4.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_4.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_4.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861767192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_4.hex " "Parameter \"init_file\" = \"SoC_data_mem_4.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 342 " "Parameter \"maximum_depth\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 342 " "Parameter \"numwords_a\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767193 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_4.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861767193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_itb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_itb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_itb1 " "Found entity 1: altsyncram_itb1" {  } { { "db/altsyncram_itb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_itb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861767254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861767254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_itb1 SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram\|altsyncram_itb1:auto_generated " "Elaborating entity \"altsyncram_itb1\" for hierarchy \"SoC:inst1\|SoC_data_mem_4:data_mem_4\|altsyncram:the_altsyncram\|altsyncram_itb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4 SoC:inst1\|SoC_cpu_4:cpu_4 " "Elaborating entity \"SoC_cpu_4\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\"" {  } { { "SoC/synthesis/SoC.v" "cpu_4" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_test_bench SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_test_bench:the_SoC_cpu_4_test_bench " "Elaborating entity \"SoC_cpu_4_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_test_bench:the_SoC_cpu_4_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 4875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_ic_data_module SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_data_module:SoC_cpu_4_ic_data " "Elaborating entity \"SoC_cpu_4_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_data_module:SoC_cpu_4_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 5733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_ic_tag_module SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag " "Elaborating entity \"SoC_cpu_4_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 5799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861767398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_4_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_4_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767398 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861767398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ng1 " "Found entity 1: altsyncram_3ng1" {  } { { "db/altsyncram_3ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_3ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861767460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861767460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ng1 SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram\|altsyncram_3ng1:auto_generated " "Elaborating entity \"altsyncram_3ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_ic_tag_module:SoC_cpu_4_ic_tag\|altsyncram:the_altsyncram\|altsyncram_3ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_register_bank_a_module SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a " "Elaborating entity \"SoC_cpu_4_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861767502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_4_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_4_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767502 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861767502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdg1 " "Found entity 1: altsyncram_gdg1" {  } { { "db/altsyncram_gdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_gdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861767569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861767569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gdg1 SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_gdg1:auto_generated " "Elaborating entity \"altsyncram_gdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_a_module:SoC_cpu_4_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_gdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_register_bank_b_module SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b " "Elaborating entity \"SoC_cpu_4_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861767641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_4_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_4_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767642 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861767642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hdg1 " "Found entity 1: altsyncram_hdg1" {  } { { "db/altsyncram_hdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_hdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861767712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861767712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hdg1 SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hdg1:auto_generated " "Elaborating entity \"altsyncram_hdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_register_bank_b_module:SoC_cpu_4_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci " "Elaborating entity \"SoC_cpu_4_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_debug SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_debug:the_SoC_cpu_4_nios2_oci_debug " "Elaborating entity \"SoC_cpu_4_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_debug:the_SoC_cpu_4_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_ocimem SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem " "Elaborating entity \"SoC_cpu_4_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_4_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861767793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_4_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_4_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861767794 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861767794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6n72 " "Found entity 1: altsyncram_6n72" {  } { { "db/altsyncram_6n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_6n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861767862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861767862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6n72 SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_6n72:auto_generated " "Elaborating entity \"altsyncram_6n72\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_ocimem:the_SoC_cpu_4_nios2_ocimem\|SoC_cpu_4_ociram_lpm_dram_bdp_component_module:SoC_cpu_4_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_6n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_avalon_reg SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_avalon_reg:the_SoC_cpu_4_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_4_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_avalon_reg:the_SoC_cpu_4_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_break SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_break:the_SoC_cpu_4_nios2_oci_break " "Elaborating entity \"SoC_cpu_4_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_break:the_SoC_cpu_4_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_xbrk SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_xbrk:the_SoC_cpu_4_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_4_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_xbrk:the_SoC_cpu_4_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_dbrk SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_dbrk:the_SoC_cpu_4_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_4_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_dbrk:the_SoC_cpu_4_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_itrace SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_itrace:the_SoC_cpu_4_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_4_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_itrace:the_SoC_cpu_4_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_dtrace SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_dtrace:the_SoC_cpu_4_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_4_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_dtrace:the_SoC_cpu_4_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_td_mode SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_dtrace:the_SoC_cpu_4_nios2_oci_dtrace\|SoC_cpu_4_nios2_oci_td_mode:SoC_cpu_4_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_4_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_dtrace:the_SoC_cpu_4_nios2_oci_dtrace\|SoC_cpu_4_nios2_oci_td_mode:SoC_cpu_4_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_fifo SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_4_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_nios2_oci_compute_tm_count:SoC_cpu_4_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_4_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_nios2_oci_compute_tm_count:SoC_cpu_4_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_nios2_oci_fifowp_inc:SoC_cpu_4_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_4_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_nios2_oci_fifowp_inc:SoC_cpu_4_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_nios2_oci_fifocount_inc:SoC_cpu_4_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_4_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_nios2_oci_fifocount_inc:SoC_cpu_4_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_oci_test_bench SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_oci_test_bench:the_SoC_cpu_4_oci_test_bench " "Elaborating entity \"SoC_cpu_4_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_fifo:the_SoC_cpu_4_nios2_oci_fifo\|SoC_cpu_4_oci_test_bench:the_SoC_cpu_4_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_pib SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_pib:the_SoC_cpu_4_nios2_oci_pib " "Elaborating entity \"SoC_cpu_4_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_pib:the_SoC_cpu_4_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_nios2_oci_im SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im " "Elaborating entity \"SoC_cpu_4_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_4_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_jtag_debug_module_wrapper:the_SoC_cpu_4_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_4_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_jtag_debug_module_wrapper:the_SoC_cpu_4_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_jtag_debug_module_tck SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_jtag_debug_module_wrapper:the_SoC_cpu_4_jtag_debug_module_wrapper\|SoC_cpu_4_jtag_debug_module_tck:the_SoC_cpu_4_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_4_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_jtag_debug_module_wrapper:the_SoC_cpu_4_jtag_debug_module_wrapper\|SoC_cpu_4_jtag_debug_module_tck:the_SoC_cpu_4_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_wrapper.v" "the_SoC_cpu_4_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_4_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_jtag_debug_module_wrapper:the_SoC_cpu_4_jtag_debug_module_wrapper\|SoC_cpu_4_jtag_debug_module_sysclk:the_SoC_cpu_4_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_4_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_jtag_debug_module_wrapper:the_SoC_cpu_4_jtag_debug_module_wrapper\|SoC_cpu_4_jtag_debug_module_sysclk:the_SoC_cpu_4_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_wrapper.v" "the_SoC_cpu_4_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861767976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_5 SoC:inst1\|SoC_ins_mem_5:ins_mem_5 " "Elaborating entity \"SoC_ins_mem_5\" for hierarchy \"SoC:inst1\|SoC_ins_mem_5:ins_mem_5\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_5" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_5.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_5.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_5.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861768120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_5.hex " "Parameter \"init_file\" = \"SoC_ins_mem_5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768120 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_ins_mem_5.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861768120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vb1 " "Found entity 1: altsyncram_7vb1" {  } { { "db/altsyncram_7vb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_7vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861768183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861768183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7vb1 SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram\|altsyncram_7vb1:auto_generated " "Elaborating entity \"altsyncram_7vb1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_5:ins_mem_5\|altsyncram:the_altsyncram\|altsyncram_7vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_5 SoC:inst1\|SoC_data_mem_5:data_mem_5 " "Elaborating entity \"SoC_data_mem_5\" for hierarchy \"SoC:inst1\|SoC_data_mem_5:data_mem_5\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_5" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_5.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_5.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_5.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861768263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_5.hex " "Parameter \"init_file\" = \"SoC_data_mem_5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 342 " "Parameter \"maximum_depth\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 342 " "Parameter \"numwords_a\" = \"342\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768264 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_data_mem_5.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861768264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jtb1 " "Found entity 1: altsyncram_jtb1" {  } { { "db/altsyncram_jtb1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_jtb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861768331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861768331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jtb1 SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram\|altsyncram_jtb1:auto_generated " "Elaborating entity \"altsyncram_jtb1\" for hierarchy \"SoC:inst1\|SoC_data_mem_5:data_mem_5\|altsyncram:the_altsyncram\|altsyncram_jtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5 SoC:inst1\|SoC_cpu_5:cpu_5 " "Elaborating entity \"SoC_cpu_5\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\"" {  } { { "SoC/synthesis/SoC.v" "cpu_5" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_test_bench SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_test_bench:the_SoC_cpu_5_test_bench " "Elaborating entity \"SoC_cpu_5_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_test_bench:the_SoC_cpu_5_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 4868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_ic_data_module SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_data_module:SoC_cpu_5_ic_data " "Elaborating entity \"SoC_cpu_5_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_data_module:SoC_cpu_5_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 5726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_ic_tag_module SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag " "Elaborating entity \"SoC_cpu_5_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 5792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861768460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_5_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_5_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768461 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861768461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ng1 " "Found entity 1: altsyncram_4ng1" {  } { { "db/altsyncram_4ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_4ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861768523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861768523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ng1 SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram\|altsyncram_4ng1:auto_generated " "Elaborating entity \"altsyncram_4ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_ic_tag_module:SoC_cpu_5_ic_tag\|altsyncram:the_altsyncram\|altsyncram_4ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_register_bank_a_module SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a " "Elaborating entity \"SoC_cpu_5_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861768573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_5_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_5_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768573 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861768573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_idg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_idg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_idg1 " "Found entity 1: altsyncram_idg1" {  } { { "db/altsyncram_idg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_idg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861768636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861768636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_idg1 SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_idg1:auto_generated " "Elaborating entity \"altsyncram_idg1\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_a_module:SoC_cpu_5_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_idg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_register_bank_b_module SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b " "Elaborating entity \"SoC_cpu_5_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861768712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_5_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_5_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768712 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861768712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jdg1 " "Found entity 1: altsyncram_jdg1" {  } { { "db/altsyncram_jdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_jdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861768778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861768778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jdg1 SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jdg1:auto_generated " "Elaborating entity \"altsyncram_jdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_register_bank_b_module:SoC_cpu_5_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci " "Elaborating entity \"SoC_cpu_5_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_debug SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_debug:the_SoC_cpu_5_nios2_oci_debug " "Elaborating entity \"SoC_cpu_5_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_debug:the_SoC_cpu_5_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_ocimem SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem " "Elaborating entity \"SoC_cpu_5_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_5_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861768858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_5_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_5_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861768859 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861768859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7n72 " "Found entity 1: altsyncram_7n72" {  } { { "db/altsyncram_7n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_7n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861768928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861768928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7n72 SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_7n72:auto_generated " "Elaborating entity \"altsyncram_7n72\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_ocimem:the_SoC_cpu_5_nios2_ocimem\|SoC_cpu_5_ociram_lpm_dram_bdp_component_module:SoC_cpu_5_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_7n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_avalon_reg SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_avalon_reg:the_SoC_cpu_5_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_5_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_avalon_reg:the_SoC_cpu_5_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_break SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_break:the_SoC_cpu_5_nios2_oci_break " "Elaborating entity \"SoC_cpu_5_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_break:the_SoC_cpu_5_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_xbrk SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_xbrk:the_SoC_cpu_5_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_5_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_xbrk:the_SoC_cpu_5_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_dbrk SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_dbrk:the_SoC_cpu_5_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_5_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_dbrk:the_SoC_cpu_5_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_itrace SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_itrace:the_SoC_cpu_5_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_5_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_itrace:the_SoC_cpu_5_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_dtrace SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_dtrace:the_SoC_cpu_5_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_5_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_dtrace:the_SoC_cpu_5_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_td_mode SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_dtrace:the_SoC_cpu_5_nios2_oci_dtrace\|SoC_cpu_5_nios2_oci_td_mode:SoC_cpu_5_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_5_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_dtrace:the_SoC_cpu_5_nios2_oci_dtrace\|SoC_cpu_5_nios2_oci_td_mode:SoC_cpu_5_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_fifo SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_5_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861768997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_nios2_oci_compute_tm_count:SoC_cpu_5_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_5_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_nios2_oci_compute_tm_count:SoC_cpu_5_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_nios2_oci_fifowp_inc:SoC_cpu_5_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_5_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_nios2_oci_fifowp_inc:SoC_cpu_5_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_nios2_oci_fifocount_inc:SoC_cpu_5_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_5_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_nios2_oci_fifocount_inc:SoC_cpu_5_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_oci_test_bench SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_oci_test_bench:the_SoC_cpu_5_oci_test_bench " "Elaborating entity \"SoC_cpu_5_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_fifo:the_SoC_cpu_5_nios2_oci_fifo\|SoC_cpu_5_oci_test_bench:the_SoC_cpu_5_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_pib SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_pib:the_SoC_cpu_5_nios2_oci_pib " "Elaborating entity \"SoC_cpu_5_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_pib:the_SoC_cpu_5_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_nios2_oci_im SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im " "Elaborating entity \"SoC_cpu_5_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_5_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_jtag_debug_module_wrapper:the_SoC_cpu_5_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_5_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_jtag_debug_module_wrapper:the_SoC_cpu_5_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_jtag_debug_module_tck SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_jtag_debug_module_wrapper:the_SoC_cpu_5_jtag_debug_module_wrapper\|SoC_cpu_5_jtag_debug_module_tck:the_SoC_cpu_5_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_5_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_jtag_debug_module_wrapper:the_SoC_cpu_5_jtag_debug_module_wrapper\|SoC_cpu_5_jtag_debug_module_tck:the_SoC_cpu_5_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_wrapper.v" "the_SoC_cpu_5_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_5_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_jtag_debug_module_wrapper:the_SoC_cpu_5_jtag_debug_module_wrapper\|SoC_cpu_5_jtag_debug_module_sysclk:the_SoC_cpu_5_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_5_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_jtag_debug_module_wrapper:the_SoC_cpu_5_jtag_debug_module_wrapper\|SoC_cpu_5_jtag_debug_module_sysclk:the_SoC_cpu_5_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_wrapper.v" "the_SoC_cpu_5_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_atob_0 SoC:inst1\|SoC_atob_0:atob_0 " "Elaborating entity \"SoC_atob_0\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\"" {  } { { "SoC/synthesis/SoC.v" "atob_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_atob_0_scfifo_with_controls SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"SoC_atob_0_scfifo_with_controls\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "the_scfifo_with_controls" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_atob_0_single_clock_fifo SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo " "Elaborating entity \"SoC_atob_0_single_clock_fifo\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\"" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "the_scfifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "single_clock_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861769196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861769196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861769196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861769196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861769196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861769196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861769196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861769196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861769196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861769196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861769196 ""}  } { { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861769196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2241 " "Found entity 1: scfifo_2241" {  } { { "db/scfifo_2241.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/scfifo_2241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861769250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861769250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2241 SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated " "Elaborating entity \"scfifo_2241\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9841 " "Found entity 1: a_dpfifo_9841" {  } { { "db/a_dpfifo_9841.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_9841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861769264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861769264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9841 SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo " "Elaborating entity \"a_dpfifo_9841\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\"" {  } { { "db/scfifo_2241.tdf" "dpfifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/scfifo_2241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861769280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861769280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_9841.tdf" "fifo_state" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_9841.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861769331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861769331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw " "Elaborating entity \"cntr_bo7\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_d611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_d611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_d611 " "Found entity 1: dpram_d611" {  } { { "db/dpram_d611.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/dpram_d611.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861769391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861769391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_d611 SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram " "Elaborating entity \"dpram_d611\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\"" {  } { { "db/a_dpfifo_9841.tdf" "FIFOram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_9841.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3k1 " "Found entity 1: altsyncram_i3k1" {  } { { "db/altsyncram_i3k1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_i3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861769455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861769455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3k1 SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\|altsyncram_i3k1:altsyncram1 " "Elaborating entity \"altsyncram_i3k1\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\|altsyncram_i3k1:altsyncram1\"" {  } { { "db/dpram_d611.tdf" "altsyncram1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/dpram_d611.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861769512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861769512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"SoC:inst1\|SoC_atob_0:atob_0\|SoC_atob_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_atob_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_9841.tdf" "rd_ptr_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/a_dpfifo_9841.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_instruction_master_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_data_master_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_jtag_debug_module_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:ins_mem_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:ins_mem_0_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_0_s1_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:atob_0_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:atob_0_in_translator\"" {  } { { "SoC/synthesis/SoC.v" "atob_0_in_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:atob_0_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:atob_0_in_csr_translator\"" {  } { { "SoC/synthesis/SoC.v" "atob_0_in_csr_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 6052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:atob_0_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:atob_0_out_translator\"" {  } { { "SoC/synthesis/SoC.v" "atob_0_out_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 6110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:data_mem_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:data_mem_0_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_0_s1_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 6516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 6574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "timer_0_s1_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 6632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 9198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 9270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_1_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 9342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_2_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_2_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_2_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 9414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_3_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_3_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_3_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 9486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_3_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_3_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_3_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 9558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_4_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_4_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_4_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 9630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_5_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_5_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_5_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 9702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861769998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_5_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_5_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_5_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 9774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_4_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_4_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_4_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 9846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_2_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_2_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_2_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 9918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_1_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 9990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 10066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 10107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router SoC:inst1\|SoC_addr_router:addr_router " "Elaborating entity \"SoC_addr_router\" for hierarchy \"SoC:inst1\|SoC_addr_router:addr_router\"" {  } { { "SoC/synthesis/SoC.v" "addr_router" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_default_decode SoC:inst1\|SoC_addr_router:addr_router\|SoC_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router:addr_router\|SoC_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_001 SoC:inst1\|SoC_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_addr_router_001\" for hierarchy \"SoC:inst1\|SoC_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_001_default_decode SoC:inst1\|SoC_addr_router_001:addr_router_001\|SoC_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_001_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_001:addr_router_001\|SoC_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_001.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_002 SoC:inst1\|SoC_addr_router_002:addr_router_002 " "Elaborating entity \"SoC_addr_router_002\" for hierarchy \"SoC:inst1\|SoC_addr_router_002:addr_router_002\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_002_default_decode SoC:inst1\|SoC_addr_router_002:addr_router_002\|SoC_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_002_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_002:addr_router_002\|SoC_addr_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_002.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_003 SoC:inst1\|SoC_addr_router_003:addr_router_003 " "Elaborating entity \"SoC_addr_router_003\" for hierarchy \"SoC:inst1\|SoC_addr_router_003:addr_router_003\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_003" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_003_default_decode SoC:inst1\|SoC_addr_router_003:addr_router_003\|SoC_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_003_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_003:addr_router_003\|SoC_addr_router_003_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_003.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_003.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_004 SoC:inst1\|SoC_addr_router_004:addr_router_004 " "Elaborating entity \"SoC_addr_router_004\" for hierarchy \"SoC:inst1\|SoC_addr_router_004:addr_router_004\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_004" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_004_default_decode SoC:inst1\|SoC_addr_router_004:addr_router_004\|SoC_addr_router_004_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_004_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_004:addr_router_004\|SoC_addr_router_004_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_004.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_004.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_005 SoC:inst1\|SoC_addr_router_005:addr_router_005 " "Elaborating entity \"SoC_addr_router_005\" for hierarchy \"SoC:inst1\|SoC_addr_router_005:addr_router_005\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_005" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_005_default_decode SoC:inst1\|SoC_addr_router_005:addr_router_005\|SoC_addr_router_005_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_005_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_005:addr_router_005\|SoC_addr_router_005_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_005.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_005.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_006 SoC:inst1\|SoC_addr_router_006:addr_router_006 " "Elaborating entity \"SoC_addr_router_006\" for hierarchy \"SoC:inst1\|SoC_addr_router_006:addr_router_006\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_006" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_006_default_decode SoC:inst1\|SoC_addr_router_006:addr_router_006\|SoC_addr_router_006_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_006_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_006:addr_router_006\|SoC_addr_router_006_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_006.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_006.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_007 SoC:inst1\|SoC_addr_router_007:addr_router_007 " "Elaborating entity \"SoC_addr_router_007\" for hierarchy \"SoC:inst1\|SoC_addr_router_007:addr_router_007\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_007" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_007_default_decode SoC:inst1\|SoC_addr_router_007:addr_router_007\|SoC_addr_router_007_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_007_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_007:addr_router_007\|SoC_addr_router_007_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_007.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_007.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_008 SoC:inst1\|SoC_addr_router_008:addr_router_008 " "Elaborating entity \"SoC_addr_router_008\" for hierarchy \"SoC:inst1\|SoC_addr_router_008:addr_router_008\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_008" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_008_default_decode SoC:inst1\|SoC_addr_router_008:addr_router_008\|SoC_addr_router_008_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_008_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_008:addr_router_008\|SoC_addr_router_008_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_008.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_008.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_009 SoC:inst1\|SoC_addr_router_009:addr_router_009 " "Elaborating entity \"SoC_addr_router_009\" for hierarchy \"SoC:inst1\|SoC_addr_router_009:addr_router_009\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_009" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_009_default_decode SoC:inst1\|SoC_addr_router_009:addr_router_009\|SoC_addr_router_009_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_009_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_009:addr_router_009\|SoC_addr_router_009_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_009.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_009.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_010 SoC:inst1\|SoC_addr_router_010:addr_router_010 " "Elaborating entity \"SoC_addr_router_010\" for hierarchy \"SoC:inst1\|SoC_addr_router_010:addr_router_010\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_010" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_010_default_decode SoC:inst1\|SoC_addr_router_010:addr_router_010\|SoC_addr_router_010_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_010_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_010:addr_router_010\|SoC_addr_router_010_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_010.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_010.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_011 SoC:inst1\|SoC_addr_router_011:addr_router_011 " "Elaborating entity \"SoC_addr_router_011\" for hierarchy \"SoC:inst1\|SoC_addr_router_011:addr_router_011\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_011" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_011_default_decode SoC:inst1\|SoC_addr_router_011:addr_router_011\|SoC_addr_router_011_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_011_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_011:addr_router_011\|SoC_addr_router_011_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_011.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_addr_router_011.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router SoC:inst1\|SoC_id_router:id_router " "Elaborating entity \"SoC_id_router\" for hierarchy \"SoC:inst1\|SoC_id_router:id_router\"" {  } { { "SoC/synthesis/SoC.v" "id_router" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_default_decode SoC:inst1\|SoC_id_router:id_router\|SoC_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router:id_router\|SoC_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_001 SoC:inst1\|SoC_id_router_001:id_router_001 " "Elaborating entity \"SoC_id_router_001\" for hierarchy \"SoC:inst1\|SoC_id_router_001:id_router_001\"" {  } { { "SoC/synthesis/SoC.v" "id_router_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_001_default_decode SoC:inst1\|SoC_id_router_001:id_router_001\|SoC_id_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_001_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_001:id_router_001\|SoC_id_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_001.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_001.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_002 SoC:inst1\|SoC_id_router_002:id_router_002 " "Elaborating entity \"SoC_id_router_002\" for hierarchy \"SoC:inst1\|SoC_id_router_002:id_router_002\"" {  } { { "SoC/synthesis/SoC.v" "id_router_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 16899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_002_default_decode SoC:inst1\|SoC_id_router_002:id_router_002\|SoC_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_002_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_002:id_router_002\|SoC_id_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_011 SoC:inst1\|SoC_id_router_011:id_router_011 " "Elaborating entity \"SoC_id_router_011\" for hierarchy \"SoC:inst1\|SoC_id_router_011:id_router_011\"" {  } { { "SoC/synthesis/SoC.v" "id_router_011" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_011_default_decode SoC:inst1\|SoC_id_router_011:id_router_011\|SoC_id_router_011_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_011_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_011:id_router_011\|SoC_id_router_011_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_011.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_011.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_015 SoC:inst1\|SoC_id_router_015:id_router_015 " "Elaborating entity \"SoC_id_router_015\" for hierarchy \"SoC:inst1\|SoC_id_router_015:id_router_015\"" {  } { { "SoC/synthesis/SoC.v" "id_router_015" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_015_default_decode SoC:inst1\|SoC_id_router_015:id_router_015\|SoC_id_router_015_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_015_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_015:id_router_015\|SoC_id_router_015_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_015.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_015.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_019 SoC:inst1\|SoC_id_router_019:id_router_019 " "Elaborating entity \"SoC_id_router_019\" for hierarchy \"SoC:inst1\|SoC_id_router_019:id_router_019\"" {  } { { "SoC/synthesis/SoC.v" "id_router_019" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_019_default_decode SoC:inst1\|SoC_id_router_019:id_router_019\|SoC_id_router_019_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_019_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_019:id_router_019\|SoC_id_router_019_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_019.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_019.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_020 SoC:inst1\|SoC_id_router_020:id_router_020 " "Elaborating entity \"SoC_id_router_020\" for hierarchy \"SoC:inst1\|SoC_id_router_020:id_router_020\"" {  } { { "SoC/synthesis/SoC.v" "id_router_020" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_020_default_decode SoC:inst1\|SoC_id_router_020:id_router_020\|SoC_id_router_020_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_020_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_020:id_router_020\|SoC_id_router_020_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_020.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_020.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_023 SoC:inst1\|SoC_id_router_023:id_router_023 " "Elaborating entity \"SoC_id_router_023\" for hierarchy \"SoC:inst1\|SoC_id_router_023:id_router_023\"" {  } { { "SoC/synthesis/SoC.v" "id_router_023" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_023_default_decode SoC:inst1\|SoC_id_router_023:id_router_023\|SoC_id_router_023_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_023_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_023:id_router_023\|SoC_id_router_023_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_023.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_023.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_024 SoC:inst1\|SoC_id_router_024:id_router_024 " "Elaborating entity \"SoC_id_router_024\" for hierarchy \"SoC:inst1\|SoC_id_router_024:id_router_024\"" {  } { { "SoC/synthesis/SoC.v" "id_router_024" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_024_default_decode SoC:inst1\|SoC_id_router_024:id_router_024\|SoC_id_router_024_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_024_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_024:id_router_024\|SoC_id_router_024_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_024.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_024.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_025 SoC:inst1\|SoC_id_router_025:id_router_025 " "Elaborating entity \"SoC_id_router_025\" for hierarchy \"SoC:inst1\|SoC_id_router_025:id_router_025\"" {  } { { "SoC/synthesis/SoC.v" "id_router_025" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_025_default_decode SoC:inst1\|SoC_id_router_025:id_router_025\|SoC_id_router_025_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_025_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_025:id_router_025\|SoC_id_router_025_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_025.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_025.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_028 SoC:inst1\|SoC_id_router_028:id_router_028 " "Elaborating entity \"SoC_id_router_028\" for hierarchy \"SoC:inst1\|SoC_id_router_028:id_router_028\"" {  } { { "SoC/synthesis/SoC.v" "id_router_028" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_028_default_decode SoC:inst1\|SoC_id_router_028:id_router_028\|SoC_id_router_028_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_028_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_028:id_router_028\|SoC_id_router_028_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_028.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_028.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_029 SoC:inst1\|SoC_id_router_029:id_router_029 " "Elaborating entity \"SoC_id_router_029\" for hierarchy \"SoC:inst1\|SoC_id_router_029:id_router_029\"" {  } { { "SoC/synthesis/SoC.v" "id_router_029" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_029_default_decode SoC:inst1\|SoC_id_router_029:id_router_029\|SoC_id_router_029_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_029_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_029:id_router_029\|SoC_id_router_029_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_029.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_029.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_033 SoC:inst1\|SoC_id_router_033:id_router_033 " "Elaborating entity \"SoC_id_router_033\" for hierarchy \"SoC:inst1\|SoC_id_router_033:id_router_033\"" {  } { { "SoC/synthesis/SoC.v" "id_router_033" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_033_default_decode SoC:inst1\|SoC_id_router_033:id_router_033\|SoC_id_router_033_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_033_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_033:id_router_033\|SoC_id_router_033_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_033.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_033.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_036 SoC:inst1\|SoC_id_router_036:id_router_036 " "Elaborating entity \"SoC_id_router_036\" for hierarchy \"SoC:inst1\|SoC_id_router_036:id_router_036\"" {  } { { "SoC/synthesis/SoC.v" "id_router_036" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_036_default_decode SoC:inst1\|SoC_id_router_036:id_router_036\|SoC_id_router_036_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_036_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_036:id_router_036\|SoC_id_router_036_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_036.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_036.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_037 SoC:inst1\|SoC_id_router_037:id_router_037 " "Elaborating entity \"SoC_id_router_037\" for hierarchy \"SoC:inst1\|SoC_id_router_037:id_router_037\"" {  } { { "SoC/synthesis/SoC.v" "id_router_037" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_037_default_decode SoC:inst1\|SoC_id_router_037:id_router_037\|SoC_id_router_037_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_037_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_037:id_router_037\|SoC_id_router_037_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_037.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_037.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_038 SoC:inst1\|SoC_id_router_038:id_router_038 " "Elaborating entity \"SoC_id_router_038\" for hierarchy \"SoC:inst1\|SoC_id_router_038:id_router_038\"" {  } { { "SoC/synthesis/SoC.v" "id_router_038" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_038_default_decode SoC:inst1\|SoC_id_router_038:id_router_038\|SoC_id_router_038_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_038_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_038:id_router_038\|SoC_id_router_038_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_038.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_038.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_042 SoC:inst1\|SoC_id_router_042:id_router_042 " "Elaborating entity \"SoC_id_router_042\" for hierarchy \"SoC:inst1\|SoC_id_router_042:id_router_042\"" {  } { { "SoC/synthesis/SoC.v" "id_router_042" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_042_default_decode SoC:inst1\|SoC_id_router_042:id_router_042\|SoC_id_router_042_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_042_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_042:id_router_042\|SoC_id_router_042_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_042.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_042.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_045 SoC:inst1\|SoC_id_router_045:id_router_045 " "Elaborating entity \"SoC_id_router_045\" for hierarchy \"SoC:inst1\|SoC_id_router_045:id_router_045\"" {  } { { "SoC/synthesis/SoC.v" "id_router_045" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_045_default_decode SoC:inst1\|SoC_id_router_045:id_router_045\|SoC_id_router_045_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_045_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_045:id_router_045\|SoC_id_router_045_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_045.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_045.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_046 SoC:inst1\|SoC_id_router_046:id_router_046 " "Elaborating entity \"SoC_id_router_046\" for hierarchy \"SoC:inst1\|SoC_id_router_046:id_router_046\"" {  } { { "SoC/synthesis/SoC.v" "id_router_046" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_046_default_decode SoC:inst1\|SoC_id_router_046:id_router_046\|SoC_id_router_046_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_046_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_046:id_router_046\|SoC_id_router_046_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_046.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_046.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_047 SoC:inst1\|SoC_id_router_047:id_router_047 " "Elaborating entity \"SoC_id_router_047\" for hierarchy \"SoC:inst1\|SoC_id_router_047:id_router_047\"" {  } { { "SoC/synthesis/SoC.v" "id_router_047" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_047_default_decode SoC:inst1\|SoC_id_router_047:id_router_047\|SoC_id_router_047_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_047_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_047:id_router_047\|SoC_id_router_047_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_047.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_047.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_051 SoC:inst1\|SoC_id_router_051:id_router_051 " "Elaborating entity \"SoC_id_router_051\" for hierarchy \"SoC:inst1\|SoC_id_router_051:id_router_051\"" {  } { { "SoC/synthesis/SoC.v" "id_router_051" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_051_default_decode SoC:inst1\|SoC_id_router_051:id_router_051\|SoC_id_router_051_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_051_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_051:id_router_051\|SoC_id_router_051_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_051.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_051.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_052 SoC:inst1\|SoC_id_router_052:id_router_052 " "Elaborating entity \"SoC_id_router_052\" for hierarchy \"SoC:inst1\|SoC_id_router_052:id_router_052\"" {  } { { "SoC/synthesis/SoC.v" "id_router_052" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_052_default_decode SoC:inst1\|SoC_id_router_052:id_router_052\|SoC_id_router_052_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_052_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_052:id_router_052\|SoC_id_router_052_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_052.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_052.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_056 SoC:inst1\|SoC_id_router_056:id_router_056 " "Elaborating entity \"SoC_id_router_056\" for hierarchy \"SoC:inst1\|SoC_id_router_056:id_router_056\"" {  } { { "SoC/synthesis/SoC.v" "id_router_056" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_056_default_decode SoC:inst1\|SoC_id_router_056:id_router_056\|SoC_id_router_056_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_056_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_056:id_router_056\|SoC_id_router_056_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_056.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_id_router_056.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/SoC.v" "limiter" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 17808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 18058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller_002\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 18108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller_007 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller_007\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_007" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 18233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux SoC:inst1\|SoC_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_cmd_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 18410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_001 SoC:inst1\|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_cmd_xbar_demux_001\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 18505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_002 SoC:inst1\|SoC_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"SoC_cmd_xbar_demux_002\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 18618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_003 SoC:inst1\|SoC_cmd_xbar_demux_003:cmd_xbar_demux_003 " "Elaborating entity \"SoC_cmd_xbar_demux_003\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_003:cmd_xbar_demux_003\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_003" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 18677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_004 SoC:inst1\|SoC_cmd_xbar_demux_004:cmd_xbar_demux_004 " "Elaborating entity \"SoC_cmd_xbar_demux_004\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_004:cmd_xbar_demux_004\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_004" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 18754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_007 SoC:inst1\|SoC_cmd_xbar_demux_007:cmd_xbar_demux_007 " "Elaborating entity \"SoC_cmd_xbar_demux_007\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_007:cmd_xbar_demux_007\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_007" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 18931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_008 SoC:inst1\|SoC_cmd_xbar_demux_008:cmd_xbar_demux_008 " "Elaborating entity \"SoC_cmd_xbar_demux_008\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_008:cmd_xbar_demux_008\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_008" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 18990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_011 SoC:inst1\|SoC_cmd_xbar_demux_011:cmd_xbar_demux_011 " "Elaborating entity \"SoC_cmd_xbar_demux_011\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_011:cmd_xbar_demux_011\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_011" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_mux SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_cmd_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_mux" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_mux_002 SoC:inst1\|SoC_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"SoC_cmd_xbar_mux_002\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_mux_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 19279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux_002.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cmd_xbar_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux SoC:inst1\|SoC_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_rsp_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux_001 SoC:inst1\|SoC_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"SoC_rsp_xbar_demux_001\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux_002 SoC:inst1\|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SoC_rsp_xbar_demux_002\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 20169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_rsp_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 21554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_001 SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_rsp_xbar_mux_001\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 21649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_002 SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"SoC_rsp_xbar_mux_002\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 21762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_002.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_002.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_003 SoC:inst1\|SoC_rsp_xbar_mux_003:rsp_xbar_mux_003 " "Elaborating entity \"SoC_rsp_xbar_mux_003\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_003:rsp_xbar_mux_003\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux_003" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 21821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_003.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_003.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_007 SoC:inst1\|SoC_rsp_xbar_mux_007:rsp_xbar_mux_007 " "Elaborating entity \"SoC_rsp_xbar_mux_007\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_007:rsp_xbar_mux_007\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux_007" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 22075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux_007:rsp_xbar_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_007:rsp_xbar_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_007.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_007.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux_007:rsp_xbar_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_007:rsp_xbar_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst1\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst1\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 22377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper_001 SoC:inst1\|SoC_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"SoC_irq_mapper_001\" for hierarchy \"SoC:inst1\|SoC_irq_mapper_001:irq_mapper_001\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 22390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper_002 SoC:inst1\|SoC_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"SoC_irq_mapper_002\" for hierarchy \"SoC:inst1\|SoC_irq_mapper_002:irq_mapper_002\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 22401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper_005 SoC:inst1\|SoC_irq_mapper_005:irq_mapper_005 " "Elaborating entity \"SoC_irq_mapper_005\" for hierarchy \"SoC:inst1\|SoC_irq_mapper_005:irq_mapper_005\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper_005" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 22433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649861770849 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_5_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_5_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "SoC_cpu_5_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649861779466 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_5_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_5_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "the_SoC_cpu_5_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649861779469 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_itrace:the_SoC_cpu_5_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_4_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_4_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "SoC_cpu_4_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649861779497 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_4_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_4_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "the_SoC_cpu_4_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649861779501 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_itrace:the_SoC_cpu_4_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_3_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_3_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "SoC_cpu_3_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649861779531 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_3_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_3_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "the_SoC_cpu_3_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649861779536 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_itrace:the_SoC_cpu_3_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_2_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_2_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "SoC_cpu_2_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649861779563 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_2_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_2_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "the_SoC_cpu_2_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649861779567 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_itrace:the_SoC_cpu_2_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_1_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_1_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649861779595 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_1_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_1_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649861779598 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_0_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_0_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649861779626 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1649861779629 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_5:cpu_5\|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci\|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im\|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6927 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 5018 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_5:cpu_5|SoC_cpu_5_nios2_oci:the_SoC_cpu_5_nios2_oci|SoC_cpu_5_nios2_oci_im:the_SoC_cpu_5_nios2_oci_im|SoC_cpu_5_traceram_lpm_dram_bdp_component_module:SoC_cpu_5_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_4:cpu_4\|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci\|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im\|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4930 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_4:cpu_4|SoC_cpu_4_nios2_oci:the_SoC_cpu_4_nios2_oci|SoC_cpu_4_nios2_oci_im:the_SoC_cpu_4_nios2_oci_im|SoC_cpu_4_traceram_lpm_dram_bdp_component_module:SoC_cpu_4_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_3:cpu_3\|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci\|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im\|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4842 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_3:cpu_3|SoC_cpu_3_nios2_oci:the_SoC_cpu_3_nios2_oci|SoC_cpu_3_nios2_oci_im:the_SoC_cpu_3_nios2_oci_im|SoC_cpu_3_traceram_lpm_dram_bdp_component_module:SoC_cpu_3_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_2:cpu_2\|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci\|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im\|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6960 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4754 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_2:cpu_2|SoC_cpu_2_nios2_oci:the_SoC_cpu_2_nios2_oci|SoC_cpu_2_nios2_oci_im:the_SoC_cpu_2_nios2_oci_im|SoC_cpu_2_traceram_lpm_dram_bdp_component_module:SoC_cpu_2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 7026 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4666 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6993 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/SoC.v" 4578 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/toplevel.bdf" { { 104 456 680 248 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1649861784435 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1649861784435 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1649861784435 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_0:cpu_0\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_0:cpu_0\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6496 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1649861807436 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_1:cpu_1\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_1:cpu_1\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6503 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1649861807436 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_2:cpu_2\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_2:cpu_2\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_2.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 6489 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1649861807436 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_3:cpu_3\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_3:cpu_3\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_3.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 6489 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1649861807436 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_4:cpu_4\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_4:cpu_4\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_4.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 6489 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1649861807436 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_5:cpu_5\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_5:cpu_5\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_5.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 6482 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1649861807436 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1649861807436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6496 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649861807519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861807519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861807519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861807519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649861807519 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6496 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649861807519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649861807585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649861807585 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1649861811737 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4780 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 606 -1 0 } } { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4787 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 4773 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 4773 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 4773 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 4766 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4771 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 561 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4778 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 4764 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 4764 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 4764 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 4757 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4493 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4500 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 4486 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 4486 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 4486 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 4479 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4520 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4527 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 4513 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 4513 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 4513 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 4506 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4812 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4819 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 4805 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_2.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_2.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 4805 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_3.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_3.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 4805 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_4.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_4.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 4798 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_5.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_cpu_5.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 270 -1 0 } } { "SoC/synthesis/submodules/SoC_atob_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_atob_0.v" 261 -1 0 } } { "SoC/synthesis/submodules/SoC_timer_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_timer_0.v" 166 -1 0 } } { "SoC/synthesis/submodules/SoC_high_scale_timer_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/SoC/synthesis/submodules/SoC_high_scale_timer_0.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1649861813275 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1649861813276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1649861828333 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "729 " "729 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1649861842987 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1649861843782 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1649861843782 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649861844030 "|toplevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1649861844030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1649861844203 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/output_files/toplevel.map.smsg " "Generated suppressed messages file C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab4/part1/output_files/toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1649861845620 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1649861849842 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1649861849842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20220 " "Implemented 20220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1649861852154 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1649861852154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18682 " "Implemented 18682 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1649861852154 ""} { "Info" "ICUT_CUT_TM_RAMS" "1532 " "Implemented 1532 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1649861852154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1649861852154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 233 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 233 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5169 " "Peak virtual memory: 5169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1649861852492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 20:27:32 2022 " "Processing ended: Wed Apr 13 20:27:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1649861852492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1649861852492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1649861852492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1649861852492 ""}
