-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus Prime Version 16.1 (Build Build 196 10/24/2016)
-- Created on Tue May 09 13:40:44 2017

COMPONENT spi_dpram
	GENERIC ( cpol : BIT := '0'; cpha : BIT := '0'; spi_hdr_bits : INTEGER := 24; RAM_DATA_WIDTH : INTEGER := 8;
		 RAM_ADDR_WIDTH : INTEGER := 8 );
	PORT
	(
		p_clk		:	 IN STD_LOGIC;
		p_rw		:	 IN STD_LOGIC;
		p_master_en		:	 IN STD_LOGIC;
		p_master_data		:	 INOUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		p_master_addr		:	 IN STD_LOGIC_VECTOR(ram_addr_width-1 DOWNTO 0);
		p_slave_en		:	 IN STD_LOGIC;
		p_slave_addr		:	 IN STD_LOGIC_VECTOR(ram_addr_width-1 DOWNTO 0);
		p_slave_data		:	 INOUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		r_sdcr		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		r_stbycr		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		r_stbkcr		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		r_sdsr		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		r_mtbycr		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		r_mtbkcr		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		reset_n		:	 IN STD_LOGIC;
		ss_n		:	 IN STD_LOGIC;
		sclk		:	 IN STD_LOGIC;
		mosi		:	 IN STD_LOGIC;
		miso		:	 OUT STD_LOGIC;
		busy		:	 OUT STD_LOGIC
	);
END COMPONENT;