[03/14 13:07:48      0s] 
[03/14 13:07:48      0s] Cadence Innovus(TM) Implementation System.
[03/14 13:07:48      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/14 13:07:48      0s] 
[03/14 13:07:48      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/14 13:07:48      0s] Options:	
[03/14 13:07:48      0s] Date:		Tue Mar 14 13:07:48 2023
[03/14 13:07:48      0s] Host:		ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
[03/14 13:07:48      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/14 13:07:48      0s] 
[03/14 13:07:48      0s] License:
[03/14 13:07:48      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/14 13:07:48      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/14 13:08:06     15s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/14 13:08:06     15s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/14 13:08:06     15s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/14 13:08:06     15s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/14 13:08:06     15s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/14 13:08:06     15s] @(#)CDS: CPE v19.17-s044
[03/14 13:08:06     15s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/14 13:08:06     15s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/14 13:08:06     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/14 13:08:06     15s] @(#)CDS: RCDB 11.14.18
[03/14 13:08:06     15s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/14 13:08:06     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12465_ieng6-ece-19.ucsd.edu_s1ding_aHlSGx.

[03/14 13:08:06     15s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/14 13:08:07     16s] 
[03/14 13:08:07     16s] **INFO:  MMMC transition support version v31-84 
[03/14 13:08:07     16s] 
[03/14 13:08:07     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/14 13:08:07     16s] <CMD> suppressMessage ENCEXT-2799
[03/14 13:08:07     16s] <CMD> win
[03/14 13:08:13     17s] <CMD> is_common_ui_mode
[03/14 13:08:13     17s] <CMD> restoreDesign /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat fullchip
[03/14 13:08:13     17s] #% Begin load design ... (date=03/14 13:08:13, mem=489.0M)
[03/14 13:08:13     17s] Set Default Input Pin Transition as 0.1 ps.
[03/14 13:08:13     18s] Loading design 'fullchip' saved by 'Innovus' '19.17-s077_1' on 'Tue Mar 14 13:00:48 2023'.
[03/14 13:08:13     18s] % Begin Load MMMC data ... (date=03/14 13:08:13, mem=490.9M)
[03/14 13:08:13     18s] % End Load MMMC data ... (date=03/14 13:08:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=491.0M, current mem=491.0M)
[03/14 13:08:13     18s] 
[03/14 13:08:13     18s] Loading LEF file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/14 13:08:13     18s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/14 13:08:13     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/14 13:08:13     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/14 13:08:13     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/14 13:08:13     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/14 13:08:13     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/14 13:08:13     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/14 13:08:13     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/14 13:08:13     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/14 13:08:13     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/14 13:08:13     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/14 13:08:13     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/14 13:08:13     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/14 13:08:13     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/14 13:08:13     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/14 13:08:13     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/14 13:08:13     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/14 13:08:13     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/14 13:08:13     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/14 13:08:13     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 13:08:13     18s] The LEF parser will ignore this statement.
[03/14 13:08:13     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/14 13:08:13     18s] Set DBUPerIGU to M2 pitch 400.
[03/14 13:08:14     18s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 13:08:14     18s] Type 'man IMPLF-200' for more detail.
[03/14 13:08:14     18s] 
[03/14 13:08:14     18s] viaInitial starts at Tue Mar 14 13:08:14 2023
viaInitial ends at Tue Mar 14 13:08:14 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/14 13:08:14     18s] Loading view definition file from /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/viewDefinition.tcl
[03/14 13:08:14     18s] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/14 13:08:15     19s] Read 811 cells in library 'tcbn65gpluswc' 
[03/14 13:08:15     19s] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/14 13:08:16     21s] Read 811 cells in library 'tcbn65gplusbc' 
[03/14 13:08:16     21s] Ending "PreSetAnalysisView" (total cpu=0:00:02.8, real=0:00:02.0, peak res=603.0M, current mem=516.4M)
[03/14 13:08:16     21s] *** End library_loading (cpu=0.05min, real=0.03min, mem=28.0M, fe_cpu=0.35min, fe_real=0.47min, fe_mem=750.4M) ***
[03/14 13:08:16     21s] % Begin Load netlist data ... (date=03/14 13:08:16, mem=515.4M)
[03/14 13:08:16     21s] *** Begin netlist parsing (mem=750.4M) ***
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/14 13:08:16     21s] Type 'man IMPVL-159' for more detail.
[03/14 13:08:16     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/14 13:08:16     21s] To increase the message display limit, refer to the product command reference manual.
[03/14 13:08:16     21s] Created 811 new cells from 2 timing libraries.
[03/14 13:08:16     21s] Reading netlist ...
[03/14 13:08:16     21s] Backslashed names will retain backslash and a trailing blank character.
[03/14 13:08:16     21s] Reading verilogBinary netlist '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.v.bin'
[03/14 13:08:16     21s] Reading binary database version 2 in 1-threaded mode
[03/14 13:08:17     21s] 
[03/14 13:08:17     21s] *** Memory Usage v#1 (Current mem = 760.371M, initial mem = 283.785M) ***
[03/14 13:08:17     21s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=760.4M) ***
[03/14 13:08:17     21s] % End Load netlist data ... (date=03/14 13:08:17, total cpu=0:00:00.1, real=0:00:01.0, peak res=535.8M, current mem=535.8M)
[03/14 13:08:17     21s] Set top cell to fullchip.
[03/14 13:08:17     21s] Hooked 1622 DB cells to tlib cells.
[03/14 13:08:17     21s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:00.0, peak res=569.6M, current mem=569.6M)
[03/14 13:08:17     21s] Starting recursive module instantiation check.
[03/14 13:08:17     21s] No recursion found.
[03/14 13:08:17     21s] Building hierarchical netlist for Cell fullchip ...
[03/14 13:08:17     21s] *** Netlist is unique.
[03/14 13:08:17     21s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/14 13:08:17     21s] ** info: there are 1832 modules.
[03/14 13:08:17     21s] ** info: there are 19683 stdCell insts.
[03/14 13:08:17     21s] 
[03/14 13:08:17     21s] *** Memory Usage v#1 (Current mem = 830.297M, initial mem = 283.785M) ***
[03/14 13:08:17     21s] *info: set bottom ioPad orient R0
[03/14 13:08:17     21s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 13:08:17     21s] Type 'man IMPFP-3961' for more detail.
[03/14 13:08:17     21s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 13:08:17     21s] Type 'man IMPFP-3961' for more detail.
[03/14 13:08:17     21s] Set Default Net Delay as 1000 ps.
[03/14 13:08:17     21s] Set Default Net Load as 0.5 pF. 
[03/14 13:08:17     21s] Set Default Input Pin Transition as 0.1 ps.
[03/14 13:08:17     21s] Loading preference file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/gui.pref.tcl ...
[03/14 13:08:17     21s] ##  Process: 65            (User Set)               
[03/14 13:08:17     21s] ##     Node: (not set)                           
[03/14 13:08:17     21s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/14 13:08:17     21s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/14 13:08:17     21s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/14 13:08:17     21s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/14 13:08:17     21s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/14 13:08:17     21s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/14 13:08:17     22s] Stripe will break at block ring.
[03/14 13:08:18     22s] Extraction setup Delayed 
[03/14 13:08:18     22s] *Info: initialize multi-corner CTS.
[03/14 13:08:18     22s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=760.6M, current mem=577.8M)
[03/14 13:08:18     22s] Reading timing constraints file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/fullchip.sdc' ...
[03/14 13:08:18     22s] Current (total cpu=0:00:22.6, real=0:00:30.0, peak res=768.3M, current mem=768.3M)
[03/14 13:08:18     22s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/fullchip.sdc, Line 9).
[03/14 13:08:18     22s] 
[03/14 13:08:18     22s] INFO (CTE): Reading of timing constraints file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/fullchip.sdc completed, with 1 WARNING
[03/14 13:08:18     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=786.1M, current mem=786.1M)
[03/14 13:08:18     22s] Current (total cpu=0:00:22.7, real=0:00:30.0, peak res=786.1M, current mem=786.1M)
[03/14 13:08:18     22s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 13:08:18     22s] Creating Cell Server ...(0, 1, 1, 1)
[03/14 13:08:18     22s] Summary for sequential cells identification: 
[03/14 13:08:18     22s]   Identified SBFF number: 199
[03/14 13:08:18     22s]   Identified MBFF number: 0
[03/14 13:08:18     22s]   Identified SB Latch number: 0
[03/14 13:08:18     22s]   Identified MB Latch number: 0
[03/14 13:08:18     22s]   Not identified SBFF number: 0
[03/14 13:08:18     22s]   Not identified MBFF number: 0
[03/14 13:08:18     22s]   Not identified SB Latch number: 0
[03/14 13:08:18     22s]   Not identified MB Latch number: 0
[03/14 13:08:18     22s]   Number of sequential cells which are not FFs: 104
[03/14 13:08:18     22s] Total number of combinational cells: 497
[03/14 13:08:18     22s] Total number of sequential cells: 303
[03/14 13:08:18     22s] Total number of tristate cells: 11
[03/14 13:08:18     22s] Total number of level shifter cells: 0
[03/14 13:08:18     22s] Total number of power gating cells: 0
[03/14 13:08:18     22s] Total number of isolation cells: 0
[03/14 13:08:18     22s] Total number of power switch cells: 0
[03/14 13:08:18     22s] Total number of pulse generator cells: 0
[03/14 13:08:18     22s] Total number of always on buffers: 0
[03/14 13:08:18     22s] Total number of retention cells: 0
[03/14 13:08:18     22s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/14 13:08:18     22s] Total number of usable buffers: 27
[03/14 13:08:18     22s] List of unusable buffers:
[03/14 13:08:18     22s] Total number of unusable buffers: 0
[03/14 13:08:18     22s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24
[03/14 13:08:18     22s] Total number of usable inverters: 27
[03/14 13:08:18     22s] List of unusable inverters:
[03/14 13:08:18     22s] Total number of unusable inverters: 0
[03/14 13:08:18     22s] List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/14 13:08:18     22s] Total number of identified usable delay cells: 9
[03/14 13:08:18     22s] List of identified unusable delay cells:
[03/14 13:08:18     22s] Total number of identified unusable delay cells: 0
[03/14 13:08:18     22s] Creating Cell Server, finished. 
[03/14 13:08:18     22s] 
[03/14 13:08:18     22s] Deleting Cell Server ...
[03/14 13:08:18     22s] % Begin Load MMMC data post ... (date=03/14 13:08:18, mem=808.9M)
[03/14 13:08:18     22s] % End Load MMMC data post ... (date=03/14 13:08:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.9M, current mem=807.2M)
[03/14 13:08:18     22s] Reading floorplan file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.fp.gz (mem = 1050.5M).
[03/14 13:08:18     22s] % Begin Load floorplan data ... (date=03/14 13:08:18, mem=807.3M)
[03/14 13:08:19     22s] *info: reset 21123 existing net BottomPreferredLayer and AvoidDetour
[03/14 13:08:19     22s] net ignore based on current view = 0
[03/14 13:08:19     23s] Deleting old partition specification.
[03/14 13:08:19     23s] Set FPlanBox to (0 0 940000 932800)
[03/14 13:08:19     23s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 13:08:19     23s] Type 'man IMPFP-3961' for more detail.
[03/14 13:08:19     23s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 13:08:19     23s] Type 'man IMPFP-3961' for more detail.
[03/14 13:08:19     23s]  ... processed partition successfully.
[03/14 13:08:19     23s] Reading binary special route file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.fp.spr.gz (Created by Innovus v19.17-s077_1 on Tue Mar 14 13:00:45 2023, version: 1)
[03/14 13:08:19     23s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=808.5M, current mem=808.5M)
[03/14 13:08:19     23s] Set (core_instance) in guide (20000 14400 878000 842400)
[03/14 13:08:19     23s] Extracting standard cell pins and blockage ...... 
[03/14 13:08:19     23s] Pin and blockage extraction finished
[03/14 13:08:19     23s] % End Load floorplan data ... (date=03/14 13:08:19, total cpu=0:00:00.2, real=0:00:01.0, peak res=810.6M, current mem=810.6M)
[03/14 13:08:19     23s] Reading congestion map file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.route.congmap.gz ...
[03/14 13:08:19     23s] % Begin Load SymbolTable ... (date=03/14 13:08:19, mem=810.8M)
[03/14 13:08:19     23s] % End Load SymbolTable ... (date=03/14 13:08:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=813.6M, current mem=813.6M)
[03/14 13:08:19     23s] Loading place ...
[03/14 13:08:19     23s] % Begin Load placement data ... (date=03/14 13:08:19, mem=813.6M)
[03/14 13:08:19     23s] Reading placement file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.place.gz.
[03/14 13:08:19     23s] ** Reading stdCellPlacement_binary (Created by Innovus v19.17-s077_1 on Tue Mar 14 13:00:46 2023, version# 2) ...
[03/14 13:08:19     23s] Read Views for adaptive view pruning ...
[03/14 13:08:19     23s] Read 0 views from Binary DB for adaptive view pruning
[03/14 13:08:19     23s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1053.5M) ***
[03/14 13:08:19     23s] Total net length = 2.082e+01 (1.041e+01 1.041e+01) (ext = 0.000e+00)
[03/14 13:08:19     23s] % End Load placement data ... (date=03/14 13:08:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=813.9M, current mem=813.7M)
[03/14 13:08:19     23s] Reading PG file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.pg.gz
[03/14 13:08:19     23s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1050.5M) ***
[03/14 13:08:19     23s] % Begin Load routing data ... (date=03/14 13:08:19, mem=814.0M)
[03/14 13:08:19     23s] Reading routing file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.route.gz.
[03/14 13:08:20     23s] Reading Innovus routing data (Created by Innovus v19.17-s077_1 on Tue Mar 14 13:00:46 2023 Format: 19.1) ...
[03/14 13:08:20     23s] *** Total 21019 nets are successfully restored.
[03/14 13:08:20     23s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1054.5M) ***
[03/14 13:08:20     23s] % End Load routing data ... (date=03/14 13:08:20, total cpu=0:00:00.1, real=0:00:01.0, peak res=819.7M, current mem=818.7M)
[03/14 13:08:20     23s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/14 13:08:20     23s] Reading property file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.prop
[03/14 13:08:20     23s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1059.5M) ***
[03/14 13:08:20     23s] Set Default Input Pin Transition as 0.1 ps.
[03/14 13:08:20     23s] pesRestorePreRouteExtractionData::readRCCornerMetaData, could not read file: Èz¾¦Ð
[03/14 13:08:20     23s] Extraction setup Started 
[03/14 13:08:20     23s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/14 13:08:20     23s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/14 13:08:20     23s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 13:08:20     23s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 13:08:20     23s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/14 13:08:20     23s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/14 13:08:20     23s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/14 13:08:20     23s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 13:08:20     23s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 13:08:20     23s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/14 13:08:20     23s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/14 13:08:20     23s] Importing multi-corner RC tables ... 
[03/14 13:08:20     23s] Summary of Active RC-Corners : 
[03/14 13:08:20     23s]  
[03/14 13:08:20     23s]  Analysis View: WC_VIEW
[03/14 13:08:20     23s]     RC-Corner Name        : Cmax
[03/14 13:08:20     23s]     RC-Corner Index       : 0
[03/14 13:08:20     23s]     RC-Corner Temperature : 125 Celsius
[03/14 13:08:20     23s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/14 13:08:20     23s]     RC-Corner PreRoute Res Factor         : 1
[03/14 13:08:20     23s]     RC-Corner PreRoute Cap Factor         : 1
[03/14 13:08:20     23s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/14 13:08:20     23s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/14 13:08:20     23s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/14 13:08:20     23s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/14 13:08:20     23s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/14 13:08:20     23s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/14 13:08:20     23s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/14 13:08:20     23s]  
[03/14 13:08:20     23s]  Analysis View: BC_VIEW
[03/14 13:08:20     23s]     RC-Corner Name        : Cmin
[03/14 13:08:20     23s]     RC-Corner Index       : 1
[03/14 13:08:20     23s]     RC-Corner Temperature : -40 Celsius
[03/14 13:08:20     23s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/14 13:08:20     23s]     RC-Corner PreRoute Res Factor         : 1
[03/14 13:08:20     23s]     RC-Corner PreRoute Cap Factor         : 1
[03/14 13:08:20     23s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/14 13:08:20     23s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/14 13:08:20     23s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/14 13:08:20     23s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/14 13:08:20     23s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/14 13:08:20     23s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/14 13:08:20     23s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/14 13:08:20     23s] LayerId::1 widthSet size::4
[03/14 13:08:20     23s] LayerId::2 widthSet size::4
[03/14 13:08:20     23s] LayerId::3 widthSet size::4
[03/14 13:08:20     23s] LayerId::4 widthSet size::4
[03/14 13:08:20     23s] LayerId::5 widthSet size::4
[03/14 13:08:20     23s] LayerId::6 widthSet size::4
[03/14 13:08:20     23s] LayerId::7 widthSet size::4
[03/14 13:08:20     23s] LayerId::8 widthSet size::4
[03/14 13:08:20     23s] Updating RC grid for preRoute extraction ...
[03/14 13:08:20     23s] Initializing multi-corner capacitance tables ... 
[03/14 13:08:20     23s] Initializing multi-corner resistance tables ...
[03/14 13:08:20     23s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[03/14 13:08:20     23s] Start generating vias ...
[03/14 13:08:20     24s] #Skip building auto via since it is not turned on.
[03/14 13:08:20     24s] Extracting standard cell pins and blockage ...... 
[03/14 13:08:20     24s] Pin and blockage extraction finished
[03/14 13:08:20     24s] Via generation completed.
[03/14 13:08:20     24s] % Begin Load power constraints ... (date=03/14 13:08:20, mem=847.9M)
[03/14 13:08:20     24s] % End Load power constraints ... (date=03/14 13:08:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=848.0M, current mem=848.0M)
[03/14 13:08:20     24s] % Begin load AAE data ... (date=03/14 13:08:20, mem=848.0M)
[03/14 13:08:21     25s] AAE DB initialization (MEM=1102.41 CPU=0:00:00.6 REAL=0:00:00.0) 
[03/14 13:08:21     25s] % End load AAE data ... (date=03/14 13:08:21, total cpu=0:00:00.9, real=0:00:01.0, peak res=855.5M, current mem=855.5M)
[03/14 13:08:21     25s] Creating Cell Server ...(0, 1, 1, 1)
[03/14 13:08:21     25s] Summary for sequential cells identification: 
[03/14 13:08:21     25s]   Identified SBFF number: 199
[03/14 13:08:21     25s]   Identified MBFF number: 0
[03/14 13:08:21     25s]   Identified SB Latch number: 0
[03/14 13:08:21     25s]   Identified MB Latch number: 0
[03/14 13:08:21     25s]   Not identified SBFF number: 0
[03/14 13:08:21     25s]   Not identified MBFF number: 0
[03/14 13:08:21     25s]   Not identified SB Latch number: 0
[03/14 13:08:21     25s]   Not identified MB Latch number: 0
[03/14 13:08:21     25s]   Number of sequential cells which are not FFs: 104
[03/14 13:08:21     25s] Total number of combinational cells: 497
[03/14 13:08:21     25s] Total number of sequential cells: 303
[03/14 13:08:21     25s] Total number of tristate cells: 11
[03/14 13:08:21     25s] Total number of level shifter cells: 0
[03/14 13:08:21     25s] Total number of power gating cells: 0
[03/14 13:08:21     25s] Total number of isolation cells: 0
[03/14 13:08:21     25s] Total number of power switch cells: 0
[03/14 13:08:21     25s] Total number of pulse generator cells: 0
[03/14 13:08:21     25s] Total number of always on buffers: 0
[03/14 13:08:21     25s] Total number of retention cells: 0
[03/14 13:08:21     25s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/14 13:08:21     25s] Total number of usable buffers: 18
[03/14 13:08:21     25s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/14 13:08:21     25s] Total number of unusable buffers: 9
[03/14 13:08:21     25s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/14 13:08:21     25s] Total number of usable inverters: 18
[03/14 13:08:21     25s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/14 13:08:21     25s] Total number of unusable inverters: 9
[03/14 13:08:21     25s] List of identified usable delay cells:
[03/14 13:08:21     25s] Total number of identified usable delay cells: 0
[03/14 13:08:21     25s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/14 13:08:21     25s] Total number of identified unusable delay cells: 9
[03/14 13:08:21     25s] Creating Cell Server, finished. 
[03/14 13:08:21     25s] 
[03/14 13:08:21     25s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/14 13:08:21     25s] Deleting Cell Server ...
[03/14 13:08:21     25s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
[03/14 13:08:21     25s] timing_enable_default_delay_arc
[03/14 13:08:21     25s] #% End load design ... (date=03/14 13:08:21, total cpu=0:00:07.4, real=0:00:08.0, peak res=855.6M, current mem=853.6M)
[03/14 13:08:22     25s] 
[03/14 13:08:22     25s] *** Summary of all messages that are not suppressed in this session:
[03/14 13:08:22     25s] Severity  ID               Count  Summary                                  
[03/14 13:08:22     25s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/14 13:08:22     25s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/14 13:08:22     25s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/14 13:08:22     25s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/14 13:08:22     25s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/14 13:08:22     25s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/14 13:08:22     25s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/14 13:08:22     25s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/14 13:08:22     25s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/14 13:08:22     25s] *** Message Summary: 1637 warning(s), 0 error(s)
[03/14 13:08:22     25s] 
[03/14 13:08:25     25s] <CMD> checkPinAssignment
[03/14 13:08:25     25s] #% Begin checkPinAssignment (date=03/14 13:08:25, mem=865.0M)
[03/14 13:08:26     27s] Checking pins of top cell fullchip ... completed
[03/14 13:08:26     27s] 
[03/14 13:08:26     27s] ===========================================================================================================================
[03/14 13:08:26     27s]                                                 checkPinAssignment Summary
[03/14 13:08:26     27s] ===========================================================================================================================
[03/14 13:08:26     27s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/14 13:08:26     27s] ===========================================================================================================================
[03/14 13:08:26     27s] fullchip    |     0 |    195 |     83 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 13:08:26     27s] ===========================================================================================================================
[03/14 13:08:26     27s] TOTAL       |     0 |    195 |     83 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 13:08:26     27s] ===========================================================================================================================
[03/14 13:08:26     27s] #% End checkPinAssignment (date=03/14 13:08:26, total cpu=0:00:01.1, real=0:00:01.0, peak res=892.5M, current mem=892.0M)
[03/14 13:08:30     27s] <CMD> legalizePin
[03/14 13:08:30     27s] #% Begin legalizePin (date=03/14 13:08:30, mem=892.0M)
[03/14 13:08:30     27s] 
[03/14 13:08:30     27s] Start pin legalization for the partition [fullchip]:
[03/14 13:08:30     27s] Moving Pin [out[95]] to LEGAL location ( 159.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[94]] to LEGAL location ( 162.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[93]] to LEGAL location ( 165.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[92]] to LEGAL location ( 168.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[91]] to LEGAL location ( 171.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[90]] to LEGAL location ( 174.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[89]] to LEGAL location ( 177.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[88]] to LEGAL location ( 180.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[87]] to LEGAL location ( 183.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[86]] to LEGAL location ( 186.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[85]] to LEGAL location ( 189.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[84]] to LEGAL location ( 192.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[83]] to LEGAL location ( 195.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[82]] to LEGAL location ( 198.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[81]] to LEGAL location ( 201.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[80]] to LEGAL location ( 204.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[79]] to LEGAL location ( 207.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[78]] to LEGAL location ( 210.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[77]] to LEGAL location ( 213.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[76]] to LEGAL location ( 216.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[75]] to LEGAL location ( 219.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[74]] to LEGAL location ( 222.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[73]] to LEGAL location ( 225.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[72]] to LEGAL location ( 228.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[71]] to LEGAL location ( 231.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[70]] to LEGAL location ( 234.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[69]] to LEGAL location ( 237.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[68]] to LEGAL location ( 240.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[67]] to LEGAL location ( 243.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[66]] to LEGAL location ( 246.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[65]] to LEGAL location ( 249.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[64]] to LEGAL location ( 252.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[63]] to LEGAL location ( 255.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[62]] to LEGAL location ( 258.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[61]] to LEGAL location ( 261.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[60]] to LEGAL location ( 264.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[59]] to LEGAL location ( 267.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[58]] to LEGAL location ( 270.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[57]] to LEGAL location ( 273.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[56]] to LEGAL location ( 276.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[55]] to LEGAL location ( 279.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[54]] to LEGAL location ( 282.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[53]] to LEGAL location ( 285.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[52]] to LEGAL location ( 288.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[51]] to LEGAL location ( 291.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[50]] to LEGAL location ( 294.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[49]] to LEGAL location ( 297.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[48]] to LEGAL location ( 300.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[47]] to LEGAL location ( 303.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[46]] to LEGAL location ( 306.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[45]] to LEGAL location ( 309.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[44]] to LEGAL location ( 312.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[43]] to LEGAL location ( 315.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[42]] to LEGAL location ( 318.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[41]] to LEGAL location ( 321.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[40]] to LEGAL location ( 324.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[39]] to LEGAL location ( 327.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[38]] to LEGAL location ( 330.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[37]] to LEGAL location ( 333.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[36]] to LEGAL location ( 336.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[35]] to LEGAL location ( 339.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[34]] to LEGAL location ( 342.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[33]] to LEGAL location ( 345.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[32]] to LEGAL location ( 348.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[31]] to LEGAL location ( 351.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[30]] to LEGAL location ( 354.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[29]] to LEGAL location ( 357.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[28]] to LEGAL location ( 360.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[27]] to LEGAL location ( 363.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[26]] to LEGAL location ( 366.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[25]] to LEGAL location ( 369.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[24]] to LEGAL location ( 372.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[23]] to LEGAL location ( 375.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[22]] to LEGAL location ( 378.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[21]] to LEGAL location ( 381.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[20]] to LEGAL location ( 384.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[19]] to LEGAL location ( 387.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[18]] to LEGAL location ( 390.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[17]] to LEGAL location ( 393.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[16]] to LEGAL location ( 396.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[15]] to LEGAL location ( 399.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[14]] to LEGAL location ( 402.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[13]] to LEGAL location ( 405.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[12]] to LEGAL location ( 408.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[11]] to LEGAL location ( 411.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[10]] to LEGAL location ( 414.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[9]] to LEGAL location ( 417.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[8]] to LEGAL location ( 420.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[7]] to LEGAL location ( 423.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[6]] to LEGAL location ( 426.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[5]] to LEGAL location ( 429.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[4]] to LEGAL location ( 432.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[3]] to LEGAL location ( 435.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[2]] to LEGAL location ( 438.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[1]] to LEGAL location ( 441.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [out[0]] to LEGAL location ( 444.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[15]] to LEGAL location ( 111.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[14]] to LEGAL location ( 114.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[13]] to LEGAL location ( 117.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[12]] to LEGAL location ( 120.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[11]] to LEGAL location ( 123.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[10]] to LEGAL location ( 126.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[9]] to LEGAL location ( 129.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[8]] to LEGAL location ( 132.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[7]] to LEGAL location ( 135.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[6]] to LEGAL location ( 138.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[5]] to LEGAL location ( 141.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[4]] to LEGAL location ( 144.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[3]] to LEGAL location ( 147.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[2]] to LEGAL location ( 150.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[1]] to LEGAL location ( 153.900    0.000 2 )
[03/14 13:08:30     27s] Moving Pin [sum_out[0]] to LEGAL location ( 156.900    0.000 2 )
[03/14 13:08:30     27s] Summary report for top level: [fullchip] 
[03/14 13:08:30     27s] 	Total Pads                         : 0
[03/14 13:08:30     27s] 	Total Pins                         : 195
[03/14 13:08:30     27s] 	Legally Assigned Pins              : 195
[03/14 13:08:30     27s] 	Illegally Assigned Pins            : 0
[03/14 13:08:30     27s] 	Unplaced Pins                      : 0
[03/14 13:08:30     27s] 	Constant/Spl Net Pins              : 0
[03/14 13:08:30     27s] 	Internal Pins                      : 0
[03/14 13:08:30     27s] 	Legally Assigned Feedthrough Pins  : 0
[03/14 13:08:30     27s] 	Illegally Assigned Feedthrough Pins: 0
[03/14 13:08:30     27s] End of Summary report
[03/14 13:08:30     27s] 112 pin(s) of the Partition fullchip were legalized.
[03/14 13:08:30     27s] End pin legalization for the partition [fullchip].
[03/14 13:08:30     27s] 
[03/14 13:08:30     28s] #% End legalizePin (date=03/14 13:08:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=892.7M, current mem=892.3M)
[03/14 13:08:36     29s] <CMD> checkPinAssignment
[03/14 13:08:36     29s] #% Begin checkPinAssignment (date=03/14 13:08:36, mem=892.3M)
[03/14 13:08:36     29s] Checking pins of top cell fullchip ... completed
[03/14 13:08:36     29s] 
[03/14 13:08:36     29s] ===========================================================================================================================
[03/14 13:08:36     29s]                                                 checkPinAssignment Summary
[03/14 13:08:36     29s] ===========================================================================================================================
[03/14 13:08:36     29s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/14 13:08:36     29s] ===========================================================================================================================
[03/14 13:08:36     29s] fullchip    |     0 |    195 |    195 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 13:08:36     29s] ===========================================================================================================================
[03/14 13:08:36     29s] TOTAL       |     0 |    195 |    195 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 13:08:36     29s] ===========================================================================================================================
[03/14 13:08:36     29s] #% End checkPinAssignment (date=03/14 13:08:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=892.9M, current mem=892.4M)
[03/14 13:08:43     30s] <CMD> saveDesign floorplan.enc
[03/14 13:08:43     30s] #% Begin save design ... (date=03/14 13:08:43, mem=892.6M)
[03/14 13:08:43     30s] % Begin Save ccopt configuration ... (date=03/14 13:08:43, mem=895.6M)
[03/14 13:08:43     30s] % End Save ccopt configuration ... (date=03/14 13:08:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.4M, current mem=896.4M)
[03/14 13:08:43     30s] % Begin Save netlist data ... (date=03/14 13:08:43, mem=896.4M)
[03/14 13:08:43     30s] Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
[03/14 13:08:43     30s] % End Save netlist data ... (date=03/14 13:08:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=898.4M, current mem=896.7M)
[03/14 13:08:43     30s] Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
[03/14 13:08:44     30s] % Begin Save AAE data ... (date=03/14 13:08:44, mem=897.2M)
[03/14 13:08:44     30s] Saving AAE Data ...
[03/14 13:08:44     30s] % End Save AAE data ... (date=03/14 13:08:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=897.2M, current mem=897.2M)
[03/14 13:08:44     30s] % Begin Save clock tree data ... (date=03/14 13:08:44, mem=898.5M)
[03/14 13:08:44     30s] % End Save clock tree data ... (date=03/14 13:08:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=898.5M, current mem=898.5M)
[03/14 13:08:44     30s] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/14 13:08:44     30s] Saving mode setting ...
[03/14 13:08:44     30s] Saving global file ...
[03/14 13:08:44     30s] % Begin Save floorplan data ... (date=03/14 13:08:44, mem=898.9M)
[03/14 13:08:44     30s] Saving floorplan file ...
[03/14 13:08:44     30s] % End Save floorplan data ... (date=03/14 13:08:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=899.4M, current mem=899.3M)
[03/14 13:08:44     30s] Saving PG file floorplan.enc.dat.tmp/fullchip.pg.gz
[03/14 13:08:44     30s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1157.2M) ***
[03/14 13:08:44     30s] Saving Drc markers ...
[03/14 13:08:44     30s] ... No Drc file written since there is no markers found.
[03/14 13:08:44     30s] % Begin Save placement data ... (date=03/14 13:08:44, mem=899.6M)
[03/14 13:08:44     30s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/14 13:08:44     30s] Save Adaptive View Pruing View Names to Binary file
[03/14 13:08:44     30s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1161.2M) ***
[03/14 13:08:44     30s] % End Save placement data ... (date=03/14 13:08:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=899.7M, current mem=899.7M)
[03/14 13:08:44     30s] % Begin Save routing data ... (date=03/14 13:08:44, mem=899.7M)
[03/14 13:08:44     30s] Saving route file ...
[03/14 13:08:45     30s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1158.2M) ***
[03/14 13:08:45     31s] % End Save routing data ... (date=03/14 13:08:45, total cpu=0:00:00.1, real=0:00:01.0, peak res=901.0M, current mem=900.0M)
[03/14 13:08:45     31s] Saving property file floorplan.enc.dat.tmp/fullchip.prop
[03/14 13:08:45     31s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1161.2M) ***
[03/14 13:08:45     31s] % Begin Save power constraints data ... (date=03/14 13:08:45, mem=900.4M)
[03/14 13:08:45     31s] % End Save power constraints data ... (date=03/14 13:08:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=900.5M, current mem=900.5M)
[03/14 13:08:47     32s] Generated self-contained design floorplan.enc.dat.tmp
[03/14 13:08:47     32s] #% End save design ... (date=03/14 13:08:47, total cpu=0:00:02.1, real=0:00:04.0, peak res=904.7M, current mem=903.8M)
[03/14 13:08:47     32s] *** Message Summary: 0 warning(s), 0 error(s)
[03/14 13:08:47     32s] 
[03/14 13:08:47     32s] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/14 13:08:47     32s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[03/14 13:08:47     32s] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/14 13:08:47     32s] <CMD> place_opt_design
[03/14 13:08:47     32s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/14 13:08:47     32s] *** Starting GigaPlace ***
[03/14 13:08:47     32s] **INFO: user set placement options
[03/14 13:08:47     32s] setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
[03/14 13:08:47     32s] **INFO: user set opt options
[03/14 13:08:47     32s] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/14 13:08:47     32s] #optDebug: fT-E <X 2 3 1 0>
[03/14 13:08:47     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:1202.6M
[03/14 13:08:47     32s] z: 2, totalTracks: 1
[03/14 13:08:47     32s] z: 4, totalTracks: 1
[03/14 13:08:47     32s] z: 6, totalTracks: 1
[03/14 13:08:47     32s] z: 8, totalTracks: 1
[03/14 13:08:47     32s] #spOpts: N=65 
[03/14 13:08:47     32s] # Building fullchip llgBox search-tree.
[03/14 13:08:47     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1211.6M
[03/14 13:08:47     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1211.6M
[03/14 13:08:47     32s] Core basic site is core
[03/14 13:08:47     32s] Use non-trimmed site array because memory saving is not enough.
[03/14 13:08:47     32s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 13:08:47     32s] SiteArray: use 2,285,568 bytes
[03/14 13:08:47     32s] SiteArray: current memory after site array memory allocation 1213.8M
[03/14 13:08:47     32s] SiteArray: FP blocked sites are writable
[03/14 13:08:47     32s] Estimated cell power/ground rail width = 0.365 um
[03/14 13:08:47     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 13:08:47     32s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1213.8M
[03/14 13:08:47     32s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 13:08:47     32s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1213.8M
[03/14 13:08:47     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.089, MEM:1213.8M
[03/14 13:08:47     32s] OPERPROF:     Starting CMU at level 3, MEM:1213.8M
[03/14 13:08:47     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1213.8M
[03/14 13:08:47     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.099, MEM:1213.8M
[03/14 13:08:47     32s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1213.8MB).
[03/14 13:08:47     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.244, MEM:1213.8M
[03/14 13:08:47     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1213.8M
[03/14 13:08:47     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1213.8M
[03/14 13:08:47     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1211.6M
[03/14 13:08:47     32s] All LLGs are deleted
[03/14 13:08:47     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1211.6M
[03/14 13:08:47     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1211.6M
[03/14 13:08:47     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.020, MEM:1211.6M
[03/14 13:08:47     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 13:08:47     32s] -place_design_floorplan_mode false         # bool, default=false
[03/14 13:08:47     32s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 6512, percentage of missing scan cell = 0.00% (0 / 6512)
[03/14 13:08:47     33s] no activity file in design. spp won't run.
[03/14 13:08:47     33s] ### Time Record (colorize_geometry) is installed.
[03/14 13:08:47     33s] #Start colorize_geometry on Tue Mar 14 13:08:47 2023
[03/14 13:08:47     33s] #
[03/14 13:08:47     33s] ### Time Record (Pre Callback) is installed.
[03/14 13:08:47     33s] ### Time Record (Pre Callback) is uninstalled.
[03/14 13:08:47     33s] ### Time Record (DB Import) is installed.
[03/14 13:08:47     33s] ### Time Record (DB Import) is uninstalled.
[03/14 13:08:47     33s] ### Time Record (Post Callback) is installed.
[03/14 13:08:47     33s] ### Time Record (Post Callback) is uninstalled.
[03/14 13:08:47     33s] #Cpu time = 00:00:00
[03/14 13:08:47     33s] #Elapsed time = 00:00:00
[03/14 13:08:47     33s] #Increased memory = -5.54 (MB)
[03/14 13:08:47     33s] #Total memory = 913.02 (MB)
[03/14 13:08:47     33s] #Peak memory = 920.22 (MB)
[03/14 13:08:47     33s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Tue Mar 14 13:08:47 2023
[03/14 13:08:47     33s] #
[03/14 13:08:47     33s] ### Time Record (colorize_geometry) is uninstalled.
[03/14 13:08:47     33s] ### 
[03/14 13:08:47     33s] ###   Scalability Statistics
[03/14 13:08:47     33s] ### 
[03/14 13:08:47     33s] ### ------------------------+----------------+----------------+----------------+
[03/14 13:08:47     33s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/14 13:08:47     33s] ### ------------------------+----------------+----------------+----------------+
[03/14 13:08:47     33s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/14 13:08:47     33s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/14 13:08:47     33s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/14 13:08:47     33s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/14 13:08:47     33s] ### ------------------------+----------------+----------------+----------------+
[03/14 13:08:47     33s] ### 
[03/14 13:08:47     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.2 mem=1211.6M
[03/14 13:08:47     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.2 mem=1211.6M
[03/14 13:08:47     33s] *** Start deleteBufferTree ***
[03/14 13:08:48     34s] *info: Marking 0 level shifter instances dont touch
[03/14 13:08:48     34s] *info: Marking 0 always on instances dont touch
[03/14 13:08:48     34s] Info: Detect buffers to remove automatically.
[03/14 13:08:48     34s] Analyzing netlist ...
[03/14 13:08:48     34s] Updating netlist
[03/14 13:08:49     34s] Start AAE Lib Loading. (MEM=1237.95)
[03/14 13:08:49     34s] End AAE Lib Loading. (MEM=1267.57 CPU=0:00:00.0 Real=0:00:00.0)
[03/14 13:08:49     34s] 
[03/14 13:08:49     34s] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 190 instances (buffers/inverters) removed
[03/14 13:08:49     34s] *       :      1 instance  of type 'INVD6' removed
[03/14 13:08:49     34s] *       :      4 instances of type 'INVD4' removed
[03/14 13:08:49     34s] *       :      1 instance  of type 'INVD2' removed
[03/14 13:08:49     34s] *       :     33 instances of type 'INVD1' removed
[03/14 13:08:49     34s] *       :     19 instances of type 'INVD0' removed
[03/14 13:08:49     34s] *       :      8 instances of type 'CKND4' removed
[03/14 13:08:49     34s] *       :     12 instances of type 'CKND2' removed
[03/14 13:08:49     34s] *       :     12 instances of type 'CKBD4' removed
[03/14 13:08:49     34s] *       :      1 instance  of type 'CKBD2' removed
[03/14 13:08:49     34s] *       :      9 instances of type 'CKBD1' removed
[03/14 13:08:49     34s] *       :      7 instances of type 'BUFFD6' removed
[03/14 13:08:49     34s] *       :      6 instances of type 'BUFFD3' removed
[03/14 13:08:49     34s] *       :      8 instances of type 'BUFFD2' removed
[03/14 13:08:49     34s] *       :     55 instances of type 'BUFFD1' removed
[03/14 13:08:49     34s] *       :     14 instances of type 'BUFFD0' removed
[03/14 13:08:49     34s] *** Finish deleteBufferTree (0:00:01.6) ***
[03/14 13:08:49     34s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/14 13:08:49     34s] **INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
[03/14 13:08:49     34s] 
[03/14 13:08:49     34s] Power Net Detected:
[03/14 13:08:49     34s]         Voltage	    Name
[03/14 13:08:49     34s]              0V	    VSS
[03/14 13:08:49     34s]            0.9V	    VDD
[03/14 13:08:49     35s] #################################################################################
[03/14 13:08:49     35s] # Design Stage: PreRoute
[03/14 13:08:49     35s] # Design Name: fullchip
[03/14 13:08:49     35s] # Design Mode: 65nm
[03/14 13:08:49     35s] # Analysis Mode: MMMC Non-OCV 
[03/14 13:08:49     35s] # Parasitics Mode: No SPEF/RCDB
[03/14 13:08:49     35s] # Signoff Settings: SI Off 
[03/14 13:08:49     35s] #################################################################################
[03/14 13:08:50     35s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1270.6M) ***
[03/14 13:08:50     36s]              0V	    VSS
[03/14 13:08:50     36s]            0.9V	    VDD
[03/14 13:08:50     36s] clk(1000MHz) Processing average sequential pin duty cycle 
[03/14 13:08:52     37s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 13:08:52     37s] Summary for sequential cells identification: 
[03/14 13:08:52     37s]   Identified SBFF number: 199
[03/14 13:08:52     37s]   Identified MBFF number: 0
[03/14 13:08:52     37s]   Identified SB Latch number: 0
[03/14 13:08:52     37s]   Identified MB Latch number: 0
[03/14 13:08:52     37s]   Not identified SBFF number: 0
[03/14 13:08:52     37s]   Not identified MBFF number: 0
[03/14 13:08:52     37s]   Not identified SB Latch number: 0
[03/14 13:08:52     37s]   Not identified MB Latch number: 0
[03/14 13:08:52     37s]   Number of sequential cells which are not FFs: 104
[03/14 13:08:52     37s]  Visiting view : WC_VIEW
[03/14 13:08:52     37s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/14 13:08:52     37s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 13:08:52     37s]  Visiting view : BC_VIEW
[03/14 13:08:52     37s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/14 13:08:52     37s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 13:08:52     37s]  Setting StdDelay to 14.50
[03/14 13:08:52     37s] Creating Cell Server, finished. 
[03/14 13:08:52     37s] 
[03/14 13:08:52     37s] Processing average sequential pin duty cycle 
[03/14 13:08:52     37s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1291.6M
[03/14 13:08:52     37s] Deleted 0 physical inst  (cell - / prefix -).
[03/14 13:08:52     37s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1291.6M
[03/14 13:08:52     37s] INFO: #ExclusiveGroups=0
[03/14 13:08:52     37s] INFO: There are no Exclusive Groups.
[03/14 13:08:52     37s] No user-set net weight.
[03/14 13:08:52     37s] Net fanout histogram:
[03/14 13:08:52     37s] 2		: 15427 (74.0%) nets
[03/14 13:08:52     37s] 3		: 2816 (13.5%) nets
[03/14 13:08:52     37s] 4     -	14	: 2184 (10.5%) nets
[03/14 13:08:52     37s] 15    -	39	: 289 (1.4%) nets
[03/14 13:08:52     37s] 40    -	79	: 92 (0.4%) nets
[03/14 13:08:52     37s] 80    -	159	: 41 (0.2%) nets
[03/14 13:08:52     37s] 160   -	319	: 0 (0.0%) nets
[03/14 13:08:52     37s] 320   -	639	: 0 (0.0%) nets
[03/14 13:08:52     37s] 640   -	1279	: 0 (0.0%) nets
[03/14 13:08:52     37s] 1280  -	2559	: 0 (0.0%) nets
[03/14 13:08:52     37s] 2560  -	5119	: 0 (0.0%) nets
[03/14 13:08:52     37s] 5120+		: 1 (0.0%) nets
[03/14 13:08:52     37s] no activity file in design. spp won't run.
[03/14 13:08:52     37s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/14 13:08:52     37s] Scan chains were not defined.
[03/14 13:08:52     37s] z: 2, totalTracks: 1
[03/14 13:08:52     37s] z: 4, totalTracks: 1
[03/14 13:08:52     37s] z: 6, totalTracks: 1
[03/14 13:08:52     37s] z: 8, totalTracks: 1
[03/14 13:08:52     37s] #spOpts: N=65 minPadR=1.1 
[03/14 13:08:52     37s] #std cell=19516 (0 fixed + 19516 movable) #buf cell=0 #inv cell=941 #block=0 (0 floating + 0 preplaced)
[03/14 13:08:52     37s] #ioInst=0 #net=20850 #term=75739 #term/net=3.63, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=195
[03/14 13:08:52     37s] stdCell: 19516 single + 0 double + 0 multi
[03/14 13:08:52     37s] Total standard cell length = 55.6106 (mm), area = 0.1001 (mm^2)
[03/14 13:08:52     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1291.6M
[03/14 13:08:52     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1291.6M
[03/14 13:08:52     37s] Core basic site is core
[03/14 13:08:52     38s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 13:08:52     38s] SiteArray: use 2,285,568 bytes
[03/14 13:08:52     38s] SiteArray: current memory after site array memory allocation 1293.8M
[03/14 13:08:52     38s] SiteArray: FP blocked sites are writable
[03/14 13:08:52     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 13:08:52     38s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1293.8M
[03/14 13:08:52     38s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 13:08:52     38s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.005, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.103, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.220, REAL:0.220, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF: Starting pre-place ADS at level 1, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.001, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.002, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.002, MEM:1293.8M
[03/14 13:08:52     38s] ADSU 0.498 -> 0.502. GS 14.400
[03/14 13:08:52     38s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.050, REAL:0.047, MEM:1293.8M
[03/14 13:08:52     38s] Average module density = 0.502.
[03/14 13:08:52     38s] Density for the design = 0.502.
[03/14 13:08:52     38s]        = stdcell_area 278053 sites (100099 um^2) / alloc_area 553838 sites (199382 um^2).
[03/14 13:08:52     38s] Pin Density = 0.1357.
[03/14 13:08:52     38s]             = total # of pins 75739 / total area 558000.
[03/14 13:08:52     38s] OPERPROF: Starting spMPad at level 1, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF:   Starting spContextMPad at level 2, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1293.8M
[03/14 13:08:52     38s] Initial padding reaches pin density 0.437 for top
[03/14 13:08:52     38s] InitPadU 0.502 -> 0.587 for top
[03/14 13:08:52     38s] 
[03/14 13:08:52     38s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1293.8M
[03/14 13:08:52     38s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.010, MEM:1293.8M
[03/14 13:08:52     38s] === lastAutoLevel = 9 
[03/14 13:08:52     38s] Init WL Bound For Global Placement... 
[03/14 13:08:52     38s] OPERPROF: Starting spInitNetWt at level 1, MEM:1293.8M
[03/14 13:08:52     38s] no activity file in design. spp won't run.
[03/14 13:08:52     38s] [spp] 0
[03/14 13:08:52     38s] [adp] 0:1:1:3
[03/14 13:08:52     38s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.020, REAL:0.027, MEM:1293.8M
[03/14 13:08:52     38s] Clock gating cells determined by native netlist tracing.
[03/14 13:08:52     38s] no activity file in design. spp won't run.
[03/14 13:08:52     38s] no activity file in design. spp won't run.
[03/14 13:08:52     38s] OPERPROF: Starting npMain at level 1, MEM:1293.8M
[03/14 13:08:54     38s] OPERPROF:   Starting npPlace at level 2, MEM:1308.1M
[03/14 13:08:54     38s] Iteration  1: Total net bbox = 1.086e+05 (5.67e+04 5.19e+04)
[03/14 13:08:54     38s]               Est.  stn bbox = 1.389e+05 (7.76e+04 6.13e+04)
[03/14 13:08:54     38s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1382.6M
[03/14 13:08:54     38s] Iteration  2: Total net bbox = 1.086e+05 (5.67e+04 5.19e+04)
[03/14 13:08:54     38s]               Est.  stn bbox = 1.389e+05 (7.76e+04 6.13e+04)
[03/14 13:08:54     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1382.6M
[03/14 13:08:54     38s] OPERPROF:     Starting InitSKP at level 3, MEM:1402.1M
[03/14 13:09:02     47s] *** Finished SKP initialization (cpu=0:00:08.2, real=0:00:08.0)***
[03/14 13:09:02     47s] OPERPROF:     Finished InitSKP at level 3, CPU:8.210, REAL:8.213, MEM:1529.7M
[03/14 13:09:03     47s] exp_mt_sequential is set from setPlaceMode option to 1
[03/14 13:09:03     47s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/14 13:09:03     47s] place_exp_mt_interval set to default 32
[03/14 13:09:03     47s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/14 13:09:04     49s] Iteration  3: Total net bbox = 1.082e+05 (5.33e+04 5.49e+04)
[03/14 13:09:04     49s]               Est.  stn bbox = 1.478e+05 (7.42e+04 7.37e+04)
[03/14 13:09:04     49s]               cpu = 0:00:10.4 real = 0:00:10.0 mem = 1544.3M
[03/14 13:09:36     81s] Iteration  4: Total net bbox = 1.871e+05 (8.45e+04 1.03e+05)
[03/14 13:09:36     81s]               Est.  stn bbox = 2.533e+05 (1.13e+05 1.40e+05)
[03/14 13:09:36     81s]               cpu = 0:00:32.1 real = 0:00:32.0 mem = 1592.5M
[03/14 13:09:36     81s] Iteration  5: Total net bbox = 1.871e+05 (8.45e+04 1.03e+05)
[03/14 13:09:36     81s]               Est.  stn bbox = 2.533e+05 (1.13e+05 1.40e+05)
[03/14 13:09:36     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1592.5M
[03/14 13:09:36     81s] OPERPROF:   Finished npPlace at level 2, CPU:42.590, REAL:42.558, MEM:1592.5M
[03/14 13:09:36     81s] OPERPROF: Finished npMain at level 1, CPU:42.850, REAL:43.825, MEM:1592.5M
[03/14 13:09:36     81s] OPERPROF: Starting npMain at level 1, MEM:1592.5M
[03/14 13:09:37     81s] OPERPROF:   Starting npPlace at level 2, MEM:1592.5M
[03/14 13:09:58    102s] Iteration  6: Total net bbox = 2.507e+05 (1.20e+05 1.30e+05)
[03/14 13:09:58    102s]               Est.  stn bbox = 3.486e+05 (1.67e+05 1.82e+05)
[03/14 13:09:58    102s]               cpu = 0:00:21.2 real = 0:00:21.0 mem = 1545.5M
[03/14 13:09:58    102s] OPERPROF:   Finished npPlace at level 2, CPU:21.210, REAL:21.203, MEM:1545.5M
[03/14 13:09:58    102s] OPERPROF: Finished npMain at level 1, CPU:21.550, REAL:21.536, MEM:1545.5M
[03/14 13:09:58    102s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1545.5M
[03/14 13:09:58    102s] Starting Early Global Route rough congestion estimation: mem = 1545.5M
[03/14 13:09:58    102s] (I)       Started Loading and Dumping File ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Reading DB...
[03/14 13:09:58    102s] (I)       Read data from FE... (mem=1545.5M)
[03/14 13:09:58    102s] (I)       Read nodes and places... (mem=1545.5M)
[03/14 13:09:58    102s] (I)       Done Read nodes and places (cpu=0.020s, mem=1545.5M)
[03/14 13:09:58    102s] (I)       Read nets... (mem=1545.5M)
[03/14 13:09:58    102s] (I)       Done Read nets (cpu=0.070s, mem=1545.5M)
[03/14 13:09:58    102s] (I)       Done Read data from FE (cpu=0.090s, mem=1545.5M)
[03/14 13:09:58    102s] (I)       before initializing RouteDB syMemory usage = 1545.5 MB
[03/14 13:09:58    102s] (I)       Print mode             : 2
[03/14 13:09:58    102s] (I)       Stop if highly congested: false
[03/14 13:09:58    102s] (I)       Honor MSV route constraint: false
[03/14 13:09:58    102s] (I)       Maximum routing layer  : 127
[03/14 13:09:58    102s] (I)       Minimum routing layer  : 2
[03/14 13:09:58    102s] (I)       Supply scale factor H  : 1.00
[03/14 13:09:58    102s] (I)       Supply scale factor V  : 1.00
[03/14 13:09:58    102s] (I)       Tracks used by clock wire: 0
[03/14 13:09:58    102s] (I)       Reverse direction      : 
[03/14 13:09:58    102s] (I)       Honor partition pin guides: true
[03/14 13:09:58    102s] (I)       Route selected nets only: false
[03/14 13:09:58    102s] (I)       Route secondary PG pins: false
[03/14 13:09:58    102s] (I)       Second PG max fanout   : 2147483647
[03/14 13:09:58    102s] (I)       Assign partition pins  : false
[03/14 13:09:58    102s] (I)       Support large GCell    : true
[03/14 13:09:58    102s] (I)       Number of rows per GCell: 16
[03/14 13:09:58    102s] (I)       Max num rows per GCell : 32
[03/14 13:09:58    102s] (I)       Apply function for special wires: true
[03/14 13:09:58    102s] (I)       Layer by layer blockage reading: true
[03/14 13:09:58    102s] (I)       Offset calculation fix : true
[03/14 13:09:58    102s] (I)       Route stripe layer range: 
[03/14 13:09:58    102s] (I)       Honor partition fences : 
[03/14 13:09:58    102s] (I)       Honor partition pin    : 
[03/14 13:09:58    102s] (I)       Honor partition fences with feedthrough: 
[03/14 13:09:58    102s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 13:09:58    102s] (I)       Use row-based GCell size
[03/14 13:09:58    102s] (I)       Use row-based GCell align
[03/14 13:09:58    102s] (I)       GCell unit size   : 3600
[03/14 13:09:58    102s] (I)       GCell multiplier  : 16
[03/14 13:09:58    102s] (I)       GCell row height  : 3600
[03/14 13:09:58    102s] (I)       Actual row height : 3600
[03/14 13:09:58    102s] (I)       GCell align ref   : 20000 20000
[03/14 13:09:58    102s] [NR-eGR] Track table information for default rule: 
[03/14 13:09:58    102s] [NR-eGR] M1 has no routable track
[03/14 13:09:58    102s] [NR-eGR] M2 has single uniform track structure
[03/14 13:09:58    102s] [NR-eGR] M3 has single uniform track structure
[03/14 13:09:58    102s] [NR-eGR] M4 has single uniform track structure
[03/14 13:09:58    102s] [NR-eGR] M5 has single uniform track structure
[03/14 13:09:58    102s] [NR-eGR] M6 has single uniform track structure
[03/14 13:09:58    102s] [NR-eGR] M7 has single uniform track structure
[03/14 13:09:58    102s] [NR-eGR] M8 has single uniform track structure
[03/14 13:09:58    102s] (I)       ===========================================================================
[03/14 13:09:58    102s] (I)       == Report All Rule Vias ==
[03/14 13:09:58    102s] (I)       ===========================================================================
[03/14 13:09:58    102s] (I)        Via Rule : (Default)
[03/14 13:09:58    102s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 13:09:58    102s] (I)       ---------------------------------------------------------------------------
[03/14 13:09:58    102s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 13:09:58    102s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 13:09:58    102s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 13:09:58    102s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 13:09:58    102s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 13:09:58    102s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 13:09:58    102s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 13:09:58    102s] (I)        8    0 : ---                         0 : ---                      
[03/14 13:09:58    102s] (I)       ===========================================================================
[03/14 13:09:58    102s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] [NR-eGR] Read 3044 PG shapes
[03/14 13:09:58    102s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] [NR-eGR] #Routing Blockages  : 0
[03/14 13:09:58    102s] [NR-eGR] #Instance Blockages : 0
[03/14 13:09:58    102s] [NR-eGR] #PG Blockages       : 3044
[03/14 13:09:58    102s] [NR-eGR] #Bump Blockages     : 0
[03/14 13:09:58    102s] [NR-eGR] #Boundary Blockages : 0
[03/14 13:09:58    102s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 13:09:58    102s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 13:09:58    102s] (I)       readDataFromPlaceDB
[03/14 13:09:58    102s] (I)       Read net information..
[03/14 13:09:58    102s] [NR-eGR] Read numTotalNets=20850  numIgnoredNets=0
[03/14 13:09:58    102s] (I)       Read testcase time = 0.010 seconds
[03/14 13:09:58    102s] 
[03/14 13:09:58    102s] (I)       early_global_route_priority property id does not exist.
[03/14 13:09:58    102s] (I)       Start initializing grid graph
[03/14 13:09:58    102s] (I)       End initializing grid graph
[03/14 13:09:58    102s] (I)       Model blockages into capacity
[03/14 13:09:58    102s] (I)       Read Num Blocks=3044  Num Prerouted Wires=0  Num CS=0
[03/14 13:09:58    102s] (I)       Started Modeling ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Started Modeling Layer 1 ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Started Modeling Layer 2 ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 0
[03/14 13:09:58    102s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Started Modeling Layer 3 ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 0
[03/14 13:09:58    102s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Started Modeling Layer 4 ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 0
[03/14 13:09:58    102s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Started Modeling Layer 5 ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 13:09:58    102s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Started Modeling Layer 6 ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 13:09:58    102s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Started Modeling Layer 7 ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 13:09:58    102s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Started Modeling Layer 8 ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 13:09:58    102s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       -- layer congestion ratio --
[03/14 13:09:58    102s] (I)       Layer 1 : 0.100000
[03/14 13:09:58    102s] (I)       Layer 2 : 0.700000
[03/14 13:09:58    102s] (I)       Layer 3 : 0.700000
[03/14 13:09:58    102s] (I)       Layer 4 : 0.700000
[03/14 13:09:58    102s] (I)       Layer 5 : 0.700000
[03/14 13:09:58    102s] (I)       Layer 6 : 0.700000
[03/14 13:09:58    102s] (I)       Layer 7 : 0.700000
[03/14 13:09:58    102s] (I)       Layer 8 : 0.700000
[03/14 13:09:58    102s] (I)       ----------------------------
[03/14 13:09:58    102s] (I)       Number of ignored nets = 0
[03/14 13:09:58    102s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 13:09:58    102s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 13:09:58    102s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 13:09:58    102s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 13:09:58    102s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 13:09:58    102s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 13:09:58    102s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 13:09:58    102s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 13:09:58    102s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 13:09:58    102s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 13:09:58    102s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1545.5 MB
[03/14 13:09:58    102s] (I)       Ndr track 0 does not exist
[03/14 13:09:58    102s] (I)       Layer1  viaCost=300.00
[03/14 13:09:58    102s] (I)       Layer2  viaCost=100.00
[03/14 13:09:58    102s] (I)       Layer3  viaCost=100.00
[03/14 13:09:58    102s] (I)       Layer4  viaCost=100.00
[03/14 13:09:58    102s] (I)       Layer5  viaCost=100.00
[03/14 13:09:58    102s] (I)       Layer6  viaCost=200.00
[03/14 13:09:58    102s] (I)       Layer7  viaCost=100.00
[03/14 13:09:58    102s] (I)       ---------------------Grid Graph Info--------------------
[03/14 13:09:58    102s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 13:09:58    102s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 13:09:58    102s] (I)       Site width          :   400  (dbu)
[03/14 13:09:58    102s] (I)       Row height          :  3600  (dbu)
[03/14 13:09:58    102s] (I)       GCell row height    :  3600  (dbu)
[03/14 13:09:58    102s] (I)       GCell width         : 57600  (dbu)
[03/14 13:09:58    102s] (I)       GCell height        : 57600  (dbu)
[03/14 13:09:58    102s] (I)       Grid                :    17    17     8
[03/14 13:09:58    102s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 13:09:58    102s] (I)       Vertical capacity   :     0 57600     0 57600     0 57600     0 57600
[03/14 13:09:58    102s] (I)       Horizontal capacity :     0     0 57600     0 57600     0 57600     0
[03/14 13:09:58    102s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 13:09:58    102s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 13:09:58    102s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 13:09:58    102s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 13:09:58    102s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 13:09:58    102s] (I)       Num tracks per GCell: 160.00 144.00 144.00 144.00 144.00 144.00 36.00 36.00
[03/14 13:09:58    102s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 13:09:58    102s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 13:09:58    102s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 13:09:58    102s] (I)       --------------------------------------------------------
[03/14 13:09:58    102s] 
[03/14 13:09:58    102s] [NR-eGR] ============ Routing rule table ============
[03/14 13:09:58    102s] [NR-eGR] Rule id: 0  Nets: 20850 
[03/14 13:09:58    102s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 13:09:58    102s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 13:09:58    102s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:09:58    102s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:09:58    102s] [NR-eGR] ========================================
[03/14 13:09:58    102s] [NR-eGR] 
[03/14 13:09:58    102s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 13:09:58    102s] (I)       blocked tracks on layer2 : = 2207 / 39950 (5.52%)
[03/14 13:09:58    102s] (I)       blocked tracks on layer3 : = 1654 / 39627 (4.17%)
[03/14 13:09:58    102s] (I)       blocked tracks on layer4 : = 1056 / 39950 (2.64%)
[03/14 13:09:58    102s] (I)       blocked tracks on layer5 : = 0 / 39627 (0.00%)
[03/14 13:09:58    102s] (I)       blocked tracks on layer6 : = 0 / 39950 (0.00%)
[03/14 13:09:58    102s] (I)       blocked tracks on layer7 : = 0 / 9911 (0.00%)
[03/14 13:09:58    102s] (I)       blocked tracks on layer8 : = 0 / 9979 (0.00%)
[03/14 13:09:58    102s] (I)       After initializing earlyGlobalRoute syMemory usage = 1545.5 MB
[03/14 13:09:58    102s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       ============= Initialization =============
[03/14 13:09:58    102s] (I)       numLocalWires=91152  numGlobalNetBranches=24670  numLocalNetBranches=21158
[03/14 13:09:58    102s] (I)       totalPins=75739  totalGlobalPin=14194 (18.74%)
[03/14 13:09:58    102s] (I)       Started Build MST ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Generate topology with single threads
[03/14 13:09:58    102s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       total 2D Cap : 216054 = (88888 H, 127166 V)
[03/14 13:09:58    102s] (I)       ============  Phase 1a Route ============
[03/14 13:09:58    102s] (I)       Started Phase 1a ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 13:09:58    102s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.48 MB )
[03/14 13:09:58    102s] (I)       Usage: 10743 = (5199 H, 5544 V) = (5.85% H, 4.36% V) = (1.497e+05um H, 1.597e+05um V)
[03/14 13:09:58    102s] (I)       
[03/14 13:09:58    102s] (I)       ============  Phase 1b Route ============
[03/14 13:09:58    102s] (I)       Usage: 10743 = (5199 H, 5544 V) = (5.85% H, 4.36% V) = (1.497e+05um H, 1.597e+05um V)
[03/14 13:09:58    102s] (I)       
[03/14 13:09:58    102s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/14 13:09:58    102s] 
[03/14 13:09:58    102s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 13:09:58    102s] Finished Early Global Route rough congestion estimation: mem = 1545.5M
[03/14 13:09:58    102s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.140, REAL:0.148, MEM:1545.5M
[03/14 13:09:58    102s] earlyGlobalRoute rough estimation gcell size 16 row height
[03/14 13:09:58    102s] OPERPROF: Starting CDPad at level 1, MEM:1545.5M
[03/14 13:09:58    103s] CDPadU 0.587 -> 0.587. R=0.502, N=19516, GS=28.800
[03/14 13:09:58    103s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.084, MEM:1545.5M
[03/14 13:09:58    103s] OPERPROF: Starting npMain at level 1, MEM:1545.5M
[03/14 13:09:58    103s] OPERPROF:   Starting npPlace at level 2, MEM:1545.5M
[03/14 13:09:59    103s] OPERPROF:   Finished npPlace at level 2, CPU:0.200, REAL:0.202, MEM:1545.3M
[03/14 13:09:59    103s] OPERPROF: Finished npMain at level 1, CPU:0.560, REAL:0.565, MEM:1545.3M
[03/14 13:09:59    103s] Global placement CDP skipped at cutLevel 7.
[03/14 13:09:59    103s] Iteration  7: Total net bbox = 2.644e+05 (1.34e+05 1.31e+05)
[03/14 13:09:59    103s]               Est.  stn bbox = 3.624e+05 (1.80e+05 1.82e+05)
[03/14 13:09:59    103s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1545.3M
[03/14 13:09:59    103s] Iteration  8: Total net bbox = 2.644e+05 (1.34e+05 1.31e+05)
[03/14 13:09:59    103s]               Est.  stn bbox = 3.624e+05 (1.80e+05 1.82e+05)
[03/14 13:09:59    103s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1545.3M
[03/14 13:09:59    103s] OPERPROF: Starting npMain at level 1, MEM:1545.3M
[03/14 13:09:59    104s] OPERPROF:   Starting npPlace at level 2, MEM:1545.3M
[03/14 13:10:20    125s] OPERPROF:   Finished npPlace at level 2, CPU:21.110, REAL:21.072, MEM:1538.3M
[03/14 13:10:20    125s] OPERPROF: Finished npMain at level 1, CPU:21.460, REAL:21.413, MEM:1538.3M
[03/14 13:10:20    125s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1538.3M
[03/14 13:10:20    125s] Starting Early Global Route rough congestion estimation: mem = 1538.3M
[03/14 13:10:20    125s] (I)       Started Loading and Dumping File ( Curr Mem: 1538.26 MB )
[03/14 13:10:20    125s] (I)       Reading DB...
[03/14 13:10:20    125s] (I)       Read data from FE... (mem=1538.3M)
[03/14 13:10:20    125s] (I)       Read nodes and places... (mem=1538.3M)
[03/14 13:10:20    125s] (I)       Done Read nodes and places (cpu=0.020s, mem=1538.3M)
[03/14 13:10:20    125s] (I)       Read nets... (mem=1538.3M)
[03/14 13:10:20    125s] (I)       Done Read nets (cpu=0.070s, mem=1538.3M)
[03/14 13:10:20    125s] (I)       Done Read data from FE (cpu=0.090s, mem=1538.3M)
[03/14 13:10:20    125s] (I)       before initializing RouteDB syMemory usage = 1538.3 MB
[03/14 13:10:20    125s] (I)       Print mode             : 2
[03/14 13:10:20    125s] (I)       Stop if highly congested: false
[03/14 13:10:20    125s] (I)       Honor MSV route constraint: false
[03/14 13:10:20    125s] (I)       Maximum routing layer  : 127
[03/14 13:10:20    125s] (I)       Minimum routing layer  : 2
[03/14 13:10:20    125s] (I)       Supply scale factor H  : 1.00
[03/14 13:10:20    125s] (I)       Supply scale factor V  : 1.00
[03/14 13:10:20    125s] (I)       Tracks used by clock wire: 0
[03/14 13:10:20    125s] (I)       Reverse direction      : 
[03/14 13:10:20    125s] (I)       Honor partition pin guides: true
[03/14 13:10:20    125s] (I)       Route selected nets only: false
[03/14 13:10:20    125s] (I)       Route secondary PG pins: false
[03/14 13:10:20    125s] (I)       Second PG max fanout   : 2147483647
[03/14 13:10:20    125s] (I)       Assign partition pins  : false
[03/14 13:10:20    125s] (I)       Support large GCell    : true
[03/14 13:10:20    125s] (I)       Number of rows per GCell: 8
[03/14 13:10:20    125s] (I)       Max num rows per GCell : 32
[03/14 13:10:20    125s] (I)       Apply function for special wires: true
[03/14 13:10:20    125s] (I)       Layer by layer blockage reading: true
[03/14 13:10:20    125s] (I)       Offset calculation fix : true
[03/14 13:10:20    125s] (I)       Route stripe layer range: 
[03/14 13:10:20    125s] (I)       Honor partition fences : 
[03/14 13:10:20    125s] (I)       Honor partition pin    : 
[03/14 13:10:20    125s] (I)       Honor partition fences with feedthrough: 
[03/14 13:10:20    125s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 13:10:20    125s] (I)       Use row-based GCell size
[03/14 13:10:20    125s] (I)       Use row-based GCell align
[03/14 13:10:20    125s] (I)       GCell unit size   : 3600
[03/14 13:10:20    125s] (I)       GCell multiplier  : 8
[03/14 13:10:20    125s] (I)       GCell row height  : 3600
[03/14 13:10:20    125s] (I)       Actual row height : 3600
[03/14 13:10:20    125s] (I)       GCell align ref   : 20000 20000
[03/14 13:10:20    125s] [NR-eGR] Track table information for default rule: 
[03/14 13:10:20    125s] [NR-eGR] M1 has no routable track
[03/14 13:10:20    125s] [NR-eGR] M2 has single uniform track structure
[03/14 13:10:20    125s] [NR-eGR] M3 has single uniform track structure
[03/14 13:10:20    125s] [NR-eGR] M4 has single uniform track structure
[03/14 13:10:20    125s] [NR-eGR] M5 has single uniform track structure
[03/14 13:10:20    125s] [NR-eGR] M6 has single uniform track structure
[03/14 13:10:20    125s] [NR-eGR] M7 has single uniform track structure
[03/14 13:10:20    125s] [NR-eGR] M8 has single uniform track structure
[03/14 13:10:20    125s] (I)       ===========================================================================
[03/14 13:10:20    125s] (I)       == Report All Rule Vias ==
[03/14 13:10:20    125s] (I)       ===========================================================================
[03/14 13:10:20    125s] (I)        Via Rule : (Default)
[03/14 13:10:20    125s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 13:10:20    125s] (I)       ---------------------------------------------------------------------------
[03/14 13:10:20    125s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 13:10:20    125s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 13:10:20    125s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 13:10:20    125s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 13:10:20    125s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 13:10:20    125s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 13:10:20    125s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 13:10:20    125s] (I)        8    0 : ---                         0 : ---                      
[03/14 13:10:20    125s] (I)       ===========================================================================
[03/14 13:10:20    125s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1538.26 MB )
[03/14 13:10:20    125s] [NR-eGR] Read 3044 PG shapes
[03/14 13:10:20    125s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.26 MB )
[03/14 13:10:20    125s] [NR-eGR] #Routing Blockages  : 0
[03/14 13:10:20    125s] [NR-eGR] #Instance Blockages : 0
[03/14 13:10:20    125s] [NR-eGR] #PG Blockages       : 3044
[03/14 13:10:20    125s] [NR-eGR] #Bump Blockages     : 0
[03/14 13:10:20    125s] [NR-eGR] #Boundary Blockages : 0
[03/14 13:10:20    125s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 13:10:20    125s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 13:10:20    125s] (I)       readDataFromPlaceDB
[03/14 13:10:20    125s] (I)       Read net information..
[03/14 13:10:20    125s] [NR-eGR] Read numTotalNets=20850  numIgnoredNets=0
[03/14 13:10:20    125s] (I)       Read testcase time = 0.010 seconds
[03/14 13:10:20    125s] 
[03/14 13:10:20    125s] (I)       early_global_route_priority property id does not exist.
[03/14 13:10:20    125s] (I)       Start initializing grid graph
[03/14 13:10:20    125s] (I)       End initializing grid graph
[03/14 13:10:20    125s] (I)       Model blockages into capacity
[03/14 13:10:20    125s] (I)       Read Num Blocks=3044  Num Prerouted Wires=0  Num CS=0
[03/14 13:10:20    125s] (I)       Started Modeling ( Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Started Modeling Layer 1 ( Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Started Modeling Layer 2 ( Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 0
[03/14 13:10:20    125s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Started Modeling Layer 3 ( Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 0
[03/14 13:10:20    125s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Started Modeling Layer 4 ( Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 0
[03/14 13:10:20    125s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Started Modeling Layer 5 ( Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 13:10:20    125s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Started Modeling Layer 6 ( Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 13:10:20    125s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Started Modeling Layer 7 ( Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 13:10:20    125s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Started Modeling Layer 8 ( Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 13:10:20    125s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       -- layer congestion ratio --
[03/14 13:10:20    125s] (I)       Layer 1 : 0.100000
[03/14 13:10:20    125s] (I)       Layer 2 : 0.700000
[03/14 13:10:20    125s] (I)       Layer 3 : 0.700000
[03/14 13:10:20    125s] (I)       Layer 4 : 0.700000
[03/14 13:10:20    125s] (I)       Layer 5 : 0.700000
[03/14 13:10:20    125s] (I)       Layer 6 : 0.700000
[03/14 13:10:20    125s] (I)       Layer 7 : 0.700000
[03/14 13:10:20    125s] (I)       Layer 8 : 0.700000
[03/14 13:10:20    125s] (I)       ----------------------------
[03/14 13:10:20    125s] (I)       Number of ignored nets = 0
[03/14 13:10:20    125s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 13:10:20    125s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 13:10:20    125s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 13:10:20    125s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 13:10:20    125s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 13:10:20    125s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 13:10:20    125s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 13:10:20    125s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 13:10:20    125s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 13:10:20    125s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 13:10:20    125s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1542.9 MB
[03/14 13:10:20    125s] (I)       Ndr track 0 does not exist
[03/14 13:10:20    125s] (I)       Layer1  viaCost=300.00
[03/14 13:10:20    125s] (I)       Layer2  viaCost=100.00
[03/14 13:10:20    125s] (I)       Layer3  viaCost=100.00
[03/14 13:10:20    125s] (I)       Layer4  viaCost=100.00
[03/14 13:10:20    125s] (I)       Layer5  viaCost=100.00
[03/14 13:10:20    125s] (I)       Layer6  viaCost=200.00
[03/14 13:10:20    125s] (I)       Layer7  viaCost=100.00
[03/14 13:10:20    125s] (I)       ---------------------Grid Graph Info--------------------
[03/14 13:10:20    125s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 13:10:20    125s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 13:10:20    125s] (I)       Site width          :   400  (dbu)
[03/14 13:10:20    125s] (I)       Row height          :  3600  (dbu)
[03/14 13:10:20    125s] (I)       GCell row height    :  3600  (dbu)
[03/14 13:10:20    125s] (I)       GCell width         : 28800  (dbu)
[03/14 13:10:20    125s] (I)       GCell height        : 28800  (dbu)
[03/14 13:10:20    125s] (I)       Grid                :    33    33     8
[03/14 13:10:20    125s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 13:10:20    125s] (I)       Vertical capacity   :     0 28800     0 28800     0 28800     0 28800
[03/14 13:10:20    125s] (I)       Horizontal capacity :     0     0 28800     0 28800     0 28800     0
[03/14 13:10:20    125s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 13:10:20    125s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 13:10:20    125s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 13:10:20    125s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 13:10:20    125s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 13:10:20    125s] (I)       Num tracks per GCell: 80.00 72.00 72.00 72.00 72.00 72.00 18.00 18.00
[03/14 13:10:20    125s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 13:10:20    125s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 13:10:20    125s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 13:10:20    125s] (I)       --------------------------------------------------------
[03/14 13:10:20    125s] 
[03/14 13:10:20    125s] [NR-eGR] ============ Routing rule table ============
[03/14 13:10:20    125s] [NR-eGR] Rule id: 0  Nets: 20850 
[03/14 13:10:20    125s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 13:10:20    125s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 13:10:20    125s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:10:20    125s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:10:20    125s] [NR-eGR] ========================================
[03/14 13:10:20    125s] [NR-eGR] 
[03/14 13:10:20    125s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 13:10:20    125s] (I)       blocked tracks on layer2 : = 4319 / 77550 (5.57%)
[03/14 13:10:20    125s] (I)       blocked tracks on layer3 : = 1654 / 76923 (2.15%)
[03/14 13:10:20    125s] (I)       blocked tracks on layer4 : = 2080 / 77550 (2.68%)
[03/14 13:10:20    125s] (I)       blocked tracks on layer5 : = 0 / 76923 (0.00%)
[03/14 13:10:20    125s] (I)       blocked tracks on layer6 : = 0 / 77550 (0.00%)
[03/14 13:10:20    125s] (I)       blocked tracks on layer7 : = 0 / 19239 (0.00%)
[03/14 13:10:20    125s] (I)       blocked tracks on layer8 : = 0 / 19371 (0.00%)
[03/14 13:10:20    125s] (I)       After initializing earlyGlobalRoute syMemory usage = 1542.9 MB
[03/14 13:10:20    125s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       ============= Initialization =============
[03/14 13:10:20    125s] (I)       numLocalWires=75987  numGlobalNetBranches=22721  numLocalNetBranches=15422
[03/14 13:10:20    125s] (I)       totalPins=75739  totalGlobalPin=25248 (33.34%)
[03/14 13:10:20    125s] (I)       Started Build MST ( Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Generate topology with single threads
[03/14 13:10:20    125s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       total 2D Cap : 419231 = (172534 H, 246697 V)
[03/14 13:10:20    125s] (I)       ============  Phase 1a Route ============
[03/14 13:10:20    125s] (I)       Started Phase 1a ( Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 13:10:20    125s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1542.88 MB )
[03/14 13:10:20    125s] (I)       Usage: 23939 = (12152 H, 11787 V) = (7.04% H, 4.78% V) = (1.750e+05um H, 1.697e+05um V)
[03/14 13:10:20    125s] (I)       
[03/14 13:10:20    125s] (I)       ============  Phase 1b Route ============
[03/14 13:10:20    125s] (I)       Usage: 23939 = (12152 H, 11787 V) = (7.04% H, 4.78% V) = (1.750e+05um H, 1.697e+05um V)
[03/14 13:10:20    125s] (I)       
[03/14 13:10:20    125s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/14 13:10:20    125s] 
[03/14 13:10:20    125s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 13:10:20    125s] Finished Early Global Route rough congestion estimation: mem = 1542.9M
[03/14 13:10:20    125s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.140, REAL:0.154, MEM:1542.9M
[03/14 13:10:20    125s] earlyGlobalRoute rough estimation gcell size 8 row height
[03/14 13:10:20    125s] OPERPROF: Starting CDPad at level 1, MEM:1542.9M
[03/14 13:10:20    125s] CDPadU 0.586 -> 0.586. R=0.502, N=19516, GS=14.400
[03/14 13:10:20    125s] OPERPROF: Finished CDPad at level 1, CPU:0.090, REAL:0.087, MEM:1542.9M
[03/14 13:10:20    125s] OPERPROF: Starting npMain at level 1, MEM:1542.9M
[03/14 13:10:21    125s] OPERPROF:   Starting npPlace at level 2, MEM:1542.9M
[03/14 13:10:21    125s] OPERPROF:   Finished npPlace at level 2, CPU:0.180, REAL:0.186, MEM:1535.9M
[03/14 13:10:21    125s] OPERPROF: Finished npMain at level 1, CPU:0.550, REAL:0.538, MEM:1535.9M
[03/14 13:10:21    125s] Global placement CDP skipped at cutLevel 9.
[03/14 13:10:21    125s] Iteration  9: Total net bbox = 2.844e+05 (1.46e+05 1.38e+05)
[03/14 13:10:21    125s]               Est.  stn bbox = 3.885e+05 (1.97e+05 1.92e+05)
[03/14 13:10:21    125s]               cpu = 0:00:22.3 real = 0:00:22.0 mem = 1535.9M
[03/14 13:10:21    126s] Iteration 10: Total net bbox = 2.844e+05 (1.46e+05 1.38e+05)
[03/14 13:10:21    126s]               Est.  stn bbox = 3.885e+05 (1.97e+05 1.92e+05)
[03/14 13:10:21    126s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1535.9M
[03/14 13:10:21    126s] OPERPROF: Starting npMain at level 1, MEM:1535.9M
[03/14 13:10:21    126s] OPERPROF:   Starting npPlace at level 2, MEM:1535.9M
[03/14 13:10:38    143s] OPERPROF:   Finished npPlace at level 2, CPU:17.020, REAL:17.025, MEM:1534.9M
[03/14 13:10:38    143s] OPERPROF: Finished npMain at level 1, CPU:17.370, REAL:17.373, MEM:1534.9M
[03/14 13:10:38    143s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1534.9M
[03/14 13:10:38    143s] Starting Early Global Route rough congestion estimation: mem = 1534.9M
[03/14 13:10:38    143s] (I)       Started Loading and Dumping File ( Curr Mem: 1534.88 MB )
[03/14 13:10:38    143s] (I)       Reading DB...
[03/14 13:10:38    143s] (I)       Read data from FE... (mem=1534.9M)
[03/14 13:10:38    143s] (I)       Read nodes and places... (mem=1534.9M)
[03/14 13:10:38    143s] (I)       Done Read nodes and places (cpu=0.030s, mem=1534.9M)
[03/14 13:10:38    143s] (I)       Read nets... (mem=1534.9M)
[03/14 13:10:38    143s] (I)       Done Read nets (cpu=0.060s, mem=1534.9M)
[03/14 13:10:38    143s] (I)       Done Read data from FE (cpu=0.090s, mem=1534.9M)
[03/14 13:10:38    143s] (I)       before initializing RouteDB syMemory usage = 1534.9 MB
[03/14 13:10:38    143s] (I)       Print mode             : 2
[03/14 13:10:38    143s] (I)       Stop if highly congested: false
[03/14 13:10:38    143s] (I)       Honor MSV route constraint: false
[03/14 13:10:38    143s] (I)       Maximum routing layer  : 127
[03/14 13:10:38    143s] (I)       Minimum routing layer  : 2
[03/14 13:10:38    143s] (I)       Supply scale factor H  : 1.00
[03/14 13:10:38    143s] (I)       Supply scale factor V  : 1.00
[03/14 13:10:38    143s] (I)       Tracks used by clock wire: 0
[03/14 13:10:38    143s] (I)       Reverse direction      : 
[03/14 13:10:38    143s] (I)       Honor partition pin guides: true
[03/14 13:10:38    143s] (I)       Route selected nets only: false
[03/14 13:10:38    143s] (I)       Route secondary PG pins: false
[03/14 13:10:38    143s] (I)       Second PG max fanout   : 2147483647
[03/14 13:10:38    143s] (I)       Assign partition pins  : false
[03/14 13:10:38    143s] (I)       Support large GCell    : true
[03/14 13:10:38    143s] (I)       Number of rows per GCell: 4
[03/14 13:10:38    143s] (I)       Max num rows per GCell : 32
[03/14 13:10:38    143s] (I)       Apply function for special wires: true
[03/14 13:10:38    143s] (I)       Layer by layer blockage reading: true
[03/14 13:10:38    143s] (I)       Offset calculation fix : true
[03/14 13:10:38    143s] (I)       Route stripe layer range: 
[03/14 13:10:38    143s] (I)       Honor partition fences : 
[03/14 13:10:38    143s] (I)       Honor partition pin    : 
[03/14 13:10:38    143s] (I)       Honor partition fences with feedthrough: 
[03/14 13:10:38    143s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 13:10:38    143s] (I)       Use row-based GCell size
[03/14 13:10:38    143s] (I)       Use row-based GCell align
[03/14 13:10:38    143s] (I)       GCell unit size   : 3600
[03/14 13:10:38    143s] (I)       GCell multiplier  : 4
[03/14 13:10:38    143s] (I)       GCell row height  : 3600
[03/14 13:10:38    143s] (I)       Actual row height : 3600
[03/14 13:10:38    143s] (I)       GCell align ref   : 20000 20000
[03/14 13:10:38    143s] [NR-eGR] Track table information for default rule: 
[03/14 13:10:38    143s] [NR-eGR] M1 has no routable track
[03/14 13:10:38    143s] [NR-eGR] M2 has single uniform track structure
[03/14 13:10:38    143s] [NR-eGR] M3 has single uniform track structure
[03/14 13:10:38    143s] [NR-eGR] M4 has single uniform track structure
[03/14 13:10:38    143s] [NR-eGR] M5 has single uniform track structure
[03/14 13:10:38    143s] [NR-eGR] M6 has single uniform track structure
[03/14 13:10:38    143s] [NR-eGR] M7 has single uniform track structure
[03/14 13:10:38    143s] [NR-eGR] M8 has single uniform track structure
[03/14 13:10:38    143s] (I)       ===========================================================================
[03/14 13:10:38    143s] (I)       == Report All Rule Vias ==
[03/14 13:10:38    143s] (I)       ===========================================================================
[03/14 13:10:38    143s] (I)        Via Rule : (Default)
[03/14 13:10:38    143s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 13:10:38    143s] (I)       ---------------------------------------------------------------------------
[03/14 13:10:38    143s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 13:10:38    143s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 13:10:38    143s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 13:10:38    143s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 13:10:38    143s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 13:10:38    143s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 13:10:38    143s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 13:10:38    143s] (I)        8    0 : ---                         0 : ---                      
[03/14 13:10:38    143s] (I)       ===========================================================================
[03/14 13:10:38    143s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1534.88 MB )
[03/14 13:10:38    143s] [NR-eGR] Read 3044 PG shapes
[03/14 13:10:38    143s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1534.88 MB )
[03/14 13:10:38    143s] [NR-eGR] #Routing Blockages  : 0
[03/14 13:10:38    143s] [NR-eGR] #Instance Blockages : 0
[03/14 13:10:38    143s] [NR-eGR] #PG Blockages       : 3044
[03/14 13:10:38    143s] [NR-eGR] #Bump Blockages     : 0
[03/14 13:10:38    143s] [NR-eGR] #Boundary Blockages : 0
[03/14 13:10:38    143s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 13:10:38    143s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 13:10:38    143s] (I)       readDataFromPlaceDB
[03/14 13:10:38    143s] (I)       Read net information..
[03/14 13:10:38    143s] [NR-eGR] Read numTotalNets=20850  numIgnoredNets=0
[03/14 13:10:38    143s] (I)       Read testcase time = 0.010 seconds
[03/14 13:10:38    143s] 
[03/14 13:10:38    143s] (I)       early_global_route_priority property id does not exist.
[03/14 13:10:38    143s] (I)       Start initializing grid graph
[03/14 13:10:38    143s] (I)       End initializing grid graph
[03/14 13:10:38    143s] (I)       Model blockages into capacity
[03/14 13:10:38    143s] (I)       Read Num Blocks=3044  Num Prerouted Wires=0  Num CS=0
[03/14 13:10:38    143s] (I)       Started Modeling ( Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Started Modeling Layer 1 ( Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Started Modeling Layer 2 ( Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 0
[03/14 13:10:38    143s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Started Modeling Layer 3 ( Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 0
[03/14 13:10:38    143s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Started Modeling Layer 4 ( Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 0
[03/14 13:10:38    143s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Started Modeling Layer 5 ( Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 13:10:38    143s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Started Modeling Layer 6 ( Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 13:10:38    143s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Started Modeling Layer 7 ( Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 13:10:38    143s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Started Modeling Layer 8 ( Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 13:10:38    143s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       -- layer congestion ratio --
[03/14 13:10:38    143s] (I)       Layer 1 : 0.100000
[03/14 13:10:38    143s] (I)       Layer 2 : 0.700000
[03/14 13:10:38    143s] (I)       Layer 3 : 0.700000
[03/14 13:10:38    143s] (I)       Layer 4 : 0.700000
[03/14 13:10:38    143s] (I)       Layer 5 : 0.700000
[03/14 13:10:38    143s] (I)       Layer 6 : 0.700000
[03/14 13:10:38    143s] (I)       Layer 7 : 0.700000
[03/14 13:10:38    143s] (I)       Layer 8 : 0.700000
[03/14 13:10:38    143s] (I)       ----------------------------
[03/14 13:10:38    143s] (I)       Number of ignored nets = 0
[03/14 13:10:38    143s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 13:10:38    143s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 13:10:38    143s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 13:10:38    143s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 13:10:38    143s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 13:10:38    143s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 13:10:38    143s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 13:10:38    143s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 13:10:38    143s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 13:10:38    143s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 13:10:38    143s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1539.5 MB
[03/14 13:10:38    143s] (I)       Ndr track 0 does not exist
[03/14 13:10:38    143s] (I)       Layer1  viaCost=300.00
[03/14 13:10:38    143s] (I)       Layer2  viaCost=100.00
[03/14 13:10:38    143s] (I)       Layer3  viaCost=100.00
[03/14 13:10:38    143s] (I)       Layer4  viaCost=100.00
[03/14 13:10:38    143s] (I)       Layer5  viaCost=100.00
[03/14 13:10:38    143s] (I)       Layer6  viaCost=200.00
[03/14 13:10:38    143s] (I)       Layer7  viaCost=100.00
[03/14 13:10:38    143s] (I)       ---------------------Grid Graph Info--------------------
[03/14 13:10:38    143s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 13:10:38    143s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 13:10:38    143s] (I)       Site width          :   400  (dbu)
[03/14 13:10:38    143s] (I)       Row height          :  3600  (dbu)
[03/14 13:10:38    143s] (I)       GCell row height    :  3600  (dbu)
[03/14 13:10:38    143s] (I)       GCell width         : 14400  (dbu)
[03/14 13:10:38    143s] (I)       GCell height        : 14400  (dbu)
[03/14 13:10:38    143s] (I)       Grid                :    66    65     8
[03/14 13:10:38    143s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 13:10:38    143s] (I)       Vertical capacity   :     0 14400     0 14400     0 14400     0 14400
[03/14 13:10:38    143s] (I)       Horizontal capacity :     0     0 14400     0 14400     0 14400     0
[03/14 13:10:38    143s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 13:10:38    143s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 13:10:38    143s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 13:10:38    143s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 13:10:38    143s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 13:10:38    143s] (I)       Num tracks per GCell: 40.00 36.00 36.00 36.00 36.00 36.00  9.00  9.00
[03/14 13:10:38    143s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 13:10:38    143s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 13:10:38    143s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 13:10:38    143s] (I)       --------------------------------------------------------
[03/14 13:10:38    143s] 
[03/14 13:10:38    143s] [NR-eGR] ============ Routing rule table ============
[03/14 13:10:38    143s] [NR-eGR] Rule id: 0  Nets: 20850 
[03/14 13:10:38    143s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 13:10:38    143s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 13:10:38    143s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:10:38    143s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:10:38    143s] [NR-eGR] ========================================
[03/14 13:10:38    143s] [NR-eGR] 
[03/14 13:10:38    143s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 13:10:38    143s] (I)       blocked tracks on layer2 : = 8550 / 152750 (5.60%)
[03/14 13:10:38    143s] (I)       blocked tracks on layer3 : = 1654 / 153846 (1.08%)
[03/14 13:10:38    143s] (I)       blocked tracks on layer4 : = 4128 / 152750 (2.70%)
[03/14 13:10:38    143s] (I)       blocked tracks on layer5 : = 0 / 153846 (0.00%)
[03/14 13:10:38    143s] (I)       blocked tracks on layer6 : = 0 / 152750 (0.00%)
[03/14 13:10:38    143s] (I)       blocked tracks on layer7 : = 0 / 38478 (0.00%)
[03/14 13:10:38    143s] (I)       blocked tracks on layer8 : = 0 / 38155 (0.00%)
[03/14 13:10:38    143s] (I)       After initializing earlyGlobalRoute syMemory usage = 1539.5 MB
[03/14 13:10:38    143s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       ============= Initialization =============
[03/14 13:10:38    143s] (I)       numLocalWires=56403  numGlobalNetBranches=18152  numLocalNetBranches=10154
[03/14 13:10:38    143s] (I)       totalPins=75739  totalGlobalPin=38764 (51.18%)
[03/14 13:10:38    143s] (I)       Started Build MST ( Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Generate topology with single threads
[03/14 13:10:38    143s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       total 2D Cap : 830844 = (345070 H, 485774 V)
[03/14 13:10:38    143s] (I)       ============  Phase 1a Route ============
[03/14 13:10:38    143s] (I)       Started Phase 1a ( Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 13:10:38    143s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.49 MB )
[03/14 13:10:38    143s] (I)       Usage: 49838 = (25382 H, 24456 V) = (7.36% H, 5.03% V) = (1.828e+05um H, 1.761e+05um V)
[03/14 13:10:38    143s] (I)       
[03/14 13:10:39    143s] (I)       ============  Phase 1b Route ============
[03/14 13:10:39    143s] (I)       Usage: 49838 = (25382 H, 24456 V) = (7.36% H, 5.03% V) = (1.828e+05um H, 1.761e+05um V)
[03/14 13:10:39    143s] (I)       
[03/14 13:10:39    143s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/14 13:10:39    143s] 
[03/14 13:10:39    143s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 13:10:39    143s] Finished Early Global Route rough congestion estimation: mem = 1539.5M
[03/14 13:10:39    143s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.170, REAL:0.167, MEM:1539.5M
[03/14 13:10:39    143s] earlyGlobalRoute rough estimation gcell size 4 row height
[03/14 13:10:39    143s] OPERPROF: Starting CDPad at level 1, MEM:1539.5M
[03/14 13:10:39    143s] CDPadU 0.586 -> 0.587. R=0.502, N=19516, GS=7.200
[03/14 13:10:39    143s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.106, MEM:1539.5M
[03/14 13:10:39    143s] OPERPROF: Starting npMain at level 1, MEM:1539.5M
[03/14 13:10:39    143s] OPERPROF:   Starting npPlace at level 2, MEM:1539.5M
[03/14 13:10:39    144s] OPERPROF:   Finished npPlace at level 2, CPU:0.180, REAL:0.185, MEM:1532.5M
[03/14 13:10:39    144s] OPERPROF: Finished npMain at level 1, CPU:0.530, REAL:0.535, MEM:1532.5M
[03/14 13:10:39    144s] Global placement CDP skipped at cutLevel 11.
[03/14 13:10:39    144s] Iteration 11: Total net bbox = 2.894e+05 (1.47e+05 1.42e+05)
[03/14 13:10:39    144s]               Est.  stn bbox = 3.950e+05 (1.98e+05 1.97e+05)
[03/14 13:10:39    144s]               cpu = 0:00:18.2 real = 0:00:18.0 mem = 1532.5M
[03/14 13:10:39    144s] Iteration 12: Total net bbox = 2.894e+05 (1.47e+05 1.42e+05)
[03/14 13:10:39    144s]               Est.  stn bbox = 3.950e+05 (1.98e+05 1.97e+05)
[03/14 13:10:39    144s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1532.5M
[03/14 13:10:39    144s] OPERPROF: Starting npMain at level 1, MEM:1532.5M
[03/14 13:10:40    144s] OPERPROF:   Starting npPlace at level 2, MEM:1532.5M
[03/14 13:11:36    201s] OPERPROF:   Finished npPlace at level 2, CPU:56.490, REAL:56.397, MEM:1541.8M
[03/14 13:11:36    201s] OPERPROF: Finished npMain at level 1, CPU:56.880, REAL:56.775, MEM:1541.8M
[03/14 13:11:36    201s] Iteration 13: Total net bbox = 3.000e+05 (1.48e+05 1.52e+05)
[03/14 13:11:36    201s]               Est.  stn bbox = 4.012e+05 (1.96e+05 2.05e+05)
[03/14 13:11:36    201s]               cpu = 0:00:56.9 real = 0:00:57.0 mem = 1541.8M
[03/14 13:11:36    201s] [adp] clock
[03/14 13:11:36    201s] [adp] weight, nr nets, wire length
[03/14 13:11:36    201s] [adp]      0        1  852.449500
[03/14 13:11:36    201s] [adp] data
[03/14 13:11:36    201s] [adp] weight, nr nets, wire length
[03/14 13:11:36    201s] [adp]      0    20849  299173.349000
[03/14 13:11:36    201s] [adp] 0.000000|0.000000|0.000000
[03/14 13:11:36    201s] Iteration 14: Total net bbox = 3.000e+05 (1.48e+05 1.52e+05)
[03/14 13:11:36    201s]               Est.  stn bbox = 4.012e+05 (1.96e+05 2.05e+05)
[03/14 13:11:36    201s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1541.8M
[03/14 13:11:36    201s] Clear WL Bound Manager after Global Placement... 
[03/14 13:11:36    201s] Finished Global Placement (cpu=0:02:43, real=0:02:44, mem=1541.8M)
[03/14 13:11:36    201s] 0 delay mode for cte disabled.
[03/14 13:11:36    201s] SKP cleared!
[03/14 13:11:36    201s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[03/14 13:11:36    201s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1541.8M
[03/14 13:11:36    201s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1539.7M
[03/14 13:11:36    201s] Solver runtime cpu: 0:02:26 real: 0:02:26
[03/14 13:11:36    201s] Core Placement runtime cpu: 0:02:42 real: 0:02:43
[03/14 13:11:36    201s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1539.7M
[03/14 13:11:36    201s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1539.7M
[03/14 13:11:36    201s] z: 2, totalTracks: 1
[03/14 13:11:36    201s] z: 4, totalTracks: 1
[03/14 13:11:36    201s] z: 6, totalTracks: 1
[03/14 13:11:36    201s] z: 8, totalTracks: 1
[03/14 13:11:36    201s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 13:11:36    201s] All LLGs are deleted
[03/14 13:11:36    201s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1539.7M
[03/14 13:11:36    201s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1539.7M
[03/14 13:11:36    201s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1539.7M
[03/14 13:11:36    201s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1539.7M
[03/14 13:11:36    201s] Core basic site is core
[03/14 13:11:36    201s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 13:11:36    201s] SiteArray: use 2,285,568 bytes
[03/14 13:11:36    201s] SiteArray: current memory after site array memory allocation 1541.8M
[03/14 13:11:36    201s] SiteArray: FP blocked sites are writable
[03/14 13:11:36    201s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 13:11:36    201s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1541.8M
[03/14 13:11:36    201s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 13:11:36    201s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.003, MEM:1541.8M
[03/14 13:11:36    201s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.090, REAL:0.090, MEM:1541.8M
[03/14 13:11:36    201s] OPERPROF:       Starting CMU at level 4, MEM:1541.8M
[03/14 13:11:36    201s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1541.8M
[03/14 13:11:36    201s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.100, MEM:1541.8M
[03/14 13:11:36    201s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1541.8MB).
[03/14 13:11:36    201s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.135, MEM:1541.8M
[03/14 13:11:36    201s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.135, MEM:1541.8M
[03/14 13:11:36    201s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.1
[03/14 13:11:36    201s] OPERPROF: Starting RefinePlace at level 1, MEM:1541.8M
[03/14 13:11:36    201s] *** Starting refinePlace (0:03:21 mem=1541.8M) ***
[03/14 13:11:36    201s] Total net bbox length = 3.000e+05 (1.483e+05 1.517e+05) (ext = 8.010e+03)
[03/14 13:11:36    201s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:11:36    201s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1541.8M
[03/14 13:11:36    201s] Starting refinePlace ...
[03/14 13:11:36    201s] ** Cut row section cpu time 0:00:00.0.
[03/14 13:11:36    201s]    Spread Effort: high, standalone mode, useDDP on.
[03/14 13:11:37    201s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1541.8MB) @(0:03:21 - 0:03:22).
[03/14 13:11:37    201s] Move report: preRPlace moves 19516 insts, mean move: 0.62 um, max move: 5.04 um
[03/14 13:11:37    201s] 	Max move on inst (core_instance/qmem_instance/memory6_reg_63_): (79.70, 367.15) --> (77.20, 364.60)
[03/14 13:11:37    201s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/14 13:11:37    201s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 13:11:37    201s] Placement tweakage begins.
[03/14 13:11:37    202s] wire length = 3.979e+05
[03/14 13:11:39    204s] wire length = 3.808e+05
[03/14 13:11:39    204s] Placement tweakage ends.
[03/14 13:11:39    204s] Move report: tweak moves 3510 insts, mean move: 3.45 um, max move: 22.20 um
[03/14 13:11:39    204s] 	Max move on inst (core_instance/psum_mem_instance/Q_reg_13_): (382.20, 11.80) --> (404.40, 11.80)
[03/14 13:11:39    204s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.7, real=0:00:02.0, mem=1541.8MB) @(0:03:22 - 0:03:25).
[03/14 13:11:39    204s] 
[03/14 13:11:39    204s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 13:11:40    205s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:11:40    205s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1541.8MB) @(0:03:25 - 0:03:25).
[03/14 13:11:40    205s] Move report: Detail placement moves 19516 insts, mean move: 1.15 um, max move: 22.27 um
[03/14 13:11:40    205s] 	Max move on inst (core_instance/psum_mem_instance/Q_reg_13_): (382.22, 11.89) --> (404.40, 11.80)
[03/14 13:11:40    205s] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1541.8MB
[03/14 13:11:40    205s] Statistics of distance of Instance movement in refine placement:
[03/14 13:11:40    205s]   maximum (X+Y) =        22.27 um
[03/14 13:11:40    205s]   inst (core_instance/psum_mem_instance/Q_reg_13_) with max move: (382.223, 11.8915) -> (404.4, 11.8)
[03/14 13:11:40    205s]   mean    (X+Y) =         1.15 um
[03/14 13:11:40    205s] Summary Report:
[03/14 13:11:40    205s] Instances move: 19516 (out of 19516 movable)
[03/14 13:11:40    205s] Instances flipped: 0
[03/14 13:11:40    205s] Mean displacement: 1.15 um
[03/14 13:11:40    205s] Max displacement: 22.27 um (Instance: core_instance/psum_mem_instance/Q_reg_13_) (382.223, 11.8915) -> (404.4, 11.8)
[03/14 13:11:40    205s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/14 13:11:40    205s] Total instances moved : 19516
[03/14 13:11:40    205s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.580, REAL:3.585, MEM:1541.8M
[03/14 13:11:40    205s] Total net bbox length = 2.840e+05 (1.309e+05 1.532e+05) (ext = 7.702e+03)
[03/14 13:11:40    205s] Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1541.8MB
[03/14 13:11:40    205s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:04.0, mem=1541.8MB) @(0:03:21 - 0:03:25).
[03/14 13:11:40    205s] *** Finished refinePlace (0:03:25 mem=1541.8M) ***
[03/14 13:11:40    205s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.1
[03/14 13:11:40    205s] OPERPROF: Finished RefinePlace at level 1, CPU:3.630, REAL:3.634, MEM:1541.8M
[03/14 13:11:40    205s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1541.8M
[03/14 13:11:40    205s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1541.8M
[03/14 13:11:40    205s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.007, MEM:1539.7M
[03/14 13:11:40    205s] All LLGs are deleted
[03/14 13:11:40    205s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1539.7M
[03/14 13:11:40    205s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1539.7M
[03/14 13:11:40    205s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.023, MEM:1539.7M
[03/14 13:11:40    205s] *** Finished Initial Placement (cpu=0:02:47, real=0:02:48, mem=1539.7M) ***
[03/14 13:11:40    205s] z: 2, totalTracks: 1
[03/14 13:11:40    205s] z: 4, totalTracks: 1
[03/14 13:11:40    205s] z: 6, totalTracks: 1
[03/14 13:11:40    205s] z: 8, totalTracks: 1
[03/14 13:11:40    205s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 13:11:40    205s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1539.7M
[03/14 13:11:40    205s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1539.7M
[03/14 13:11:40    205s] Core basic site is core
[03/14 13:11:40    205s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 13:11:40    205s] SiteArray: use 2,285,568 bytes
[03/14 13:11:40    205s] SiteArray: current memory after site array memory allocation 1541.8M
[03/14 13:11:40    205s] SiteArray: FP blocked sites are writable
[03/14 13:11:40    205s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 13:11:40    205s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1541.8M
[03/14 13:11:40    205s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 13:11:40    205s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1541.8M
[03/14 13:11:40    205s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.086, MEM:1541.8M
[03/14 13:11:40    205s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.092, MEM:1541.8M
[03/14 13:11:40    205s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1541.8M
[03/14 13:11:40    205s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.020, REAL:0.013, MEM:1541.8M
[03/14 13:11:40    205s] default core: bins with density > 0.750 = 38.40 % ( 240 / 625 )
[03/14 13:11:40    205s] Density distribution unevenness ratio = 32.083%
[03/14 13:11:40    205s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1541.8M
[03/14 13:11:40    205s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1541.8M
[03/14 13:11:40    205s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1539.7M
[03/14 13:11:40    205s] All LLGs are deleted
[03/14 13:11:40    205s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1539.7M
[03/14 13:11:40    205s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1539.7M
[03/14 13:11:40    205s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.018, MEM:1539.7M
[03/14 13:11:40    205s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/14 13:11:40    205s] 
[03/14 13:11:40    205s] *** Start incrementalPlace ***
[03/14 13:11:40    205s] User Input Parameters:
[03/14 13:11:40    205s] - Congestion Driven    : On
[03/14 13:11:40    205s] - Timing Driven        : On
[03/14 13:11:40    205s] - Area-Violation Based : On
[03/14 13:11:40    205s] - Start Rollback Level : -5
[03/14 13:11:40    205s] - Legalized            : On
[03/14 13:11:40    205s] - Window Based         : Off
[03/14 13:11:40    205s] - eDen incr mode       : Off
[03/14 13:11:40    205s] - Small incr mode      : Off
[03/14 13:11:40    205s] 
[03/14 13:11:40    205s] Init WL Bound for IncrIp in placeDesign ... 
[03/14 13:11:40    205s] No Views given, use default active views for adaptive view pruning
[03/14 13:11:40    205s] SKP will enable view:
[03/14 13:11:40    205s]   WC_VIEW
[03/14 13:11:40    205s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1539.7M
[03/14 13:11:40    205s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:1539.7M
[03/14 13:11:40    205s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1539.7M
[03/14 13:11:40    205s] Starting Early Global Route congestion estimation: mem = 1539.7M
[03/14 13:11:40    205s] (I)       Started Loading and Dumping File ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Reading DB...
[03/14 13:11:40    205s] (I)       Read data from FE... (mem=1539.7M)
[03/14 13:11:40    205s] (I)       Read nodes and places... (mem=1539.7M)
[03/14 13:11:40    205s] (I)       Done Read nodes and places (cpu=0.030s, mem=1539.7M)
[03/14 13:11:40    205s] (I)       Read nets... (mem=1539.7M)
[03/14 13:11:40    205s] (I)       Done Read nets (cpu=0.070s, mem=1539.7M)
[03/14 13:11:40    205s] (I)       Done Read data from FE (cpu=0.100s, mem=1539.7M)
[03/14 13:11:40    205s] (I)       before initializing RouteDB syMemory usage = 1539.7 MB
[03/14 13:11:40    205s] (I)       Honor MSV route constraint: false
[03/14 13:11:40    205s] (I)       Maximum routing layer  : 127
[03/14 13:11:40    205s] (I)       Minimum routing layer  : 2
[03/14 13:11:40    205s] (I)       Supply scale factor H  : 1.00
[03/14 13:11:40    205s] (I)       Supply scale factor V  : 1.00
[03/14 13:11:40    205s] (I)       Tracks used by clock wire: 0
[03/14 13:11:40    205s] (I)       Reverse direction      : 
[03/14 13:11:40    205s] (I)       Honor partition pin guides: true
[03/14 13:11:40    205s] (I)       Route selected nets only: false
[03/14 13:11:40    205s] (I)       Route secondary PG pins: false
[03/14 13:11:40    205s] (I)       Second PG max fanout   : 2147483647
[03/14 13:11:40    205s] (I)       Apply function for special wires: true
[03/14 13:11:40    205s] (I)       Layer by layer blockage reading: true
[03/14 13:11:40    205s] (I)       Offset calculation fix : true
[03/14 13:11:40    205s] (I)       Route stripe layer range: 
[03/14 13:11:40    205s] (I)       Honor partition fences : 
[03/14 13:11:40    205s] (I)       Honor partition pin    : 
[03/14 13:11:40    205s] (I)       Honor partition fences with feedthrough: 
[03/14 13:11:40    205s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 13:11:40    205s] (I)       Use row-based GCell size
[03/14 13:11:40    205s] (I)       Use row-based GCell align
[03/14 13:11:40    205s] (I)       GCell unit size   : 3600
[03/14 13:11:40    205s] (I)       GCell multiplier  : 1
[03/14 13:11:40    205s] (I)       GCell row height  : 3600
[03/14 13:11:40    205s] (I)       Actual row height : 3600
[03/14 13:11:40    205s] (I)       GCell align ref   : 20000 20000
[03/14 13:11:40    205s] [NR-eGR] Track table information for default rule: 
[03/14 13:11:40    205s] [NR-eGR] M1 has no routable track
[03/14 13:11:40    205s] [NR-eGR] M2 has single uniform track structure
[03/14 13:11:40    205s] [NR-eGR] M3 has single uniform track structure
[03/14 13:11:40    205s] [NR-eGR] M4 has single uniform track structure
[03/14 13:11:40    205s] [NR-eGR] M5 has single uniform track structure
[03/14 13:11:40    205s] [NR-eGR] M6 has single uniform track structure
[03/14 13:11:40    205s] [NR-eGR] M7 has single uniform track structure
[03/14 13:11:40    205s] [NR-eGR] M8 has single uniform track structure
[03/14 13:11:40    205s] (I)       ===========================================================================
[03/14 13:11:40    205s] (I)       == Report All Rule Vias ==
[03/14 13:11:40    205s] (I)       ===========================================================================
[03/14 13:11:40    205s] (I)        Via Rule : (Default)
[03/14 13:11:40    205s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 13:11:40    205s] (I)       ---------------------------------------------------------------------------
[03/14 13:11:40    205s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 13:11:40    205s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 13:11:40    205s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 13:11:40    205s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 13:11:40    205s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 13:11:40    205s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 13:11:40    205s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 13:11:40    205s] (I)        8    0 : ---                         0 : ---                      
[03/14 13:11:40    205s] (I)       ===========================================================================
[03/14 13:11:40    205s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] [NR-eGR] Read 3044 PG shapes
[03/14 13:11:40    205s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] [NR-eGR] #Routing Blockages  : 0
[03/14 13:11:40    205s] [NR-eGR] #Instance Blockages : 0
[03/14 13:11:40    205s] [NR-eGR] #PG Blockages       : 3044
[03/14 13:11:40    205s] [NR-eGR] #Bump Blockages     : 0
[03/14 13:11:40    205s] [NR-eGR] #Boundary Blockages : 0
[03/14 13:11:40    205s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 13:11:40    205s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 13:11:40    205s] (I)       readDataFromPlaceDB
[03/14 13:11:40    205s] (I)       Read net information..
[03/14 13:11:40    205s] [NR-eGR] Read numTotalNets=20850  numIgnoredNets=0
[03/14 13:11:40    205s] (I)       Read testcase time = 0.010 seconds
[03/14 13:11:40    205s] 
[03/14 13:11:40    205s] (I)       early_global_route_priority property id does not exist.
[03/14 13:11:40    205s] (I)       Start initializing grid graph
[03/14 13:11:40    205s] (I)       End initializing grid graph
[03/14 13:11:40    205s] (I)       Model blockages into capacity
[03/14 13:11:40    205s] (I)       Read Num Blocks=3044  Num Prerouted Wires=0  Num CS=0
[03/14 13:11:40    205s] (I)       Started Modeling ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Started Modeling Layer 1 ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Started Modeling Layer 2 ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 0
[03/14 13:11:40    205s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Started Modeling Layer 3 ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 0
[03/14 13:11:40    205s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Started Modeling Layer 4 ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 0
[03/14 13:11:40    205s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Started Modeling Layer 5 ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 13:11:40    205s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Started Modeling Layer 6 ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 13:11:40    205s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Started Modeling Layer 7 ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 13:11:40    205s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Started Modeling Layer 8 ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 13:11:40    205s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       -- layer congestion ratio --
[03/14 13:11:40    205s] (I)       Layer 1 : 0.100000
[03/14 13:11:40    205s] (I)       Layer 2 : 0.700000
[03/14 13:11:40    205s] (I)       Layer 3 : 0.700000
[03/14 13:11:40    205s] (I)       Layer 4 : 0.700000
[03/14 13:11:40    205s] (I)       Layer 5 : 0.700000
[03/14 13:11:40    205s] (I)       Layer 6 : 0.700000
[03/14 13:11:40    205s] (I)       Layer 7 : 0.700000
[03/14 13:11:40    205s] (I)       Layer 8 : 0.700000
[03/14 13:11:40    205s] (I)       ----------------------------
[03/14 13:11:40    205s] (I)       Number of ignored nets = 0
[03/14 13:11:40    205s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 13:11:40    205s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 13:11:40    205s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 13:11:40    205s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 13:11:40    205s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 13:11:40    205s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 13:11:40    205s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 13:11:40    205s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 13:11:40    205s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 13:11:40    205s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 13:11:40    205s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1539.7 MB
[03/14 13:11:40    205s] (I)       Ndr track 0 does not exist
[03/14 13:11:40    205s] (I)       Layer1  viaCost=300.00
[03/14 13:11:40    205s] (I)       Layer2  viaCost=100.00
[03/14 13:11:40    205s] (I)       Layer3  viaCost=100.00
[03/14 13:11:40    205s] (I)       Layer4  viaCost=100.00
[03/14 13:11:40    205s] (I)       Layer5  viaCost=100.00
[03/14 13:11:40    205s] (I)       Layer6  viaCost=200.00
[03/14 13:11:40    205s] (I)       Layer7  viaCost=100.00
[03/14 13:11:40    205s] (I)       ---------------------Grid Graph Info--------------------
[03/14 13:11:40    205s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 13:11:40    205s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 13:11:40    205s] (I)       Site width          :   400  (dbu)
[03/14 13:11:40    205s] (I)       Row height          :  3600  (dbu)
[03/14 13:11:40    205s] (I)       GCell row height    :  3600  (dbu)
[03/14 13:11:40    205s] (I)       GCell width         :  3600  (dbu)
[03/14 13:11:40    205s] (I)       GCell height        :  3600  (dbu)
[03/14 13:11:40    205s] (I)       Grid                :   261   259     8
[03/14 13:11:40    205s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 13:11:40    205s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 13:11:40    205s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 13:11:40    205s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 13:11:40    205s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 13:11:40    205s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 13:11:40    205s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 13:11:40    205s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 13:11:40    205s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 13:11:40    205s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 13:11:40    205s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 13:11:40    205s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 13:11:40    205s] (I)       --------------------------------------------------------
[03/14 13:11:40    205s] 
[03/14 13:11:40    205s] [NR-eGR] ============ Routing rule table ============
[03/14 13:11:40    205s] [NR-eGR] Rule id: 0  Nets: 20850 
[03/14 13:11:40    205s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 13:11:40    205s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 13:11:40    205s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:11:40    205s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:11:40    205s] [NR-eGR] ========================================
[03/14 13:11:40    205s] [NR-eGR] 
[03/14 13:11:40    205s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 13:11:40    205s] (I)       blocked tracks on layer2 : = 33844 / 608650 (5.56%)
[03/14 13:11:40    205s] (I)       blocked tracks on layer3 : = 4135 / 608391 (0.68%)
[03/14 13:11:40    205s] (I)       blocked tracks on layer4 : = 16416 / 608650 (2.70%)
[03/14 13:11:40    205s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 13:11:40    205s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 13:11:40    205s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 13:11:40    205s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 13:11:40    205s] (I)       After initializing earlyGlobalRoute syMemory usage = 1539.7 MB
[03/14 13:11:40    205s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Started Global Routing ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       ============= Initialization =============
[03/14 13:11:40    205s] (I)       totalPins=75739  totalGlobalPin=74177 (97.94%)
[03/14 13:11:40    205s] (I)       Started Build MST ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Generate topology with single threads
[03/14 13:11:40    205s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       total 2D Cap : 3299241 = (1365398 H, 1933843 V)
[03/14 13:11:40    205s] [NR-eGR] Layer group 1: route 20850 net(s) in layer range [2, 8]
[03/14 13:11:40    205s] (I)       ============  Phase 1a Route ============
[03/14 13:11:40    205s] (I)       Started Phase 1a ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Usage: 205143 = (97752 H, 107391 V) = (7.16% H, 5.55% V) = (1.760e+05um H, 1.933e+05um V)
[03/14 13:11:40    205s] (I)       
[03/14 13:11:40    205s] (I)       ============  Phase 1b Route ============
[03/14 13:11:40    205s] (I)       Usage: 205143 = (97752 H, 107391 V) = (7.16% H, 5.55% V) = (1.760e+05um H, 1.933e+05um V)
[03/14 13:11:40    205s] (I)       
[03/14 13:11:40    205s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.692574e+05um
[03/14 13:11:40    205s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 13:11:40    205s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 13:11:40    205s] (I)       ============  Phase 1c Route ============
[03/14 13:11:40    205s] (I)       Usage: 205143 = (97752 H, 107391 V) = (7.16% H, 5.55% V) = (1.760e+05um H, 1.933e+05um V)
[03/14 13:11:40    205s] (I)       
[03/14 13:11:40    205s] (I)       ============  Phase 1d Route ============
[03/14 13:11:40    205s] (I)       Usage: 205143 = (97752 H, 107391 V) = (7.16% H, 5.55% V) = (1.760e+05um H, 1.933e+05um V)
[03/14 13:11:40    205s] (I)       
[03/14 13:11:40    205s] (I)       ============  Phase 1e Route ============
[03/14 13:11:40    205s] (I)       Started Phase 1e ( Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:40    205s] (I)       Usage: 205143 = (97752 H, 107391 V) = (7.16% H, 5.55% V) = (1.760e+05um H, 1.933e+05um V)
[03/14 13:11:40    205s] (I)       
[03/14 13:11:40    205s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.692574e+05um
[03/14 13:11:40    205s] [NR-eGR] 
[03/14 13:11:41    205s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:41    205s] (I)       Running layer assignment with 1 threads
[03/14 13:11:41    205s] (I)       Finished Phase 1l ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:41    205s] (I)       ============  Phase 1l Route ============
[03/14 13:11:41    205s] (I)       
[03/14 13:11:41    205s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 13:11:41    205s] [NR-eGR]                        OverCon            
[03/14 13:11:41    205s] [NR-eGR]                         #Gcell     %Gcell
[03/14 13:11:41    205s] [NR-eGR]       Layer                (1)    OverCon 
[03/14 13:11:41    205s] [NR-eGR] ----------------------------------------------
[03/14 13:11:41    205s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 13:11:41    205s] [NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[03/14 13:11:41    205s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 13:11:41    205s] [NR-eGR]      M4  (4)         3( 0.00%)   ( 0.00%) 
[03/14 13:11:41    205s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 13:11:41    205s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/14 13:11:41    205s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/14 13:11:41    205s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/14 13:11:41    205s] [NR-eGR] ----------------------------------------------
[03/14 13:11:41    205s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[03/14 13:11:41    205s] [NR-eGR] 
[03/14 13:11:41    205s] (I)       Finished Global Routing ( CPU: 0.26 sec, Real: 0.25 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:41    205s] (I)       total 2D Cap : 3301766 = (1365912 H, 1935854 V)
[03/14 13:11:41    205s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 13:11:41    205s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 13:11:41    205s] Early Global Route congestion estimation runtime: 0.43 seconds, mem = 1539.7M
[03/14 13:11:41    205s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.440, REAL:0.433, MEM:1539.7M
[03/14 13:11:41    205s] OPERPROF: Starting HotSpotCal at level 1, MEM:1539.7M
[03/14 13:11:41    205s] [hotspot] +------------+---------------+---------------+
[03/14 13:11:41    205s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 13:11:41    205s] [hotspot] +------------+---------------+---------------+
[03/14 13:11:41    205s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 13:11:41    205s] [hotspot] +------------+---------------+---------------+
[03/14 13:11:41    205s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 13:11:41    205s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 13:11:41    205s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1539.7M
[03/14 13:11:41    205s] Skipped repairing congestion.
[03/14 13:11:41    205s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1539.7M
[03/14 13:11:41    205s] Starting Early Global Route wiring: mem = 1539.7M
[03/14 13:11:41    205s] (I)       ============= track Assignment ============
[03/14 13:11:41    205s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1539.66 MB )
[03/14 13:11:41    205s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:41    205s] (I)       Started Greedy Track Assignment ( Curr Mem: 1539.66 MB )
[03/14 13:11:41    205s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 13:11:41    205s] (I)       Running track assignment with 1 threads
[03/14 13:11:41    205s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:41    205s] (I)       Run Multi-thread track assignment
[03/14 13:11:41    206s] (I)       Finished Greedy Track Assignment ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 1539.66 MB )
[03/14 13:11:41    206s] [NR-eGR] --------------------------------------------------------------------------
[03/14 13:11:41    206s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 75544
[03/14 13:11:41    206s] [NR-eGR]     M2  (2V) length: 1.644256e+05um, number of vias: 111955
[03/14 13:11:41    206s] [NR-eGR]     M3  (3H) length: 1.746153e+05um, number of vias: 3272
[03/14 13:11:41    206s] [NR-eGR]     M4  (4V) length: 3.687079e+04um, number of vias: 288
[03/14 13:11:41    206s] [NR-eGR]     M5  (5H) length: 5.422500e+03um, number of vias: 44
[03/14 13:11:41    206s] [NR-eGR]     M6  (6V) length: 3.340000e+02um, number of vias: 0
[03/14 13:11:41    206s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/14 13:11:41    206s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/14 13:11:41    206s] [NR-eGR] Total length: 3.816682e+05um, number of vias: 191103
[03/14 13:11:41    206s] [NR-eGR] --------------------------------------------------------------------------
[03/14 13:11:41    206s] [NR-eGR] Total eGR-routed clock nets wire length: 2.201910e+04um 
[03/14 13:11:41    206s] [NR-eGR] --------------------------------------------------------------------------
[03/14 13:11:41    206s] Early Global Route wiring runtime: 0.52 seconds, mem = 1448.7M
[03/14 13:11:41    206s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.520, REAL:0.521, MEM:1448.7M
[03/14 13:11:41    206s] Tdgp not successfully inited but do clear!
[03/14 13:11:41    206s] 0 delay mode for cte disabled.
[03/14 13:11:41    206s] SKP cleared!
[03/14 13:11:41    206s] 
[03/14 13:11:41    206s] *** Finished incrementalPlace (cpu=0:00:01.0, real=0:00:01.0)***
[03/14 13:11:41    206s] Tdgp not successfully inited but do clear!
[03/14 13:11:41    206s] 0 delay mode for cte disabled.
[03/14 13:11:41    206s] SKP cleared!
[03/14 13:11:41    206s] **placeDesign ... cpu = 0: 2:53, real = 0: 2:54, mem = 1441.7M **
[03/14 13:11:41    206s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 13:11:41    206s] VSMManager cleared!
[03/14 13:11:41    206s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1050.0M, totSessionCpu=0:03:27 **
[03/14 13:11:41    206s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/14 13:11:42    206s] GigaOpt running with 1 threads.
[03/14 13:11:42    206s] Info: 1 threads available for lower-level modules during optimization.
[03/14 13:11:42    206s] OPERPROF: Starting DPlace-Init at level 1, MEM:1441.7M
[03/14 13:11:42    206s] z: 2, totalTracks: 1
[03/14 13:11:42    206s] z: 4, totalTracks: 1
[03/14 13:11:42    206s] z: 6, totalTracks: 1
[03/14 13:11:42    206s] z: 8, totalTracks: 1
[03/14 13:11:42    206s] #spOpts: N=65 minPadR=1.1 
[03/14 13:11:42    206s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1441.7M
[03/14 13:11:42    206s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1441.7M
[03/14 13:11:42    206s] Core basic site is core
[03/14 13:11:42    206s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 13:11:42    206s] SiteArray: use 2,285,568 bytes
[03/14 13:11:42    206s] SiteArray: current memory after site array memory allocation 1443.8M
[03/14 13:11:42    206s] SiteArray: FP blocked sites are writable
[03/14 13:11:42    206s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 13:11:42    206s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1443.8M
[03/14 13:11:42    206s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 13:11:42    206s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1443.8M
[03/14 13:11:42    206s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.087, MEM:1443.8M
[03/14 13:11:42    206s] OPERPROF:     Starting CMU at level 3, MEM:1443.8M
[03/14 13:11:42    206s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1443.8M
[03/14 13:11:42    206s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.096, MEM:1443.8M
[03/14 13:11:42    206s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1443.8MB).
[03/14 13:11:42    206s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.138, MEM:1443.8M
[03/14 13:11:42    206s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/14 13:11:42    206s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/14 13:11:42    206s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/14 13:11:42    206s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/14 13:11:42    206s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/14 13:11:42    206s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/14 13:11:42    206s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/14 13:11:42    206s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/14 13:11:42    206s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/14 13:11:42    206s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/14 13:11:42    206s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/14 13:11:42    206s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/14 13:11:42    206s] 	Cell FILL1_LL, site bcore.
[03/14 13:11:42    206s] 	Cell FILL_NW_HH, site bcore.
[03/14 13:11:42    206s] 	Cell FILL_NW_LL, site bcore.
[03/14 13:11:42    206s] 	Cell LVLLHCD1, site bcore.
[03/14 13:11:42    206s] 	Cell LVLLHCD2, site bcore.
[03/14 13:11:42    206s] 	Cell LVLLHCD4, site bcore.
[03/14 13:11:42    206s] 	Cell LVLLHCD8, site bcore.
[03/14 13:11:42    206s] 	Cell LVLLHD1, site bcore.
[03/14 13:11:42    206s] 	Cell LVLLHD2, site bcore.
[03/14 13:11:42    206s] 	Cell LVLLHD4, site bcore.
[03/14 13:11:42    206s] 	Cell LVLLHD8, site bcore.
[03/14 13:11:42    206s] .
[03/14 13:11:42    206s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1443.8M
[03/14 13:11:42    206s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.042, MEM:1443.8M
[03/14 13:11:42    206s] LayerId::1 widthSet size::4
[03/14 13:11:42    206s] LayerId::2 widthSet size::4
[03/14 13:11:42    206s] LayerId::3 widthSet size::4
[03/14 13:11:42    206s] LayerId::4 widthSet size::4
[03/14 13:11:42    206s] LayerId::5 widthSet size::4
[03/14 13:11:42    206s] LayerId::6 widthSet size::4
[03/14 13:11:42    206s] LayerId::7 widthSet size::4
[03/14 13:11:42    206s] LayerId::8 widthSet size::4
[03/14 13:11:42    206s] Updating RC grid for preRoute extraction ...
[03/14 13:11:42    206s] Initializing multi-corner capacitance tables ... 
[03/14 13:11:42    207s] Initializing multi-corner resistance tables ...
[03/14 13:11:42    207s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.264037 ; uaWl: 1.000000 ; uaWlH: 0.111687 ; aWlH: 0.000000 ; Pmax: 0.813800 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/14 13:11:42    207s] 
[03/14 13:11:42    207s] Creating Lib Analyzer ...
[03/14 13:11:42    207s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 13:11:42    207s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 13:11:42    207s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 13:11:42    207s] 
[03/14 13:11:43    208s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:28 mem=1467.9M
[03/14 13:11:43    208s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:28 mem=1467.9M
[03/14 13:11:43    208s] Creating Lib Analyzer, finished. 
[03/14 13:11:43    208s] #optDebug: fT-S <1 2 3 1 0>
[03/14 13:11:43    208s] Initializing cpe interface
[03/14 13:11:45    210s] Processing average sequential pin duty cycle 
[03/14 13:11:48    213s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1137.1M, totSessionCpu=0:03:34 **
[03/14 13:11:48    213s] *** optDesign -preCTS ***
[03/14 13:11:48    213s] DRC Margin: user margin 0.0; extra margin 0.2
[03/14 13:11:48    213s] Setup Target Slack: user slack 0; extra slack 0.0
[03/14 13:11:48    213s] Hold Target Slack: user slack 0
[03/14 13:11:48    213s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/14 13:11:48    213s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1504.5M
[03/14 13:11:49    213s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.082, MEM:1504.5M
[03/14 13:11:49    213s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1504.5M
[03/14 13:11:49    213s] All LLGs are deleted
[03/14 13:11:49    213s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1504.5M
[03/14 13:11:49    213s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1502.3M
[03/14 13:11:49    213s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1502.3M
[03/14 13:11:49    213s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=1502.3M
[03/14 13:11:49    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=1502.3M
[03/14 13:11:49    213s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1502.31 MB )
[03/14 13:11:49    213s] (I)       Started Loading and Dumping File ( Curr Mem: 1502.31 MB )
[03/14 13:11:49    213s] (I)       Reading DB...
[03/14 13:11:49    213s] (I)       Read data from FE... (mem=1502.3M)
[03/14 13:11:49    213s] (I)       Read nodes and places... (mem=1502.3M)
[03/14 13:11:49    213s] (I)       Number of ignored instance 0
[03/14 13:11:49    213s] (I)       Number of inbound cells 0
[03/14 13:11:49    213s] (I)       numMoveCells=19516, numMacros=0  numPads=195  numMultiRowHeightInsts=0
[03/14 13:11:49    213s] (I)       cell height: 3600, count: 19516
[03/14 13:11:49    213s] (I)       Done Read nodes and places (cpu=0.030s, mem=1508.7M)
[03/14 13:11:49    213s] (I)       Read nets... (mem=1508.7M)
[03/14 13:11:49    213s] (I)       numNets=20850  ignoredNets=0
[03/14 13:11:49    213s] (I)       Done Read nets (cpu=0.070s, mem=1515.2M)
[03/14 13:11:49    213s] (I)       Read rows... (mem=1515.2M)
[03/14 13:11:49    213s] (I)       Done Read rows (cpu=0.000s, mem=1515.2M)
[03/14 13:11:49    213s] (I)       Identified Clock instances: Flop 6512, Clock buffer/inverter 0, Gate 0, Logic 0
[03/14 13:11:49    213s] (I)       Read module constraints... (mem=1515.2M)
[03/14 13:11:49    213s] (I)       Done Read module constraints (cpu=0.000s, mem=1515.2M)
[03/14 13:11:49    213s] (I)       Done Read data from FE (cpu=0.110s, mem=1515.2M)
[03/14 13:11:49    213s] (I)       before initializing RouteDB syMemory usage = 1515.2 MB
[03/14 13:11:49    213s] (I)       Honor MSV route constraint: false
[03/14 13:11:49    213s] (I)       Maximum routing layer  : 127
[03/14 13:11:49    213s] (I)       Minimum routing layer  : 2
[03/14 13:11:49    213s] (I)       Supply scale factor H  : 1.00
[03/14 13:11:49    213s] (I)       Supply scale factor V  : 1.00
[03/14 13:11:49    213s] (I)       Tracks used by clock wire: 0
[03/14 13:11:49    213s] (I)       Reverse direction      : 
[03/14 13:11:49    213s] (I)       Honor partition pin guides: true
[03/14 13:11:49    213s] (I)       Route selected nets only: false
[03/14 13:11:49    213s] (I)       Route secondary PG pins: false
[03/14 13:11:49    213s] (I)       Second PG max fanout   : 2147483647
[03/14 13:11:49    213s] (I)       Buffering-aware routing: true
[03/14 13:11:49    213s] (I)       Spread congestion away from blockages: true
[03/14 13:11:49    213s] (I)       Overflow penalty cost  : 10
[03/14 13:11:49    213s] (I)       punchThroughDistance   : 5581.25
[03/14 13:11:49    213s] (I)       source-to-sink ratio   : 0.30
[03/14 13:11:49    213s] (I)       Apply function for special wires: true
[03/14 13:11:49    213s] (I)       Layer by layer blockage reading: true
[03/14 13:11:49    213s] (I)       Offset calculation fix : true
[03/14 13:11:49    213s] (I)       Route stripe layer range: 
[03/14 13:11:49    213s] (I)       Honor partition fences : 
[03/14 13:11:49    213s] (I)       Honor partition pin    : 
[03/14 13:11:49    213s] (I)       Honor partition fences with feedthrough: 
[03/14 13:11:49    213s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 13:11:49    213s] (I)       Use row-based GCell size
[03/14 13:11:49    213s] (I)       Use row-based GCell align
[03/14 13:11:49    213s] (I)       GCell unit size   : 3600
[03/14 13:11:49    213s] (I)       GCell multiplier  : 1
[03/14 13:11:49    213s] (I)       GCell row height  : 3600
[03/14 13:11:49    213s] (I)       Actual row height : 3600
[03/14 13:11:49    213s] (I)       GCell align ref   : 20000 20000
[03/14 13:11:49    213s] [NR-eGR] Track table information for default rule: 
[03/14 13:11:49    213s] [NR-eGR] M1 has no routable track
[03/14 13:11:49    213s] [NR-eGR] M2 has single uniform track structure
[03/14 13:11:49    213s] [NR-eGR] M3 has single uniform track structure
[03/14 13:11:49    213s] [NR-eGR] M4 has single uniform track structure
[03/14 13:11:49    213s] [NR-eGR] M5 has single uniform track structure
[03/14 13:11:49    213s] [NR-eGR] M6 has single uniform track structure
[03/14 13:11:49    213s] [NR-eGR] M7 has single uniform track structure
[03/14 13:11:49    213s] [NR-eGR] M8 has single uniform track structure
[03/14 13:11:49    213s] (I)       ===========================================================================
[03/14 13:11:49    213s] (I)       == Report All Rule Vias ==
[03/14 13:11:49    213s] (I)       ===========================================================================
[03/14 13:11:49    213s] (I)        Via Rule : (Default)
[03/14 13:11:49    213s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 13:11:49    213s] (I)       ---------------------------------------------------------------------------
[03/14 13:11:49    213s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 13:11:49    213s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 13:11:49    213s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 13:11:49    213s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 13:11:49    213s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 13:11:49    213s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 13:11:49    213s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 13:11:49    213s] (I)        8    0 : ---                         0 : ---                      
[03/14 13:11:49    213s] (I)       ===========================================================================
[03/14 13:11:49    213s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1515.18 MB )
[03/14 13:11:49    213s] [NR-eGR] Read 3044 PG shapes
[03/14 13:11:49    213s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1515.18 MB )
[03/14 13:11:49    213s] [NR-eGR] #Routing Blockages  : 0
[03/14 13:11:49    213s] [NR-eGR] #Instance Blockages : 0
[03/14 13:11:49    213s] [NR-eGR] #PG Blockages       : 3044
[03/14 13:11:49    213s] [NR-eGR] #Bump Blockages     : 0
[03/14 13:11:49    213s] [NR-eGR] #Boundary Blockages : 0
[03/14 13:11:49    213s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 13:11:49    213s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 13:11:49    213s] (I)       readDataFromPlaceDB
[03/14 13:11:49    213s] (I)       Read net information..
[03/14 13:11:49    213s] [NR-eGR] Read numTotalNets=20850  numIgnoredNets=0
[03/14 13:11:49    213s] (I)       Read testcase time = 0.010 seconds
[03/14 13:11:49    213s] 
[03/14 13:11:49    213s] (I)       early_global_route_priority property id does not exist.
[03/14 13:11:49    213s] (I)       Start initializing grid graph
[03/14 13:11:49    213s] (I)       End initializing grid graph
[03/14 13:11:49    213s] (I)       Model blockages into capacity
[03/14 13:11:49    213s] (I)       Read Num Blocks=3044  Num Prerouted Wires=0  Num CS=0
[03/14 13:11:49    213s] (I)       Started Modeling ( Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Started Modeling Layer 1 ( Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Started Modeling Layer 2 ( Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 0
[03/14 13:11:49    213s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Started Modeling Layer 3 ( Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 0
[03/14 13:11:49    213s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Started Modeling Layer 4 ( Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 0
[03/14 13:11:49    213s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Started Modeling Layer 5 ( Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 13:11:49    213s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Started Modeling Layer 6 ( Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 13:11:49    213s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Started Modeling Layer 7 ( Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 13:11:49    213s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Started Modeling Layer 8 ( Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 13:11:49    213s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1519.80 MB )
[03/14 13:11:49    213s] (I)       -- layer congestion ratio --
[03/14 13:11:49    213s] (I)       Layer 1 : 0.100000
[03/14 13:11:49    213s] (I)       Layer 2 : 0.700000
[03/14 13:11:49    213s] (I)       Layer 3 : 0.700000
[03/14 13:11:49    213s] (I)       Layer 4 : 0.700000
[03/14 13:11:49    213s] (I)       Layer 5 : 0.700000
[03/14 13:11:49    213s] (I)       Layer 6 : 0.700000
[03/14 13:11:49    213s] (I)       Layer 7 : 0.700000
[03/14 13:11:49    213s] (I)       Layer 8 : 0.700000
[03/14 13:11:49    213s] (I)       ----------------------------
[03/14 13:11:49    213s] (I)       Number of ignored nets = 0
[03/14 13:11:49    213s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 13:11:49    213s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 13:11:49    213s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 13:11:49    213s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 13:11:49    213s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 13:11:49    213s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 13:11:49    213s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 13:11:49    213s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 13:11:49    213s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 13:11:49    213s] (I)       Constructing bin map
[03/14 13:11:49    213s] (I)       Initialize bin information with width=7200 height=7200
[03/14 13:11:49    213s] (I)       Done constructing bin map
[03/14 13:11:49    213s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 13:11:49    213s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1519.8 MB
[03/14 13:11:49    213s] (I)       Ndr track 0 does not exist
[03/14 13:11:49    213s] (I)       Layer1  viaCost=300.00
[03/14 13:11:49    213s] (I)       Layer2  viaCost=100.00
[03/14 13:11:49    213s] (I)       Layer3  viaCost=100.00
[03/14 13:11:49    213s] (I)       Layer4  viaCost=100.00
[03/14 13:11:49    213s] (I)       Layer5  viaCost=100.00
[03/14 13:11:49    213s] (I)       Layer6  viaCost=200.00
[03/14 13:11:49    213s] (I)       Layer7  viaCost=100.00
[03/14 13:11:49    213s] (I)       ---------------------Grid Graph Info--------------------
[03/14 13:11:49    213s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 13:11:49    213s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 13:11:49    213s] (I)       Site width          :   400  (dbu)
[03/14 13:11:49    213s] (I)       Row height          :  3600  (dbu)
[03/14 13:11:49    213s] (I)       GCell row height    :  3600  (dbu)
[03/14 13:11:49    213s] (I)       GCell width         :  3600  (dbu)
[03/14 13:11:49    213s] (I)       GCell height        :  3600  (dbu)
[03/14 13:11:49    213s] (I)       Grid                :   261   259     8
[03/14 13:11:49    213s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 13:11:49    213s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 13:11:49    213s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 13:11:49    213s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 13:11:49    213s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 13:11:49    213s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 13:11:49    213s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 13:11:49    213s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 13:11:49    213s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 13:11:49    213s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 13:11:49    213s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 13:11:49    213s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 13:11:49    213s] (I)       --------------------------------------------------------
[03/14 13:11:49    213s] 
[03/14 13:11:49    213s] [NR-eGR] ============ Routing rule table ============
[03/14 13:11:49    213s] [NR-eGR] Rule id: 0  Nets: 20850 
[03/14 13:11:49    213s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 13:11:49    213s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 13:11:49    213s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:11:49    213s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:11:49    213s] [NR-eGR] ========================================
[03/14 13:11:49    213s] [NR-eGR] 
[03/14 13:11:49    213s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 13:11:49    213s] (I)       blocked tracks on layer2 : = 33844 / 608650 (5.56%)
[03/14 13:11:49    213s] (I)       blocked tracks on layer3 : = 4135 / 608391 (0.68%)
[03/14 13:11:49    213s] (I)       blocked tracks on layer4 : = 16416 / 608650 (2.70%)
[03/14 13:11:49    213s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 13:11:49    213s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 13:11:49    213s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 13:11:49    213s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 13:11:49    213s] (I)       After initializing earlyGlobalRoute syMemory usage = 1522.5 MB
[03/14 13:11:49    213s] (I)       Finished Loading and Dumping File ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1522.51 MB )
[03/14 13:11:49    213s] (I)       Started Global Routing ( Curr Mem: 1522.51 MB )
[03/14 13:11:49    213s] (I)       ============= Initialization =============
[03/14 13:11:49    213s] (I)       totalPins=75739  totalGlobalPin=74177 (97.94%)
[03/14 13:11:49    213s] (I)       Started Build MST ( Curr Mem: 1522.51 MB )
[03/14 13:11:49    213s] (I)       Generate topology with single threads
[03/14 13:11:49    213s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       total 2D Cap : 3299241 = (1365398 H, 1933843 V)
[03/14 13:11:49    214s] (I)       #blocked areas for congestion spreading : 0
[03/14 13:11:49    214s] [NR-eGR] Layer group 1: route 20850 net(s) in layer range [2, 8]
[03/14 13:11:49    214s] (I)       ============  Phase 1a Route ============
[03/14 13:11:49    214s] (I)       Started Phase 1a ( Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       Usage: 207430 = (99529 H, 107901 V) = (7.29% H, 5.58% V) = (1.792e+05um H, 1.942e+05um V)
[03/14 13:11:49    214s] (I)       
[03/14 13:11:49    214s] (I)       ============  Phase 1b Route ============
[03/14 13:11:49    214s] (I)       Usage: 207430 = (99529 H, 107901 V) = (7.29% H, 5.58% V) = (1.792e+05um H, 1.942e+05um V)
[03/14 13:11:49    214s] (I)       
[03/14 13:11:49    214s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.733740e+05um
[03/14 13:11:49    214s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 13:11:49    214s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 13:11:49    214s] (I)       ============  Phase 1c Route ============
[03/14 13:11:49    214s] (I)       Usage: 207430 = (99529 H, 107901 V) = (7.29% H, 5.58% V) = (1.792e+05um H, 1.942e+05um V)
[03/14 13:11:49    214s] (I)       
[03/14 13:11:49    214s] (I)       ============  Phase 1d Route ============
[03/14 13:11:49    214s] (I)       Usage: 207430 = (99529 H, 107901 V) = (7.29% H, 5.58% V) = (1.792e+05um H, 1.942e+05um V)
[03/14 13:11:49    214s] (I)       
[03/14 13:11:49    214s] (I)       ============  Phase 1e Route ============
[03/14 13:11:49    214s] (I)       Started Phase 1e ( Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       Usage: 207430 = (99529 H, 107901 V) = (7.29% H, 5.58% V) = (1.792e+05um H, 1.942e+05um V)
[03/14 13:11:49    214s] (I)       
[03/14 13:11:49    214s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.733740e+05um
[03/14 13:11:49    214s] [NR-eGR] 
[03/14 13:11:49    214s] (I)       Current Phase 1l[Initialization] ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       Running layer assignment with 1 threads
[03/14 13:11:49    214s] (I)       Finished Phase 1l ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       ============  Phase 1l Route ============
[03/14 13:11:49    214s] (I)       
[03/14 13:11:49    214s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 13:11:49    214s] [NR-eGR]                        OverCon            
[03/14 13:11:49    214s] [NR-eGR]                         #Gcell     %Gcell
[03/14 13:11:49    214s] [NR-eGR]       Layer                (1)    OverCon 
[03/14 13:11:49    214s] [NR-eGR] ----------------------------------------------
[03/14 13:11:49    214s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 13:11:49    214s] [NR-eGR]      M2  (2)        13( 0.02%)   ( 0.02%) 
[03/14 13:11:49    214s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 13:11:49    214s] [NR-eGR]      M4  (4)         2( 0.00%)   ( 0.00%) 
[03/14 13:11:49    214s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 13:11:49    214s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/14 13:11:49    214s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/14 13:11:49    214s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/14 13:11:49    214s] [NR-eGR] ----------------------------------------------
[03/14 13:11:49    214s] [NR-eGR] Total               15( 0.00%)   ( 0.00%) 
[03/14 13:11:49    214s] [NR-eGR] 
[03/14 13:11:49    214s] (I)       Finished Global Routing ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       total 2D Cap : 3301766 = (1365912 H, 1935854 V)
[03/14 13:11:49    214s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 13:11:49    214s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 13:11:49    214s] (I)       ============= track Assignment ============
[03/14 13:11:49    214s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       Started Greedy Track Assignment ( Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 13:11:49    214s] (I)       Running track assignment with 1 threads
[03/14 13:11:49    214s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1522.51 MB )
[03/14 13:11:49    214s] (I)       Run Multi-thread track assignment
[03/14 13:11:49    214s] (I)       Finished Greedy Track Assignment ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1522.51 MB )
[03/14 13:11:50    214s] [NR-eGR] --------------------------------------------------------------------------
[03/14 13:11:50    214s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 75544
[03/14 13:11:50    214s] [NR-eGR]     M2  (2V) length: 1.648406e+05um, number of vias: 112094
[03/14 13:11:50    214s] [NR-eGR]     M3  (3H) length: 1.760806e+05um, number of vias: 3284
[03/14 13:11:50    214s] [NR-eGR]     M4  (4V) length: 3.756221e+04um, number of vias: 338
[03/14 13:11:50    214s] [NR-eGR]     M5  (5H) length: 7.119700e+03um, number of vias: 41
[03/14 13:11:50    214s] [NR-eGR]     M6  (6V) length: 3.298000e+02um, number of vias: 0
[03/14 13:11:50    214s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/14 13:11:50    214s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/14 13:11:50    214s] [NR-eGR] Total length: 3.859329e+05um, number of vias: 191301
[03/14 13:11:50    214s] [NR-eGR] --------------------------------------------------------------------------
[03/14 13:11:50    214s] [NR-eGR] Total eGR-routed clock nets wire length: 2.309350e+04um 
[03/14 13:11:50    214s] [NR-eGR] --------------------------------------------------------------------------
[03/14 13:11:50    214s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.00 sec, Real: 0.99 sec, Curr Mem: 1508.51 MB )
[03/14 13:11:50    214s] Extraction called for design 'fullchip' of instances=19516 and nets=20956 using extraction engine 'preRoute' .
[03/14 13:11:50    214s] PreRoute RC Extraction called for design fullchip.
[03/14 13:11:50    214s] RC Extraction called in multi-corner(2) mode.
[03/14 13:11:50    214s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 13:11:50    214s] RCMode: PreRoute
[03/14 13:11:50    214s]       RC Corner Indexes            0       1   
[03/14 13:11:50    214s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 13:11:50    214s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 13:11:50    214s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 13:11:50    214s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 13:11:50    214s] Shrink Factor                : 1.00000
[03/14 13:11:50    214s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 13:11:50    214s] Using capacitance table file ...
[03/14 13:11:50    214s] LayerId::1 widthSet size::4
[03/14 13:11:50    214s] LayerId::2 widthSet size::4
[03/14 13:11:50    214s] LayerId::3 widthSet size::4
[03/14 13:11:50    214s] LayerId::4 widthSet size::4
[03/14 13:11:50    214s] LayerId::5 widthSet size::4
[03/14 13:11:50    214s] LayerId::6 widthSet size::4
[03/14 13:11:50    214s] LayerId::7 widthSet size::4
[03/14 13:11:50    214s] LayerId::8 widthSet size::4
[03/14 13:11:50    214s] Updating RC grid for preRoute extraction ...
[03/14 13:11:50    214s] Initializing multi-corner capacitance tables ... 
[03/14 13:11:50    214s] Initializing multi-corner resistance tables ...
[03/14 13:11:50    215s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.263217 ; uaWl: 1.000000 ; uaWlH: 0.116631 ; aWlH: 0.000000 ; Pmax: 0.814300 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/14 13:11:50    215s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1501.512M)
[03/14 13:11:50    215s] ** Profile ** Start :  cpu=0:00:00.0, mem=1501.5M
[03/14 13:11:50    215s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1501.5M
[03/14 13:11:50    215s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1501.5M
[03/14 13:11:50    215s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1503.7M
[03/14 13:11:50    215s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1503.7M
[03/14 13:11:50    215s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.089, MEM:1503.7M
[03/14 13:11:50    215s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.096, MEM:1503.7M
[03/14 13:11:50    215s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1503.7M
[03/14 13:11:50    215s] Starting delay calculation for Setup views
[03/14 13:11:50    215s] #################################################################################
[03/14 13:11:50    215s] # Design Stage: PreRoute
[03/14 13:11:50    215s] # Design Name: fullchip
[03/14 13:11:50    215s] # Design Mode: 65nm
[03/14 13:11:50    215s] # Analysis Mode: MMMC Non-OCV 
[03/14 13:11:50    215s] # Parasitics Mode: No SPEF/RCDB
[03/14 13:11:50    215s] # Signoff Settings: SI Off 
[03/14 13:11:50    215s] #################################################################################
[03/14 13:11:51    216s] Calculate delays in BcWc mode...
[03/14 13:11:51    216s] Topological Sorting (REAL = 0:00:00.0, MEM = 1512.7M, InitMEM = 1509.7M)
[03/14 13:11:51    216s] Start delay calculation (fullDC) (1 T). (MEM=1512.71)
[03/14 13:11:51    216s] End AAE Lib Interpolated Model. (MEM=1524.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 13:11:51    216s] First Iteration Infinite Tw... 
[03/14 13:11:55    220s] Total number of fetched objects 20872
[03/14 13:11:55    220s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 13:11:55    220s] End delay calculation. (MEM=1606.99 CPU=0:00:03.2 REAL=0:00:03.0)
[03/14 13:11:56    220s] End delay calculation (fullDC). (MEM=1579.91 CPU=0:00:04.5 REAL=0:00:05.0)
[03/14 13:11:56    220s] *** CDM Built up (cpu=0:00:05.3  real=0:00:06.0  mem= 1579.9M) ***
[03/14 13:11:56    221s] *** Done Building Timing Graph (cpu=0:00:05.8 real=0:00:06.0 totSessionCpu=0:03:41 mem=1579.9M)
[03/14 13:11:56    221s] ** Profile ** Overall slacks :  cpu=0:00:06.0, mem=1579.9M
[03/14 13:11:57    221s] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1579.9M
[03/14 13:11:57    221s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.361  |
|           TNS (ns):|-12581.9 |
|    Violating Paths:|  8798   |
|          All Paths:|  11656  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    197 (197)     |   -0.301   |    197 (197)     |
|   max_tran     |   804 (12473)    |  -10.204   |   804 (12474)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.830%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1579.9M
[03/14 13:11:57    221s] **optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1162.8M, totSessionCpu=0:03:42 **
[03/14 13:11:57    221s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/14 13:11:57    221s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 13:11:57    221s] ### Creating PhyDesignMc. totSessionCpu=0:03:42 mem=1532.9M
[03/14 13:11:57    221s] OPERPROF: Starting DPlace-Init at level 1, MEM:1532.9M
[03/14 13:11:57    221s] z: 2, totalTracks: 1
[03/14 13:11:57    221s] z: 4, totalTracks: 1
[03/14 13:11:57    221s] z: 6, totalTracks: 1
[03/14 13:11:57    221s] z: 8, totalTracks: 1
[03/14 13:11:57    221s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 13:11:57    221s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1532.9M
[03/14 13:11:57    222s] OPERPROF:     Starting CMU at level 3, MEM:1532.9M
[03/14 13:11:57    222s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1532.9M
[03/14 13:11:57    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.103, MEM:1532.9M
[03/14 13:11:57    222s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1532.9MB).
[03/14 13:11:57    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.146, MEM:1532.9M
[03/14 13:11:57    222s] TotalInstCnt at PhyDesignMc Initialization: 19,516
[03/14 13:11:57    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:42 mem=1532.9M
[03/14 13:11:57    222s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1532.9M
[03/14 13:11:57    222s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.055, MEM:1532.9M
[03/14 13:11:57    222s] TotalInstCnt at PhyDesignMc Destruction: 19,516
[03/14 13:11:57    222s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 13:11:57    222s] ### Creating PhyDesignMc. totSessionCpu=0:03:42 mem=1532.9M
[03/14 13:11:57    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:1532.9M
[03/14 13:11:57    222s] z: 2, totalTracks: 1
[03/14 13:11:57    222s] z: 4, totalTracks: 1
[03/14 13:11:57    222s] z: 6, totalTracks: 1
[03/14 13:11:57    222s] z: 8, totalTracks: 1
[03/14 13:11:57    222s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 13:11:57    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1532.9M
[03/14 13:11:57    222s] OPERPROF:     Starting CMU at level 3, MEM:1532.9M
[03/14 13:11:57    222s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1532.9M
[03/14 13:11:57    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:1532.9M
[03/14 13:11:57    222s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1532.9MB).
[03/14 13:11:57    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.115, MEM:1532.9M
[03/14 13:11:57    222s] TotalInstCnt at PhyDesignMc Initialization: 19,516
[03/14 13:11:57    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:42 mem=1532.9M
[03/14 13:11:57    222s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1532.9M
[03/14 13:11:57    222s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:1532.9M
[03/14 13:11:57    222s] TotalInstCnt at PhyDesignMc Destruction: 19,516
[03/14 13:11:57    222s] *** Starting optimizing excluded clock nets MEM= 1532.9M) ***
[03/14 13:11:57    222s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1532.9M) ***
[03/14 13:11:57    222s] FDS started ...
[03/14 13:11:58    222s] 
[03/14 13:11:58    222s] Begin Power Analysis
[03/14 13:11:58    222s] 
[03/14 13:11:58    222s]              0V	    VSS
[03/14 13:11:58    222s]            0.9V	    VDD
[03/14 13:11:58    222s] Begin Processing Timing Library for Power Calculation
[03/14 13:11:58    222s] 
[03/14 13:11:58    222s] Begin Processing Timing Library for Power Calculation
[03/14 13:11:58    222s] 
[03/14 13:11:58    222s] 
[03/14 13:11:58    222s] 
[03/14 13:11:58    222s] Begin Processing Power Net/Grid for Power Calculation
[03/14 13:11:58    222s] 
[03/14 13:11:58    222s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1173.24MB/2675.36MB/1192.73MB)
[03/14 13:11:58    222s] 
[03/14 13:11:58    222s] Begin Processing Timing Window Data for Power Calculation
[03/14 13:11:58    222s] 
[03/14 13:11:58    222s] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1173.25MB/2675.36MB/1192.73MB)
[03/14 13:11:58    223s] 
[03/14 13:11:58    223s] Begin Processing User Attributes
[03/14 13:11:58    223s] 
[03/14 13:11:58    223s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1173.26MB/2675.36MB/1192.73MB)
[03/14 13:11:58    223s] 
[03/14 13:11:58    223s] Begin Processing Signal Activity
[03/14 13:11:58    223s] 
[03/14 13:11:59    224s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1173.68MB/2675.36MB/1192.73MB)
[03/14 13:11:59    224s] 
[03/14 13:11:59    224s] Begin Power Computation
[03/14 13:11:59    224s] 
[03/14 13:11:59    224s]       ----------------------------------------------------------
[03/14 13:11:59    224s]       # of cell(s) missing both power/leakage table: 0
[03/14 13:11:59    224s]       # of cell(s) missing power table: 1
[03/14 13:11:59    224s]       # of cell(s) missing leakage table: 0
[03/14 13:11:59    224s]       # of MSMV cell(s) missing power_level: 0
[03/14 13:11:59    224s]       ----------------------------------------------------------
[03/14 13:11:59    224s] CellName                                  Missing Table(s)
[03/14 13:11:59    224s] TIEL                                      internal power, 
[03/14 13:11:59    224s] 
[03/14 13:11:59    224s] 
[03/14 13:12:01    226s] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1174.73MB/2675.36MB/1192.73MB)
[03/14 13:12:01    226s] 
[03/14 13:12:01    226s] Begin Processing User Attributes
[03/14 13:12:01    226s] 
[03/14 13:12:01    226s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1174.73MB/2675.36MB/1192.73MB)
[03/14 13:12:01    226s] 
[03/14 13:12:01    226s] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1174.79MB/2675.36MB/1192.73MB)
[03/14 13:12:01    226s] 
[03/14 13:12:01    226s] *



[03/14 13:12:01    226s] Total Power
[03/14 13:12:01    226s] -----------------------------------------------------------------------------------------
[03/14 13:12:01    226s] Total Internal Power:       69.79182399 	   81.3070%
[03/14 13:12:01    226s] Total Switching Power:      15.32139487 	   17.8493%
[03/14 13:12:01    226s] Total Leakage Power:         0.72423312 	    0.8437%
[03/14 13:12:01    226s] Total Power:                85.83745218
[03/14 13:12:01    226s] -----------------------------------------------------------------------------------------
[03/14 13:12:02    226s] Processing average sequential pin duty cycle 
[03/14 13:12:02    227s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 13:12:02    227s] ### Creating PhyDesignMc. totSessionCpu=0:03:47 mem=1536.4M
[03/14 13:12:02    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:1536.4M
[03/14 13:12:02    227s] z: 2, totalTracks: 1
[03/14 13:12:02    227s] z: 4, totalTracks: 1
[03/14 13:12:02    227s] z: 6, totalTracks: 1
[03/14 13:12:02    227s] z: 8, totalTracks: 1
[03/14 13:12:02    227s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 13:12:02    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1536.4M
[03/14 13:12:02    227s] OPERPROF:     Starting CMU at level 3, MEM:1536.4M
[03/14 13:12:02    227s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1536.4M
[03/14 13:12:02    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.085, MEM:1536.4M
[03/14 13:12:02    227s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1536.4MB).
[03/14 13:12:02    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.119, MEM:1536.4M
[03/14 13:12:02    227s] TotalInstCnt at PhyDesignMc Initialization: 19,516
[03/14 13:12:02    227s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:47 mem=1536.4M
[03/14 13:12:02    227s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1536.4M
[03/14 13:12:02    227s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1536.4M
[03/14 13:12:02    227s] Finished cut-off ROI computation ...
[03/14 13:12:04    228s] Completed resizing move eval ...
[03/14 13:12:04    228s] Committed moves ...
[03/14 13:12:04    229s] FDS :: Updated timing
[03/14 13:12:04    229s] FDS :: Design WNS: -7.361 ns
[03/14 13:12:04    229s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1582.6M
[03/14 13:12:04    229s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:1582.6M
[03/14 13:12:04    229s] TotalInstCnt at PhyDesignMc Destruction: 19,516
[03/14 13:12:04    229s] 
[03/14 13:12:04    229s]  145 instances changed cell type
[03/14 13:12:04    229s] 
[03/14 13:12:04    229s]                        UpSize    DownSize   SameSize   Total
[03/14 13:12:04    229s]                        ------    --------   --------   -----
[03/14 13:12:04    229s]     Sequential            0          0          0          0
[03/14 13:12:04    229s]  Combinational            0        145          0        145
[03/14 13:12:04    229s] 
[03/14 13:12:04    229s]  145 instances resized during new FDS.
[03/14 13:12:04    229s] 
[03/14 13:12:04    229s] Number of insts committed for which the initial cell was dont use = 0
[03/14 13:12:04    229s] 
[03/14 13:12:04    229s] *** FDS finished (cpu=0:00:06.9 real=0:00:07.0 mem=1582.6M) ***
[03/14 13:12:04    229s] 
[03/14 13:12:04    229s] The useful skew maximum allowed delay is: 0.2
[03/14 13:12:05    229s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 13:12:05    229s] optDesignOneStep: Power Flow
[03/14 13:12:05    229s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 13:12:05    229s] Deleting Lib Analyzer.
[03/14 13:12:05    229s] Info: 1 clock net  excluded from IPO operation.
[03/14 13:12:05    230s] ### Creating LA Mngr. totSessionCpu=0:03:50 mem=1582.6M
[03/14 13:12:05    230s] ### Creating LA Mngr, finished. totSessionCpu=0:03:50 mem=1582.6M
[03/14 13:12:05    230s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/14 13:12:05    230s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:50.1/0:04:14.7 (0.9), mem = 1582.6M
[03/14 13:12:05    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.1
[03/14 13:12:05    230s] (I,S,L,T): WC_VIEW: 69.4429, 14.9565, 0.714202, 85.1136
[03/14 13:12:05    230s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 13:12:05    230s] ### Creating PhyDesignMc. totSessionCpu=0:03:50 mem=1582.6M
[03/14 13:12:05    230s] OPERPROF: Starting DPlace-Init at level 1, MEM:1582.6M
[03/14 13:12:05    230s] z: 2, totalTracks: 1
[03/14 13:12:05    230s] z: 4, totalTracks: 1
[03/14 13:12:05    230s] z: 6, totalTracks: 1
[03/14 13:12:05    230s] z: 8, totalTracks: 1
[03/14 13:12:05    230s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 13:12:05    230s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1582.6M
[03/14 13:12:05    230s] OPERPROF:     Starting CMU at level 3, MEM:1582.6M
[03/14 13:12:05    230s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1582.6M
[03/14 13:12:05    230s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.093, MEM:1582.6M
[03/14 13:12:05    230s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1582.6MB).
[03/14 13:12:05    230s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.122, MEM:1582.6M
[03/14 13:12:05    230s] TotalInstCnt at PhyDesignMc Initialization: 19,516
[03/14 13:12:05    230s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:51 mem=1582.6M
[03/14 13:12:05    230s] ### Creating TopoMgr, started
[03/14 13:12:05    230s] ### Creating TopoMgr, finished
[03/14 13:12:05    230s] 
[03/14 13:12:05    230s] Footprint cell information for calculating maxBufDist
[03/14 13:12:05    230s] *info: There are 18 candidate Buffer cells
[03/14 13:12:05    230s] *info: There are 18 candidate Inverter cells
[03/14 13:12:05    230s] 
[03/14 13:12:06    231s] ### Creating RouteCongInterface, started
[03/14 13:12:06    231s] 
[03/14 13:12:06    231s] Creating Lib Analyzer ...
[03/14 13:12:06    231s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 13:12:06    231s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 13:12:06    231s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 13:12:06    231s] 
[03/14 13:12:07    232s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:52 mem=1670.1M
[03/14 13:12:07    232s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:52 mem=1670.1M
[03/14 13:12:07    232s] Creating Lib Analyzer, finished. 
[03/14 13:12:07    232s] 
[03/14 13:12:07    232s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/14 13:12:07    232s] 
[03/14 13:12:07    232s] #optDebug: {0, 1.200}
[03/14 13:12:07    232s] ### Creating RouteCongInterface, finished
[03/14 13:12:09    233s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1689.1M
[03/14 13:12:09    233s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1689.1M
[03/14 13:12:09    233s] 
[03/14 13:12:09    233s] Netlist preparation processing... 
[03/14 13:12:09    233s] 
[03/14 13:12:09    233s] Constant propagation run...
[03/14 13:12:09    233s] CPU of constant propagation run : 0:00:00.0 (mem :1689.1M)
[03/14 13:12:09    233s] 
[03/14 13:12:09    233s] Dangling output instance removal run...
[03/14 13:12:09    233s] CPU of dangling output instance removal run : 0:00:00.0 (mem :1689.1M)
[03/14 13:12:09    233s] 
[03/14 13:12:09    233s] Dont care observability instance removal run...
[03/14 13:12:09    233s] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1689.1M)
[03/14 13:12:09    233s] 
[03/14 13:12:09    233s] Removed instances... 
[03/14 13:12:09    233s] 
[03/14 13:12:09    233s] Replaced instances... 
[03/14 13:12:09    233s] 
[03/14 13:12:09    233s] Removed 0 instance
[03/14 13:12:09    233s] 	CPU for removing db instances : 0:00:00.0 (mem :1689.1M)
[03/14 13:12:09    233s] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1689.1M)
[03/14 13:12:09    233s] CPU of: netlist preparation :0:00:00.0 (mem :1689.1M)
[03/14 13:12:09    233s] 
[03/14 13:12:09    233s] Mark undriven nets with IPOIgnored run...
[03/14 13:12:09    233s] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1689.1M)
[03/14 13:12:09    233s] *info: Marking 0 isolation instances dont touch
[03/14 13:12:09    233s] *info: Marking 0 level shifter instances dont touch
[03/14 13:12:09    233s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1670.1M
[03/14 13:12:09    234s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.043, MEM:1670.1M
[03/14 13:12:09    234s] TotalInstCnt at PhyDesignMc Destruction: 19,516
[03/14 13:12:09    234s] (I,S,L,T): WC_VIEW: 69.4429, 14.9565, 0.714202, 85.1136
[03/14 13:12:09    234s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.1
[03/14 13:12:09    234s] *** AreaOpt [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:03:54.1/0:04:18.8 (0.9), mem = 1670.1M
[03/14 13:12:09    234s] 
[03/14 13:12:09    234s] =============================================================================================
[03/14 13:12:09    234s]  Step TAT Report for SimplifyNetlist #1
[03/14 13:12:09    234s] =============================================================================================
[03/14 13:12:09    234s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 13:12:09    234s] ---------------------------------------------------------------------------------------------
[03/14 13:12:09    234s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  26.5 % )     0:00:01.1 /  0:00:01.1    1.0
[03/14 13:12:09    234s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    4.7
[03/14 13:12:09    234s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 13:12:09    234s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.7 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 13:12:09    234s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  12.9 % )     0:00:00.5 /  0:00:00.6    1.0
[03/14 13:12:09    234s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:12:09    234s] [ MISC                   ]          0:00:02.2  (  53.4 % )     0:00:02.2 /  0:00:02.2    1.0
[03/14 13:12:09    234s] ---------------------------------------------------------------------------------------------
[03/14 13:12:09    234s]  SimplifyNetlist #1 TOTAL           0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[03/14 13:12:09    234s] ---------------------------------------------------------------------------------------------
[03/14 13:12:09    234s] 
[03/14 13:12:09    234s] skipped the cell partition in DRV
[03/14 13:12:10    234s] Leakage Power Opt: re-selecting buf/inv list 
[03/14 13:12:10    234s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 13:12:10    234s] optDesignOneStep: Power Flow
[03/14 13:12:10    234s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 13:12:10    234s] Deleting Lib Analyzer.
[03/14 13:12:10    234s] Begin: GigaOpt high fanout net optimization
[03/14 13:12:10    234s] GigaOpt HFN: use maxLocalDensity 1.2
[03/14 13:12:10    234s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/14 13:12:10    234s] Info: 1 clock net  excluded from IPO operation.
[03/14 13:12:10    234s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:54.8/0:04:19.4 (0.9), mem = 1606.1M
[03/14 13:12:10    234s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.2
[03/14 13:12:10    235s] (I,S,L,T): WC_VIEW: 69.4429, 14.9565, 0.714202, 85.1136
[03/14 13:12:10    235s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 13:12:10    235s] ### Creating PhyDesignMc. totSessionCpu=0:03:55 mem=1606.1M
[03/14 13:12:10    235s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 13:12:10    235s] OPERPROF: Starting DPlace-Init at level 1, MEM:1606.1M
[03/14 13:12:10    235s] z: 2, totalTracks: 1
[03/14 13:12:10    235s] z: 4, totalTracks: 1
[03/14 13:12:10    235s] z: 6, totalTracks: 1
[03/14 13:12:10    235s] z: 8, totalTracks: 1
[03/14 13:12:10    235s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 13:12:10    235s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1606.1M
[03/14 13:12:10    235s] OPERPROF:     Starting CMU at level 3, MEM:1606.1M
[03/14 13:12:10    235s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1606.1M
[03/14 13:12:10    235s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:1606.1M
[03/14 13:12:10    235s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1606.1MB).
[03/14 13:12:10    235s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.122, MEM:1606.1M
[03/14 13:12:10    235s] TotalInstCnt at PhyDesignMc Initialization: 19,516
[03/14 13:12:10    235s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:55 mem=1606.1M
[03/14 13:12:10    235s] ### Creating RouteCongInterface, started
[03/14 13:12:10    235s] 
[03/14 13:12:10    235s] Creating Lib Analyzer ...
[03/14 13:12:10    235s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 13:12:10    235s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 13:12:10    235s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 13:12:10    235s] 
[03/14 13:12:11    236s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:56 mem=1606.1M
[03/14 13:12:11    236s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:56 mem=1606.1M
[03/14 13:12:11    236s] Creating Lib Analyzer, finished. 
[03/14 13:12:11    236s] 
[03/14 13:12:11    236s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/14 13:12:11    236s] 
[03/14 13:12:11    236s] #optDebug: {0, 1.200}
[03/14 13:12:11    236s] ### Creating RouteCongInterface, finished
[03/14 13:12:14    239s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 13:12:14    239s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1606.1M
[03/14 13:12:14    239s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.044, MEM:1606.1M
[03/14 13:12:14    239s] TotalInstCnt at PhyDesignMc Destruction: 19,516
[03/14 13:12:14    239s] (I,S,L,T): WC_VIEW: 69.4429, 14.9565, 0.714202, 85.1136
[03/14 13:12:14    239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.2
[03/14 13:12:14    239s] *** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:03:59.3/0:04:23.9 (0.9), mem = 1606.1M
[03/14 13:12:14    239s] 
[03/14 13:12:14    239s] =============================================================================================
[03/14 13:12:14    239s]  Step TAT Report for DrvOpt #1
[03/14 13:12:14    239s] =============================================================================================
[03/14 13:12:14    239s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 13:12:14    239s] ---------------------------------------------------------------------------------------------
[03/14 13:12:14    239s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  24.5 % )     0:00:01.1 /  0:00:01.1    1.0
[03/14 13:12:14    239s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:12:14    239s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 13:12:14    239s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 13:12:14    239s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:12:14    239s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:12:14    239s] [ MISC                   ]          0:00:03.1  (  68.9 % )     0:00:03.1 /  0:00:03.2    1.0
[03/14 13:12:14    239s] ---------------------------------------------------------------------------------------------
[03/14 13:12:14    239s]  DrvOpt #1 TOTAL                    0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.6    1.0
[03/14 13:12:14    239s] ---------------------------------------------------------------------------------------------
[03/14 13:12:14    239s] 
[03/14 13:12:14    239s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/14 13:12:14    239s] End: GigaOpt high fanout net optimization
[03/14 13:12:14    239s] Begin: GigaOpt DRV Optimization
[03/14 13:12:14    239s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/14 13:12:14    239s] Info: 1 clock net  excluded from IPO operation.
[03/14 13:12:14    239s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:59.3/0:04:24.0 (0.9), mem = 1606.1M
[03/14 13:12:14    239s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.3
[03/14 13:12:14    239s] (I,S,L,T): WC_VIEW: 69.4429, 14.9565, 0.714202, 85.1136
[03/14 13:12:14    239s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 13:12:14    239s] ### Creating PhyDesignMc. totSessionCpu=0:04:00 mem=1606.1M
[03/14 13:12:14    239s] OPERPROF: Starting DPlace-Init at level 1, MEM:1606.1M
[03/14 13:12:14    239s] z: 2, totalTracks: 1
[03/14 13:12:14    239s] z: 4, totalTracks: 1
[03/14 13:12:14    239s] z: 6, totalTracks: 1
[03/14 13:12:14    239s] z: 8, totalTracks: 1
[03/14 13:12:14    239s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 13:12:14    239s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1606.1M
[03/14 13:12:15    239s] OPERPROF:     Starting CMU at level 3, MEM:1606.1M
[03/14 13:12:15    239s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1606.1M
[03/14 13:12:15    239s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.085, MEM:1606.1M
[03/14 13:12:15    239s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1606.1MB).
[03/14 13:12:15    239s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.114, MEM:1606.1M
[03/14 13:12:15    239s] TotalInstCnt at PhyDesignMc Initialization: 19,516
[03/14 13:12:15    239s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:00 mem=1606.1M
[03/14 13:12:15    239s] ### Creating RouteCongInterface, started
[03/14 13:12:15    239s] 
[03/14 13:12:15    239s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/14 13:12:15    239s] 
[03/14 13:12:15    239s] #optDebug: {0, 1.200}
[03/14 13:12:15    239s] ### Creating RouteCongInterface, finished
[03/14 13:12:17    242s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1625.1M
[03/14 13:12:17    242s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1625.1M
[03/14 13:12:18    242s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 13:12:18    242s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/14 13:12:18    242s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 13:12:18    242s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/14 13:12:18    242s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 13:12:18    243s] Info: violation cost 44614.175781 (cap = 418.991394, tran = 44195.183594, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 13:12:18    243s] |   950| 14692|   -10.35|   356|   356|    -0.30|     0|     0|     0|     0|    -7.36|-12691.26|       0|       0|       0|  49.67|          |         |
[03/14 13:12:23    248s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 13:12:23    248s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.68| -3753.77|     146|       0|     318|  49.97| 0:00:05.0|  1683.3M|
[03/14 13:12:23    248s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 13:12:23    248s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.68| -3753.77|       0|       0|       0|  49.97| 0:00:00.0|  1683.3M|
[03/14 13:12:23    248s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 13:12:23    248s] **** Begin NDR-Layer Usage Statistics ****
[03/14 13:12:23    248s] 0 Ndr or Layer constraints added by optimization 
[03/14 13:12:23    248s] **** End NDR-Layer Usage Statistics ****
[03/14 13:12:23    248s] 
[03/14 13:12:23    248s] *** Finish DRV Fixing (cpu=0:00:05.7 real=0:00:06.0 mem=1683.3M) ***
[03/14 13:12:23    248s] 
[03/14 13:12:23    248s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1664.2M
[03/14 13:12:23    248s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.045, MEM:1664.2M
[03/14 13:12:23    248s] TotalInstCnt at PhyDesignMc Destruction: 19,662
[03/14 13:12:23    248s] (I,S,L,T): WC_VIEW: 68.7298, 15.0027, 0.722752, 84.4553
[03/14 13:12:23    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.3
[03/14 13:12:23    248s] *** DrvOpt [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:04:08.5/0:04:33.1 (0.9), mem = 1664.2M
[03/14 13:12:23    248s] 
[03/14 13:12:23    248s] =============================================================================================
[03/14 13:12:23    248s]  Step TAT Report for DrvOpt #2
[03/14 13:12:23    248s] =============================================================================================
[03/14 13:12:23    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 13:12:23    248s] ---------------------------------------------------------------------------------------------
[03/14 13:12:23    248s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 13:12:23    248s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:12:23    248s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 13:12:23    248s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 13:12:23    248s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:12:23    248s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:05.1 /  0:00:05.1    1.0
[03/14 13:12:23    248s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:12:23    248s] [ OptEval                ]      2   0:00:02.3  (  25.2 % )     0:00:02.3 /  0:00:02.4    1.0
[03/14 13:12:23    248s] [ OptCommit              ]      2   0:00:00.4  (   4.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 13:12:23    248s] [ IncrTimingUpdate       ]      2   0:00:00.6  (   6.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 13:12:23    248s] [ PostCommitDelayUpdate  ]      2   0:00:00.3  (   3.1 % )     0:00:01.8 /  0:00:01.8    1.0
[03/14 13:12:23    248s] [ IncrDelayCalc          ]     12   0:00:01.6  (  16.9 % )     0:00:01.6 /  0:00:01.5    1.0
[03/14 13:12:23    248s] [ DrvFindVioNets         ]      3   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.4    1.1
[03/14 13:12:23    248s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[03/14 13:12:23    248s] [ MISC                   ]          0:00:03.3  (  36.0 % )     0:00:03.3 /  0:00:03.3    1.0
[03/14 13:12:23    248s] ---------------------------------------------------------------------------------------------
[03/14 13:12:23    248s]  DrvOpt #2 TOTAL                    0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:09.3    1.0
[03/14 13:12:23    248s] ---------------------------------------------------------------------------------------------
[03/14 13:12:23    248s] 
[03/14 13:12:23    248s] End: GigaOpt DRV Optimization
[03/14 13:12:23    248s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/14 13:12:23    248s] Leakage Power Opt: resetting the buf/inv selection
[03/14 13:12:23    248s] **optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1275.0M, totSessionCpu=0:04:09 **
[03/14 13:12:24    248s] 
[03/14 13:12:24    248s] Active setup views:
[03/14 13:12:24    248s]  WC_VIEW
[03/14 13:12:24    248s]   Dominating endpoints: 0
[03/14 13:12:24    248s]   Dominating TNS: -0.000
[03/14 13:12:24    248s] 
[03/14 13:12:24    248s] Leakage Power Opt: re-selecting buf/inv list 
[03/14 13:12:24    248s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 13:12:24    248s] optDesignOneStep: Power Flow
[03/14 13:12:24    248s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 13:12:24    248s] Deleting Lib Analyzer.
[03/14 13:12:24    248s] Begin: GigaOpt Global Optimization
[03/14 13:12:24    248s] *info: use new DP (enabled)
[03/14 13:12:24    248s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[03/14 13:12:24    248s] Info: 1 clock net  excluded from IPO operation.
[03/14 13:12:24    248s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:08.9/0:04:33.5 (0.9), mem = 1626.2M
[03/14 13:12:24    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.4
[03/14 13:12:24    249s] (I,S,L,T): WC_VIEW: 68.7298, 15.0027, 0.722752, 84.4553
[03/14 13:12:24    249s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 13:12:24    249s] ### Creating PhyDesignMc. totSessionCpu=0:04:09 mem=1626.2M
[03/14 13:12:24    249s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 13:12:24    249s] OPERPROF: Starting DPlace-Init at level 1, MEM:1626.2M
[03/14 13:12:24    249s] z: 2, totalTracks: 1
[03/14 13:12:24    249s] z: 4, totalTracks: 1
[03/14 13:12:24    249s] z: 6, totalTracks: 1
[03/14 13:12:24    249s] z: 8, totalTracks: 1
[03/14 13:12:24    249s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 13:12:24    249s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1626.2M
[03/14 13:12:24    249s] OPERPROF:     Starting CMU at level 3, MEM:1626.2M
[03/14 13:12:24    249s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1626.2M
[03/14 13:12:24    249s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.104, MEM:1626.2M
[03/14 13:12:24    249s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1626.2MB).
[03/14 13:12:24    249s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.134, MEM:1626.2M
[03/14 13:12:24    249s] TotalInstCnt at PhyDesignMc Initialization: 19,662
[03/14 13:12:24    249s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:09 mem=1626.2M
[03/14 13:12:24    249s] ### Creating RouteCongInterface, started
[03/14 13:12:24    249s] 
[03/14 13:12:24    249s] Creating Lib Analyzer ...
[03/14 13:12:24    249s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 13:12:24    249s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 13:12:24    249s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 13:12:24    249s] 
[03/14 13:12:25    250s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:11 mem=1626.2M
[03/14 13:12:25    250s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:11 mem=1626.2M
[03/14 13:12:25    250s] Creating Lib Analyzer, finished. 
[03/14 13:12:25    250s] 
[03/14 13:12:25    250s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/14 13:12:25    250s] 
[03/14 13:12:25    250s] #optDebug: {0, 1.200}
[03/14 13:12:25    250s] ### Creating RouteCongInterface, finished
[03/14 13:12:31    256s] *info: 1 clock net excluded
[03/14 13:12:31    256s] *info: 2 special nets excluded.
[03/14 13:12:31    256s] *info: 106 no-driver nets excluded.
[03/14 13:12:33    258s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1645.3M
[03/14 13:12:33    258s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1645.3M
[03/14 13:12:34    258s] ** GigaOpt Global Opt WNS Slack -1.677  TNS Slack -3753.771 
[03/14 13:12:34    258s] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:12:34    258s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 13:12:34    258s] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:12:34    258s] |  -1.677|-3753.771|    49.97%|   0:00:00.0| 1661.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:12:34    258s] |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/14 13:12:48    273s] |  -1.497|-2243.933|    50.25%|   0:00:14.0| 1735.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:12:48    273s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:12:58    283s] |  -1.334|-1758.612|    50.54%|   0:00:10.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:12:58    283s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:12:59    284s] |  -1.334|-1758.612|    50.54%|   0:00:01.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:12:59    284s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:13:19    304s] |  -1.097|-1256.318|    50.99%|   0:00:20.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:13:19    304s] |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/14 13:13:29    314s] |  -1.094|-1217.099|    51.12%|   0:00:10.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:13:29    314s] |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 13:13:33    318s] |  -1.093|-1189.312|    51.22%|   0:00:04.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:13:33    318s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:13:34    319s] |  -1.093|-1189.312|    51.22%|   0:00:01.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:13:34    319s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:13:41    326s] |  -1.025|-1119.736|    51.47%|   0:00:07.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:13:41    326s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:13:45    330s] |  -1.025|-1113.891|    51.50%|   0:00:04.0| 1772.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:13:45    330s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:13:47    332s] |  -1.025|-1113.579|    51.51%|   0:00:02.0| 1772.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:13:47    332s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:13:48    333s] |  -1.025|-1113.579|    51.51%|   0:00:01.0| 1772.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:13:48    333s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:13:52    337s] |  -1.017|-1088.543|    51.66%|   0:00:04.0| 1772.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:13:52    337s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:13:55    339s] |  -1.017|-1088.028|    51.66%|   0:00:03.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:13:55    339s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:13:56    340s] |  -1.017|-1087.796|    51.66%|   0:00:01.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:13:56    340s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:13:56    341s] |  -1.017|-1087.796|    51.66%|   0:00:00.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:13:56    341s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:13:59    344s] |  -1.017|-1082.968|    51.75%|   0:00:03.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:13:59    344s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:14:02    346s] |  -1.017|-1082.968|    51.75%|   0:00:03.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:14:02    346s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:14:03    347s] |  -1.017|-1082.968|    51.75%|   0:00:01.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:14:03    347s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:14:03    348s] |  -1.017|-1082.968|    51.75%|   0:00:00.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:14:03    348s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:14:05    350s] |  -1.017|-1081.257|    51.79%|   0:00:02.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:14:05    350s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:14:08    353s] |  -1.017|-1081.257|    51.79%|   0:00:03.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:14:08    353s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:14:09    353s] |  -1.017|-1081.257|    51.79%|   0:00:01.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:14:09    353s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:14:09    354s] |  -1.017|-1081.257|    51.79%|   0:00:00.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:14:09    354s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:14:11    356s] |  -1.017|-1080.583|    51.81%|   0:00:02.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:14:11    356s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:14:14    359s] |  -1.017|-1080.046|    51.81%|   0:00:03.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:14:14    359s] |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:14:14    359s] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:14:14    359s] 
[03/14 13:14:14    359s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:41 real=0:01:40 mem=1761.8M) ***
[03/14 13:14:14    359s] 
[03/14 13:14:14    359s] *** Finish pre-CTS Setup Fixing (cpu=0:01:41 real=0:01:40 mem=1761.8M) ***
[03/14 13:14:14    359s] **** Begin NDR-Layer Usage Statistics ****
[03/14 13:14:14    359s] Layer 7 has 1 constrained nets 
[03/14 13:14:14    359s] **** End NDR-Layer Usage Statistics ****
[03/14 13:14:14    359s] ** GigaOpt Global Opt End WNS Slack -1.017  TNS Slack -1080.046 
[03/14 13:14:14    359s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1726.7M
[03/14 13:14:14    359s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.050, MEM:1726.7M
[03/14 13:14:14    359s] TotalInstCnt at PhyDesignMc Destruction: 19,993
[03/14 13:14:15    359s] (I,S,L,T): WC_VIEW: 71.1641, 16.0464, 0.827931, 88.0385
[03/14 13:14:15    359s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.4
[03/14 13:14:15    359s] *** SetupOpt [finish] : cpu/real = 0:01:50.9/0:01:50.9 (1.0), totSession cpu/real = 0:05:59.8/0:06:24.4 (0.9), mem = 1726.7M
[03/14 13:14:15    359s] 
[03/14 13:14:15    359s] =============================================================================================
[03/14 13:14:15    359s]  Step TAT Report for GlobalOpt #1
[03/14 13:14:15    359s] =============================================================================================
[03/14 13:14:15    359s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 13:14:15    359s] ---------------------------------------------------------------------------------------------
[03/14 13:14:15    359s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    1.0
[03/14 13:14:15    359s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   1.1 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 13:14:15    359s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:14:15    359s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 13:14:15    359s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 13:14:15    359s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:14:15    359s] [ TransformInit          ]      1   0:00:08.0  (   7.2 % )     0:00:08.0 /  0:00:08.0    1.0
[03/14 13:14:15    359s] [ OptSingleIteration     ]     25   0:00:00.4  (   0.3 % )     0:01:40.3 /  0:01:40.4    1.0
[03/14 13:14:15    359s] [ OptGetWeight           ]     25   0:00:09.1  (   8.2 % )     0:00:09.1 /  0:00:09.1    1.0
[03/14 13:14:15    359s] [ OptEval                ]     25   0:00:57.9  (  52.2 % )     0:00:57.9 /  0:00:57.9    1.0
[03/14 13:14:15    359s] [ OptCommit              ]     25   0:00:01.3  (   1.2 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 13:14:15    359s] [ IncrTimingUpdate       ]     17   0:00:02.9  (   2.6 % )     0:00:02.9 /  0:00:02.9    1.0
[03/14 13:14:15    359s] [ PostCommitDelayUpdate  ]     25   0:00:01.5  (   1.4 % )     0:00:08.8 /  0:00:08.8    1.0
[03/14 13:14:15    359s] [ IncrDelayCalc          ]    183   0:00:07.2  (   6.5 % )     0:00:07.2 /  0:00:07.3    1.0
[03/14 13:14:15    359s] [ SetupOptGetWorkingSet  ]     25   0:00:07.7  (   7.0 % )     0:00:07.7 /  0:00:07.7    1.0
[03/14 13:14:15    359s] [ SetupOptGetActiveNode  ]     25   0:00:01.2  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 13:14:15    359s] [ SetupOptSlackGraph     ]     25   0:00:11.1  (  10.0 % )     0:00:11.1 /  0:00:11.2    1.0
[03/14 13:14:15    359s] [ MISC                   ]          0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 13:14:15    359s] ---------------------------------------------------------------------------------------------
[03/14 13:14:15    359s]  GlobalOpt #1 TOTAL                 0:01:50.9  ( 100.0 % )     0:01:50.9 /  0:01:50.9    1.0
[03/14 13:14:15    359s] ---------------------------------------------------------------------------------------------
[03/14 13:14:15    359s] 
[03/14 13:14:15    359s] End: GigaOpt Global Optimization
[03/14 13:14:15    359s] Leakage Power Opt: resetting the buf/inv selection
[03/14 13:14:15    359s] *** Timing NOT met, worst failing slack is -1.017
[03/14 13:14:15    359s] *** Check timing (0:00:00.0)
[03/14 13:14:15    359s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 13:14:15    359s] optDesignOneStep: Power Flow
[03/14 13:14:15    359s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 13:14:15    359s] Deleting Lib Analyzer.
[03/14 13:14:15    359s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/14 13:14:15    359s] Info: 1 clock net  excluded from IPO operation.
[03/14 13:14:15    359s] ### Creating LA Mngr. totSessionCpu=0:06:00 mem=1665.7M
[03/14 13:14:15    359s] ### Creating LA Mngr, finished. totSessionCpu=0:06:00 mem=1665.7M
[03/14 13:14:15    359s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/14 13:14:15    360s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1665.7M
[03/14 13:14:15    360s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.090, MEM:1665.7M
[03/14 13:14:15    360s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 13:14:15    360s] ### Creating PhyDesignMc. totSessionCpu=0:06:00 mem=1684.8M
[03/14 13:14:15    360s] OPERPROF: Starting DPlace-Init at level 1, MEM:1684.8M
[03/14 13:14:15    360s] z: 2, totalTracks: 1
[03/14 13:14:15    360s] z: 4, totalTracks: 1
[03/14 13:14:15    360s] z: 6, totalTracks: 1
[03/14 13:14:15    360s] z: 8, totalTracks: 1
[03/14 13:14:15    360s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 13:14:15    360s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1684.8M
[03/14 13:14:15    360s] OPERPROF:     Starting CMU at level 3, MEM:1684.8M
[03/14 13:14:15    360s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1684.8M
[03/14 13:14:15    360s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:1684.8M
[03/14 13:14:15    360s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1684.8MB).
[03/14 13:14:15    360s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.112, MEM:1684.8M
[03/14 13:14:15    360s] TotalInstCnt at PhyDesignMc Initialization: 19,993
[03/14 13:14:15    360s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:00 mem=1684.8M
[03/14 13:14:15    360s] Begin: Area Reclaim Optimization
[03/14 13:14:15    360s] 
[03/14 13:14:15    360s] Creating Lib Analyzer ...
[03/14 13:14:15    360s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 13:14:15    360s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 13:14:15    360s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 13:14:15    360s] 
[03/14 13:14:16    361s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:01 mem=1702.8M
[03/14 13:14:16    361s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:01 mem=1702.8M
[03/14 13:14:16    361s] Creating Lib Analyzer, finished. 
[03/14 13:14:16    361s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:01.4/0:06:26.0 (0.9), mem = 1702.8M
[03/14 13:14:16    361s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.5
[03/14 13:14:16    361s] (I,S,L,T): WC_VIEW: 71.1641, 16.0464, 0.827931, 88.0385
[03/14 13:14:16    361s] ### Creating RouteCongInterface, started
[03/14 13:14:16    361s] 
[03/14 13:14:16    361s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/14 13:14:16    361s] 
[03/14 13:14:16    361s] #optDebug: {0, 1.200}
[03/14 13:14:16    361s] ### Creating RouteCongInterface, finished
[03/14 13:14:17    362s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1702.8M
[03/14 13:14:17    362s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1702.8M
[03/14 13:14:18    362s] Reclaim Optimization WNS Slack -1.017  TNS Slack -1080.046 Density 51.81
[03/14 13:14:18    362s] +----------+---------+--------+---------+------------+--------+
[03/14 13:14:18    362s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/14 13:14:18    362s] +----------+---------+--------+---------+------------+--------+
[03/14 13:14:18    362s] |    51.81%|        -|  -1.017|-1080.046|   0:00:00.0| 1702.8M|
[03/14 13:14:21    366s] |    51.79%|       37|  -1.017|-1077.279|   0:00:03.0| 1742.5M|
[03/14 13:14:21    366s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 13:14:21    366s] |    51.79%|        0|  -1.017|-1077.279|   0:00:00.0| 1742.5M|
[03/14 13:14:22    367s] |    51.78%|       13|  -1.017|-1077.286|   0:00:01.0| 1742.5M|
[03/14 13:14:28    372s] |    51.43%|      494|  -1.015|-1077.052|   0:00:06.0| 1742.5M|
[03/14 13:14:29    374s] |    51.38%|       89|  -1.015|-1077.065|   0:00:01.0| 1742.5M|
[03/14 13:14:29    374s] |    51.38%|        9|  -1.015|-1077.065|   0:00:00.0| 1742.5M|
[03/14 13:14:30    374s] |    51.38%|        0|  -1.015|-1077.065|   0:00:01.0| 1742.5M|
[03/14 13:14:30    374s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 13:14:30    374s] |    51.38%|        0|  -1.015|-1077.065|   0:00:00.0| 1742.5M|
[03/14 13:14:30    374s] +----------+---------+--------+---------+------------+--------+
[03/14 13:14:30    374s] Reclaim Optimization End WNS Slack -1.015  TNS Slack -1077.065 Density 51.38
[03/14 13:14:30    374s] 
[03/14 13:14:30    374s] ** Summary: Restruct = 37 Buffer Deletion = 11 Declone = 3 Resize = 571 **
[03/14 13:14:30    374s] --------------------------------------------------------------
[03/14 13:14:30    374s] |                                   | Total     | Sequential |
[03/14 13:14:30    374s] --------------------------------------------------------------
[03/14 13:14:30    374s] | Num insts resized                 |     475  |       2    |
[03/14 13:14:30    374s] | Num insts undone                  |      21  |       0    |
[03/14 13:14:30    374s] | Num insts Downsized               |     475  |       2    |
[03/14 13:14:30    374s] | Num insts Samesized               |       0  |       0    |
[03/14 13:14:30    374s] | Num insts Upsized                 |       0  |       0    |
[03/14 13:14:30    374s] | Num multiple commits+uncommits    |      96  |       -    |
[03/14 13:14:30    374s] --------------------------------------------------------------
[03/14 13:14:30    374s] **** Begin NDR-Layer Usage Statistics ****
[03/14 13:14:30    374s] Layer 7 has 1 constrained nets 
[03/14 13:14:30    374s] **** End NDR-Layer Usage Statistics ****
[03/14 13:14:30    374s] End: Core Area Reclaim Optimization (cpu = 0:00:14.6) (real = 0:00:15.0) **
[03/14 13:14:30    375s] (I,S,L,T): WC_VIEW: 71.0732, 15.9547, 0.811954, 87.8398
[03/14 13:14:30    375s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.5
[03/14 13:14:30    375s] *** AreaOpt [finish] : cpu/real = 0:00:13.6/0:00:13.6 (1.0), totSession cpu/real = 0:06:15.1/0:06:39.6 (0.9), mem = 1742.5M
[03/14 13:14:30    375s] 
[03/14 13:14:30    375s] =============================================================================================
[03/14 13:14:30    375s]  Step TAT Report for AreaOpt #1
[03/14 13:14:30    375s] =============================================================================================
[03/14 13:14:30    375s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 13:14:30    375s] ---------------------------------------------------------------------------------------------
[03/14 13:14:30    375s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.0
[03/14 13:14:30    375s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   7.3 % )     0:00:01.1 /  0:00:01.1    1.0
[03/14 13:14:30    375s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:14:30    375s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[03/14 13:14:30    375s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:14:30    375s] [ OptSingleIteration     ]      8   0:00:00.5  (   3.1 % )     0:00:11.4 /  0:00:11.4    1.0
[03/14 13:14:30    375s] [ OptGetWeight           ]    255   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:14:30    375s] [ OptEval                ]    255   0:00:06.5  (  43.9 % )     0:00:06.5 /  0:00:06.5    1.0
[03/14 13:14:30    375s] [ OptCommit              ]    255   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.7
[03/14 13:14:30    375s] [ IncrTimingUpdate       ]     66   0:00:01.5  (  10.1 % )     0:00:01.5 /  0:00:01.5    1.0
[03/14 13:14:30    375s] [ PostCommitDelayUpdate  ]    265   0:00:00.7  (   4.5 % )     0:00:02.8 /  0:00:02.8    1.0
[03/14 13:14:30    375s] [ IncrDelayCalc          ]    236   0:00:02.1  (  14.6 % )     0:00:02.1 /  0:00:02.2    1.0
[03/14 13:14:30    375s] [ MISC                   ]          0:00:02.0  (  13.7 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 13:14:30    375s] ---------------------------------------------------------------------------------------------
[03/14 13:14:30    375s]  AreaOpt #1 TOTAL                   0:00:14.7  ( 100.0 % )     0:00:14.7 /  0:00:14.7    1.0
[03/14 13:14:30    375s] ---------------------------------------------------------------------------------------------
[03/14 13:14:30    375s] 
[03/14 13:14:30    375s] Executing incremental physical updates
[03/14 13:14:30    375s] Executing incremental physical updates
[03/14 13:14:30    375s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1707.4M
[03/14 13:14:30    375s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.048, MEM:1707.4M
[03/14 13:14:30    375s] TotalInstCnt at PhyDesignMc Destruction: 19,940
[03/14 13:14:30    375s] End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1669.39M, totSessionCpu=0:06:15).
[03/14 13:14:30    375s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1669.4M
[03/14 13:14:30    375s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.090, MEM:1669.4M
[03/14 13:14:30    375s] 
[03/14 13:14:30    375s] *** Start incrementalPlace ***
[03/14 13:14:30    375s] User Input Parameters:
[03/14 13:14:30    375s] - Congestion Driven    : On
[03/14 13:14:30    375s] - Timing Driven        : On
[03/14 13:14:30    375s] - Area-Violation Based : On
[03/14 13:14:30    375s] - Start Rollback Level : -5
[03/14 13:14:30    375s] - Legalized            : On
[03/14 13:14:30    375s] - Window Based         : Off
[03/14 13:14:30    375s] - eDen incr mode       : Off
[03/14 13:14:30    375s] - Small incr mode      : Off
[03/14 13:14:30    375s] 
[03/14 13:14:30    375s] no activity file in design. spp won't run.
[03/14 13:14:31    375s] Effort level <high> specified for reg2reg path_group
[03/14 13:14:31    376s] Collecting buffer chain nets ...
[03/14 13:14:31    376s] No Views given, use default active views for adaptive view pruning
[03/14 13:14:31    376s] SKP will enable view:
[03/14 13:14:31    376s]   WC_VIEW
[03/14 13:14:31    376s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1671.4M
[03/14 13:14:31    376s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1671.4M
[03/14 13:14:31    376s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1671.4M
[03/14 13:14:31    376s] Starting Early Global Route congestion estimation: mem = 1671.4M
[03/14 13:14:31    376s] (I)       Started Loading and Dumping File ( Curr Mem: 1671.39 MB )
[03/14 13:14:31    376s] (I)       Reading DB...
[03/14 13:14:31    376s] (I)       Read data from FE... (mem=1671.4M)
[03/14 13:14:31    376s] (I)       Read nodes and places... (mem=1671.4M)
[03/14 13:14:31    376s] (I)       Done Read nodes and places (cpu=0.020s, mem=1677.8M)
[03/14 13:14:31    376s] (I)       Read nets... (mem=1677.8M)
[03/14 13:14:31    376s] (I)       Done Read nets (cpu=0.080s, mem=1684.3M)
[03/14 13:14:31    376s] (I)       Done Read data from FE (cpu=0.100s, mem=1684.3M)
[03/14 13:14:31    376s] (I)       before initializing RouteDB syMemory usage = 1684.3 MB
[03/14 13:14:31    376s] (I)       Honor MSV route constraint: false
[03/14 13:14:31    376s] (I)       Maximum routing layer  : 127
[03/14 13:14:31    376s] (I)       Minimum routing layer  : 2
[03/14 13:14:31    376s] (I)       Supply scale factor H  : 1.00
[03/14 13:14:31    376s] (I)       Supply scale factor V  : 1.00
[03/14 13:14:31    376s] (I)       Tracks used by clock wire: 0
[03/14 13:14:31    376s] (I)       Reverse direction      : 
[03/14 13:14:31    376s] (I)       Honor partition pin guides: true
[03/14 13:14:31    376s] (I)       Route selected nets only: false
[03/14 13:14:31    376s] (I)       Route secondary PG pins: false
[03/14 13:14:31    376s] (I)       Second PG max fanout   : 2147483647
[03/14 13:14:31    376s] (I)       Apply function for special wires: true
[03/14 13:14:31    376s] (I)       Layer by layer blockage reading: true
[03/14 13:14:31    376s] (I)       Offset calculation fix : true
[03/14 13:14:31    376s] (I)       Route stripe layer range: 
[03/14 13:14:31    376s] (I)       Honor partition fences : 
[03/14 13:14:31    376s] (I)       Honor partition pin    : 
[03/14 13:14:31    376s] (I)       Honor partition fences with feedthrough: 
[03/14 13:14:31    376s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 13:14:31    376s] (I)       Use row-based GCell size
[03/14 13:14:31    376s] (I)       Use row-based GCell align
[03/14 13:14:31    376s] (I)       GCell unit size   : 3600
[03/14 13:14:31    376s] (I)       GCell multiplier  : 1
[03/14 13:14:31    376s] (I)       GCell row height  : 3600
[03/14 13:14:31    376s] (I)       Actual row height : 3600
[03/14 13:14:31    376s] (I)       GCell align ref   : 20000 20000
[03/14 13:14:31    376s] [NR-eGR] Track table information for default rule: 
[03/14 13:14:31    376s] [NR-eGR] M1 has no routable track
[03/14 13:14:31    376s] [NR-eGR] M2 has single uniform track structure
[03/14 13:14:31    376s] [NR-eGR] M3 has single uniform track structure
[03/14 13:14:31    376s] [NR-eGR] M4 has single uniform track structure
[03/14 13:14:31    376s] [NR-eGR] M5 has single uniform track structure
[03/14 13:14:31    376s] [NR-eGR] M6 has single uniform track structure
[03/14 13:14:31    376s] [NR-eGR] M7 has single uniform track structure
[03/14 13:14:31    376s] [NR-eGR] M8 has single uniform track structure
[03/14 13:14:31    376s] (I)       ===========================================================================
[03/14 13:14:31    376s] (I)       == Report All Rule Vias ==
[03/14 13:14:31    376s] (I)       ===========================================================================
[03/14 13:14:31    376s] (I)        Via Rule : (Default)
[03/14 13:14:31    376s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 13:14:31    376s] (I)       ---------------------------------------------------------------------------
[03/14 13:14:31    376s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 13:14:31    376s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 13:14:31    376s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 13:14:31    376s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 13:14:31    376s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 13:14:31    376s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 13:14:31    376s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 13:14:31    376s] (I)        8    0 : ---                         0 : ---                      
[03/14 13:14:31    376s] (I)       ===========================================================================
[03/14 13:14:31    376s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1684.27 MB )
[03/14 13:14:31    376s] [NR-eGR] Read 3044 PG shapes
[03/14 13:14:31    376s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.27 MB )
[03/14 13:14:31    376s] [NR-eGR] #Routing Blockages  : 0
[03/14 13:14:31    376s] [NR-eGR] #Instance Blockages : 0
[03/14 13:14:31    376s] [NR-eGR] #PG Blockages       : 3044
[03/14 13:14:31    376s] [NR-eGR] #Bump Blockages     : 0
[03/14 13:14:31    376s] [NR-eGR] #Boundary Blockages : 0
[03/14 13:14:31    376s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 13:14:31    376s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 13:14:31    376s] (I)       readDataFromPlaceDB
[03/14 13:14:31    376s] (I)       Read net information..
[03/14 13:14:31    376s] [NR-eGR] Read numTotalNets=21274  numIgnoredNets=0
[03/14 13:14:31    376s] (I)       Read testcase time = 0.010 seconds
[03/14 13:14:31    376s] 
[03/14 13:14:31    376s] (I)       early_global_route_priority property id does not exist.
[03/14 13:14:31    376s] (I)       Start initializing grid graph
[03/14 13:14:31    376s] (I)       End initializing grid graph
[03/14 13:14:31    376s] (I)       Model blockages into capacity
[03/14 13:14:31    376s] (I)       Read Num Blocks=3044  Num Prerouted Wires=0  Num CS=0
[03/14 13:14:31    376s] (I)       Started Modeling ( Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Started Modeling Layer 1 ( Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Started Modeling Layer 2 ( Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 0
[03/14 13:14:31    376s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Started Modeling Layer 3 ( Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 0
[03/14 13:14:31    376s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Started Modeling Layer 4 ( Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 0
[03/14 13:14:31    376s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Started Modeling Layer 5 ( Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 13:14:31    376s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Started Modeling Layer 6 ( Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 13:14:31    376s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Started Modeling Layer 7 ( Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 13:14:31    376s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Started Modeling Layer 8 ( Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 13:14:31    376s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1688.98 MB )
[03/14 13:14:31    376s] (I)       -- layer congestion ratio --
[03/14 13:14:31    376s] (I)       Layer 1 : 0.100000
[03/14 13:14:31    376s] (I)       Layer 2 : 0.700000
[03/14 13:14:31    376s] (I)       Layer 3 : 0.700000
[03/14 13:14:31    376s] (I)       Layer 4 : 0.700000
[03/14 13:14:31    376s] (I)       Layer 5 : 0.700000
[03/14 13:14:31    376s] (I)       Layer 6 : 0.700000
[03/14 13:14:31    376s] (I)       Layer 7 : 0.700000
[03/14 13:14:31    376s] (I)       Layer 8 : 0.700000
[03/14 13:14:31    376s] (I)       ----------------------------
[03/14 13:14:31    376s] (I)       Number of ignored nets = 0
[03/14 13:14:31    376s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 13:14:31    376s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 13:14:31    376s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 13:14:31    376s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 13:14:31    376s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 13:14:31    376s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 13:14:31    376s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 13:14:31    376s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 13:14:31    376s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 13:14:31    376s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 13:14:31    376s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1689.0 MB
[03/14 13:14:31    376s] (I)       Ndr track 0 does not exist
[03/14 13:14:31    376s] (I)       Layer1  viaCost=300.00
[03/14 13:14:31    376s] (I)       Layer2  viaCost=100.00
[03/14 13:14:31    376s] (I)       Layer3  viaCost=100.00
[03/14 13:14:31    376s] (I)       Layer4  viaCost=100.00
[03/14 13:14:31    376s] (I)       Layer5  viaCost=100.00
[03/14 13:14:31    376s] (I)       Layer6  viaCost=200.00
[03/14 13:14:31    376s] (I)       Layer7  viaCost=100.00
[03/14 13:14:31    376s] (I)       ---------------------Grid Graph Info--------------------
[03/14 13:14:31    376s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 13:14:31    376s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 13:14:31    376s] (I)       Site width          :   400  (dbu)
[03/14 13:14:31    376s] (I)       Row height          :  3600  (dbu)
[03/14 13:14:31    376s] (I)       GCell row height    :  3600  (dbu)
[03/14 13:14:31    376s] (I)       GCell width         :  3600  (dbu)
[03/14 13:14:31    376s] (I)       GCell height        :  3600  (dbu)
[03/14 13:14:31    376s] (I)       Grid                :   261   259     8
[03/14 13:14:31    376s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 13:14:31    376s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 13:14:31    376s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 13:14:31    376s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 13:14:31    376s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 13:14:31    376s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 13:14:31    376s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 13:14:31    376s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 13:14:31    376s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 13:14:31    376s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 13:14:31    376s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 13:14:31    376s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 13:14:31    376s] (I)       --------------------------------------------------------
[03/14 13:14:31    376s] 
[03/14 13:14:31    376s] [NR-eGR] ============ Routing rule table ============
[03/14 13:14:31    376s] [NR-eGR] Rule id: 0  Nets: 21274 
[03/14 13:14:31    376s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 13:14:31    376s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 13:14:31    376s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:14:31    376s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:14:31    376s] [NR-eGR] ========================================
[03/14 13:14:31    376s] [NR-eGR] 
[03/14 13:14:31    376s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 13:14:31    376s] (I)       blocked tracks on layer2 : = 33844 / 608650 (5.56%)
[03/14 13:14:31    376s] (I)       blocked tracks on layer3 : = 4135 / 608391 (0.68%)
[03/14 13:14:31    376s] (I)       blocked tracks on layer4 : = 16416 / 608650 (2.70%)
[03/14 13:14:31    376s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 13:14:31    376s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 13:14:31    376s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 13:14:31    376s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 13:14:31    376s] (I)       After initializing earlyGlobalRoute syMemory usage = 1691.7 MB
[03/14 13:14:31    376s] (I)       Finished Loading and Dumping File ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1691.69 MB )
[03/14 13:14:31    376s] (I)       Started Global Routing ( Curr Mem: 1691.69 MB )
[03/14 13:14:31    376s] (I)       ============= Initialization =============
[03/14 13:14:31    376s] (I)       totalPins=76582  totalGlobalPin=74374 (97.12%)
[03/14 13:14:31    376s] (I)       Started Build MST ( Curr Mem: 1691.69 MB )
[03/14 13:14:31    376s] (I)       Generate topology with single threads
[03/14 13:14:31    376s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1691.69 MB )
[03/14 13:14:31    376s] (I)       total 2D Cap : 3299241 = (1365398 H, 1933843 V)
[03/14 13:14:31    376s] [NR-eGR] Layer group 1: route 21274 net(s) in layer range [2, 8]
[03/14 13:14:31    376s] (I)       ============  Phase 1a Route ============
[03/14 13:14:31    376s] (I)       Started Phase 1a ( Curr Mem: 1691.69 MB )
[03/14 13:14:31    376s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1691.69 MB )
[03/14 13:14:31    376s] (I)       Usage: 205585 = (98302 H, 107283 V) = (7.20% H, 5.55% V) = (1.769e+05um H, 1.931e+05um V)
[03/14 13:14:31    376s] (I)       
[03/14 13:14:31    376s] (I)       ============  Phase 1b Route ============
[03/14 13:14:31    376s] (I)       Usage: 205585 = (98302 H, 107283 V) = (7.20% H, 5.55% V) = (1.769e+05um H, 1.931e+05um V)
[03/14 13:14:31    376s] (I)       
[03/14 13:14:31    376s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.700530e+05um
[03/14 13:14:31    376s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 13:14:31    376s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 13:14:31    376s] (I)       ============  Phase 1c Route ============
[03/14 13:14:31    376s] (I)       Usage: 205585 = (98302 H, 107283 V) = (7.20% H, 5.55% V) = (1.769e+05um H, 1.931e+05um V)
[03/14 13:14:31    376s] (I)       
[03/14 13:14:31    376s] (I)       ============  Phase 1d Route ============
[03/14 13:14:31    376s] (I)       Usage: 205585 = (98302 H, 107283 V) = (7.20% H, 5.55% V) = (1.769e+05um H, 1.931e+05um V)
[03/14 13:14:31    376s] (I)       
[03/14 13:14:31    376s] (I)       ============  Phase 1e Route ============
[03/14 13:14:31    376s] (I)       Started Phase 1e ( Curr Mem: 1691.69 MB )
[03/14 13:14:31    376s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1691.69 MB )
[03/14 13:14:31    376s] (I)       Usage: 205585 = (98302 H, 107283 V) = (7.20% H, 5.55% V) = (1.769e+05um H, 1.931e+05um V)
[03/14 13:14:31    376s] (I)       
[03/14 13:14:31    376s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.700530e+05um
[03/14 13:14:31    376s] [NR-eGR] 
[03/14 13:14:31    376s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1691.69 MB )
[03/14 13:14:31    376s] (I)       Running layer assignment with 1 threads
[03/14 13:14:31    376s] (I)       Finished Phase 1l ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1691.69 MB )
[03/14 13:14:31    376s] (I)       ============  Phase 1l Route ============
[03/14 13:14:31    376s] (I)       
[03/14 13:14:31    376s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 13:14:31    376s] [NR-eGR]                        OverCon            
[03/14 13:14:31    376s] [NR-eGR]                         #Gcell     %Gcell
[03/14 13:14:31    376s] [NR-eGR]       Layer                (1)    OverCon 
[03/14 13:14:31    376s] [NR-eGR] ----------------------------------------------
[03/14 13:14:31    376s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 13:14:31    376s] [NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[03/14 13:14:31    376s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 13:14:31    376s] [NR-eGR]      M4  (4)         2( 0.00%)   ( 0.00%) 
[03/14 13:14:31    376s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 13:14:31    376s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/14 13:14:31    376s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/14 13:14:31    376s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/14 13:14:31    376s] [NR-eGR] ----------------------------------------------
[03/14 13:14:31    376s] [NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[03/14 13:14:31    376s] [NR-eGR] 
[03/14 13:14:31    376s] (I)       Finished Global Routing ( CPU: 0.27 sec, Real: 0.26 sec, Curr Mem: 1691.69 MB )
[03/14 13:14:31    376s] (I)       total 2D Cap : 3301766 = (1365912 H, 1935854 V)
[03/14 13:14:31    376s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 13:14:31    376s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 13:14:31    376s] Early Global Route congestion estimation runtime: 0.46 seconds, mem = 1691.7M
[03/14 13:14:31    376s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.460, REAL:0.463, MEM:1691.7M
[03/14 13:14:31    376s] OPERPROF: Starting HotSpotCal at level 1, MEM:1691.7M
[03/14 13:14:31    376s] [hotspot] +------------+---------------+---------------+
[03/14 13:14:31    376s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 13:14:31    376s] [hotspot] +------------+---------------+---------------+
[03/14 13:14:31    376s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 13:14:31    376s] [hotspot] +------------+---------------+---------------+
[03/14 13:14:31    376s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 13:14:31    376s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 13:14:31    376s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.014, MEM:1691.7M
[03/14 13:14:31    376s] 
[03/14 13:14:31    376s] === incrementalPlace Internal Loop 1 ===
[03/14 13:14:31    376s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/14 13:14:31    376s] OPERPROF: Starting IPInitSPData at level 1, MEM:1691.7M
[03/14 13:14:31    376s] z: 2, totalTracks: 1
[03/14 13:14:31    376s] z: 4, totalTracks: 1
[03/14 13:14:31    376s] z: 6, totalTracks: 1
[03/14 13:14:31    376s] z: 8, totalTracks: 1
[03/14 13:14:31    376s] #spOpts: N=65 minPadR=1.1 
[03/14 13:14:31    376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1691.7M
[03/14 13:14:32    376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.138, MEM:1691.7M
[03/14 13:14:32    376s] OPERPROF:   Starting post-place ADS at level 2, MEM:1691.7M
[03/14 13:14:32    376s] ADSU 0.514 -> 0.514. GS 14.400
[03/14 13:14:32    376s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.052, MEM:1691.7M
[03/14 13:14:32    376s] OPERPROF:   Starting spMPad at level 2, MEM:1691.7M
[03/14 13:14:32    376s] OPERPROF:     Starting spContextMPad at level 3, MEM:1691.7M
[03/14 13:14:32    376s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1691.7M
[03/14 13:14:32    376s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.010, MEM:1691.7M
[03/14 13:14:32    376s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1691.7M
[03/14 13:14:32    376s] no activity file in design. spp won't run.
[03/14 13:14:32    376s] [spp] 0
[03/14 13:14:32    376s] [adp] 0:1:1:3
[03/14 13:14:32    376s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.007, MEM:1691.7M
[03/14 13:14:32    376s] SP #FI/SF FL/PI 0/0 19940/0
[03/14 13:14:32    376s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.240, REAL:0.248, MEM:1691.7M
[03/14 13:14:32    376s] PP off. flexM 0
[03/14 13:14:32    376s] OPERPROF: Starting CDPad at level 1, MEM:1691.7M
[03/14 13:14:32    376s] 3DP is on.
[03/14 13:14:32    376s] 3DP OF M2 0.000, M4 0.000. Diff 0
[03/14 13:14:32    376s] design sh 0.043.
[03/14 13:14:32    376s] design sh 0.043.
[03/14 13:14:32    376s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/14 13:14:32    376s] design sh 0.043.
[03/14 13:14:32    377s] CDPadU 0.606 -> 0.574. R=0.514, N=19940, GS=1.800
[03/14 13:14:32    377s] OPERPROF: Finished CDPad at level 1, CPU:0.400, REAL:0.386, MEM:1691.7M
[03/14 13:14:32    377s] OPERPROF: Starting InitSKP at level 1, MEM:1691.7M
[03/14 13:14:32    377s] no activity file in design. spp won't run.
[03/14 13:14:33    378s] no activity file in design. spp won't run.
[03/14 13:14:35    380s] *** Finished SKP initialization (cpu=0:00:02.8, real=0:00:03.0)***
[03/14 13:14:35    380s] OPERPROF: Finished InitSKP at level 1, CPU:2.780, REAL:2.782, MEM:1711.2M
[03/14 13:14:35    380s] NP #FI/FS/SF FL/PI: 0/0/0 19940/0
[03/14 13:14:35    380s] no activity file in design. spp won't run.
[03/14 13:14:35    380s] 
[03/14 13:14:35    380s] AB Est...
[03/14 13:14:35    380s] OPERPROF: Starting npPlace at level 1, MEM:1715.8M
[03/14 13:14:35    380s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.114, MEM:1808.6M
[03/14 13:14:35    380s] Iteration  4: Skipped, with CDP Off
[03/14 13:14:35    380s] 
[03/14 13:14:35    380s] AB Est...
[03/14 13:14:35    380s] OPERPROF: Starting npPlace at level 1, MEM:1808.6M
[03/14 13:14:35    380s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.081, MEM:1808.6M
[03/14 13:14:35    380s] Iteration  5: Skipped, with CDP Off
[03/14 13:14:35    380s] 
[03/14 13:14:35    380s] AB Est...
[03/14 13:14:35    380s] OPERPROF: Starting npPlace at level 1, MEM:1808.6M
[03/14 13:14:35    380s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.082, MEM:1808.6M
[03/14 13:14:35    380s] Iteration  6: Skipped, with CDP Off
[03/14 13:14:36    380s] OPERPROF: Starting npPlace at level 1, MEM:1808.6M
[03/14 13:14:36    380s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[03/14 13:14:36    380s] No instances found in the vector
[03/14 13:14:36    380s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1808.6M, DRC: 0)
[03/14 13:14:36    380s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:14:50    395s] Iteration  7: Total net bbox = 2.792e+05 (1.38e+05 1.41e+05)
[03/14 13:14:50    395s]               Est.  stn bbox = 3.855e+05 (1.91e+05 1.94e+05)
[03/14 13:14:50    395s]               cpu = 0:00:14.9 real = 0:00:14.0 mem = 1815.8M
[03/14 13:14:50    395s] OPERPROF: Finished npPlace at level 1, CPU:14.990, REAL:14.954, MEM:1815.8M
[03/14 13:14:51    395s] no activity file in design. spp won't run.
[03/14 13:14:51    395s] NP #FI/FS/SF FL/PI: 0/0/0 19940/0
[03/14 13:14:51    395s] no activity file in design. spp won't run.
[03/14 13:14:51    396s] OPERPROF: Starting npPlace at level 1, MEM:1815.8M
[03/14 13:14:51    396s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/14 13:14:51    396s] No instances found in the vector
[03/14 13:14:51    396s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1815.8M, DRC: 0)
[03/14 13:14:51    396s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:15:19    424s] Iteration  8: Total net bbox = 2.873e+05 (1.42e+05 1.45e+05)
[03/14 13:15:19    424s]               Est.  stn bbox = 3.959e+05 (1.97e+05 1.99e+05)
[03/14 13:15:19    424s]               cpu = 0:00:28.0 real = 0:00:28.0 mem = 1792.8M
[03/14 13:15:19    424s] OPERPROF: Finished npPlace at level 1, CPU:28.010, REAL:27.979, MEM:1792.8M
[03/14 13:15:19    424s] no activity file in design. spp won't run.
[03/14 13:15:19    424s] NP #FI/FS/SF FL/PI: 0/0/0 19940/0
[03/14 13:15:19    424s] no activity file in design. spp won't run.
[03/14 13:15:19    424s] OPERPROF: Starting npPlace at level 1, MEM:1792.8M
[03/14 13:15:19    424s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 13:15:19    424s] No instances found in the vector
[03/14 13:15:19    424s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1792.8M, DRC: 0)
[03/14 13:15:19    424s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:16:14    479s] Iteration  9: Total net bbox = 2.948e+05 (1.46e+05 1.49e+05)
[03/14 13:16:14    479s]               Est.  stn bbox = 4.048e+05 (2.01e+05 2.04e+05)
[03/14 13:16:14    479s]               cpu = 0:00:54.8 real = 0:00:55.0 mem = 1795.6M
[03/14 13:16:14    479s] OPERPROF: Finished npPlace at level 1, CPU:54.910, REAL:54.744, MEM:1795.6M
[03/14 13:16:14    479s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1795.6M
[03/14 13:16:14    479s] Starting Early Global Route rough congestion estimation: mem = 1795.6M
[03/14 13:16:14    479s] (I)       Started Loading and Dumping File ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Reading DB...
[03/14 13:16:14    479s] (I)       Read data from FE... (mem=1795.6M)
[03/14 13:16:14    479s] (I)       Read nodes and places... (mem=1795.6M)
[03/14 13:16:14    479s] (I)       Done Read nodes and places (cpu=0.020s, mem=1795.6M)
[03/14 13:16:14    479s] (I)       Read nets... (mem=1795.6M)
[03/14 13:16:14    479s] (I)       Done Read nets (cpu=0.070s, mem=1795.6M)
[03/14 13:16:14    479s] (I)       Done Read data from FE (cpu=0.090s, mem=1795.6M)
[03/14 13:16:14    479s] (I)       before initializing RouteDB syMemory usage = 1795.6 MB
[03/14 13:16:14    479s] (I)       Print mode             : 2
[03/14 13:16:14    479s] (I)       Stop if highly congested: false
[03/14 13:16:14    479s] (I)       Honor MSV route constraint: false
[03/14 13:16:14    479s] (I)       Maximum routing layer  : 127
[03/14 13:16:14    479s] (I)       Minimum routing layer  : 2
[03/14 13:16:14    479s] (I)       Supply scale factor H  : 1.00
[03/14 13:16:14    479s] (I)       Supply scale factor V  : 1.00
[03/14 13:16:14    479s] (I)       Tracks used by clock wire: 0
[03/14 13:16:14    479s] (I)       Reverse direction      : 
[03/14 13:16:14    479s] (I)       Honor partition pin guides: true
[03/14 13:16:14    479s] (I)       Route selected nets only: false
[03/14 13:16:14    479s] (I)       Route secondary PG pins: false
[03/14 13:16:14    479s] (I)       Second PG max fanout   : 2147483647
[03/14 13:16:14    479s] (I)       Assign partition pins  : false
[03/14 13:16:14    479s] (I)       Support large GCell    : true
[03/14 13:16:14    479s] (I)       Number of rows per GCell: 2
[03/14 13:16:14    479s] (I)       Max num rows per GCell : 32
[03/14 13:16:14    479s] (I)       Apply function for special wires: true
[03/14 13:16:14    479s] (I)       Layer by layer blockage reading: true
[03/14 13:16:14    479s] (I)       Offset calculation fix : true
[03/14 13:16:14    479s] (I)       Route stripe layer range: 
[03/14 13:16:14    479s] (I)       Honor partition fences : 
[03/14 13:16:14    479s] (I)       Honor partition pin    : 
[03/14 13:16:14    479s] (I)       Honor partition fences with feedthrough: 
[03/14 13:16:14    479s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 13:16:14    479s] (I)       Use row-based GCell size
[03/14 13:16:14    479s] (I)       Use row-based GCell align
[03/14 13:16:14    479s] (I)       GCell unit size   : 3600
[03/14 13:16:14    479s] (I)       GCell multiplier  : 2
[03/14 13:16:14    479s] (I)       GCell row height  : 3600
[03/14 13:16:14    479s] (I)       Actual row height : 3600
[03/14 13:16:14    479s] (I)       GCell align ref   : 20000 20000
[03/14 13:16:14    479s] [NR-eGR] Track table information for default rule: 
[03/14 13:16:14    479s] [NR-eGR] M1 has no routable track
[03/14 13:16:14    479s] [NR-eGR] M2 has single uniform track structure
[03/14 13:16:14    479s] [NR-eGR] M3 has single uniform track structure
[03/14 13:16:14    479s] [NR-eGR] M4 has single uniform track structure
[03/14 13:16:14    479s] [NR-eGR] M5 has single uniform track structure
[03/14 13:16:14    479s] [NR-eGR] M6 has single uniform track structure
[03/14 13:16:14    479s] [NR-eGR] M7 has single uniform track structure
[03/14 13:16:14    479s] [NR-eGR] M8 has single uniform track structure
[03/14 13:16:14    479s] (I)       ===========================================================================
[03/14 13:16:14    479s] (I)       == Report All Rule Vias ==
[03/14 13:16:14    479s] (I)       ===========================================================================
[03/14 13:16:14    479s] (I)        Via Rule : (Default)
[03/14 13:16:14    479s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 13:16:14    479s] (I)       ---------------------------------------------------------------------------
[03/14 13:16:14    479s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 13:16:14    479s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 13:16:14    479s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 13:16:14    479s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 13:16:14    479s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 13:16:14    479s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 13:16:14    479s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 13:16:14    479s] (I)        8    0 : ---                         0 : ---                      
[03/14 13:16:14    479s] (I)       ===========================================================================
[03/14 13:16:14    479s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] [NR-eGR] Read 3044 PG shapes
[03/14 13:16:14    479s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] [NR-eGR] #Routing Blockages  : 0
[03/14 13:16:14    479s] [NR-eGR] #Instance Blockages : 0
[03/14 13:16:14    479s] [NR-eGR] #PG Blockages       : 3044
[03/14 13:16:14    479s] [NR-eGR] #Bump Blockages     : 0
[03/14 13:16:14    479s] [NR-eGR] #Boundary Blockages : 0
[03/14 13:16:14    479s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 13:16:14    479s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 13:16:14    479s] (I)       readDataFromPlaceDB
[03/14 13:16:14    479s] (I)       Read net information..
[03/14 13:16:14    479s] [NR-eGR] Read numTotalNets=21274  numIgnoredNets=0
[03/14 13:16:14    479s] (I)       Read testcase time = 0.010 seconds
[03/14 13:16:14    479s] 
[03/14 13:16:14    479s] (I)       early_global_route_priority property id does not exist.
[03/14 13:16:14    479s] (I)       Start initializing grid graph
[03/14 13:16:14    479s] (I)       End initializing grid graph
[03/14 13:16:14    479s] (I)       Model blockages into capacity
[03/14 13:16:14    479s] (I)       Read Num Blocks=3044  Num Prerouted Wires=0  Num CS=0
[03/14 13:16:14    479s] (I)       Started Modeling ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Started Modeling Layer 1 ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Started Modeling Layer 2 ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 0
[03/14 13:16:14    479s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Started Modeling Layer 3 ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 0
[03/14 13:16:14    479s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Started Modeling Layer 4 ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 0
[03/14 13:16:14    479s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Started Modeling Layer 5 ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 13:16:14    479s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Started Modeling Layer 6 ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 13:16:14    479s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Started Modeling Layer 7 ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 13:16:14    479s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Started Modeling Layer 8 ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 13:16:14    479s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       -- layer congestion ratio --
[03/14 13:16:14    479s] (I)       Layer 1 : 0.100000
[03/14 13:16:14    479s] (I)       Layer 2 : 0.700000
[03/14 13:16:14    479s] (I)       Layer 3 : 0.700000
[03/14 13:16:14    479s] (I)       Layer 4 : 0.700000
[03/14 13:16:14    479s] (I)       Layer 5 : 0.700000
[03/14 13:16:14    479s] (I)       Layer 6 : 0.700000
[03/14 13:16:14    479s] (I)       Layer 7 : 0.700000
[03/14 13:16:14    479s] (I)       Layer 8 : 0.700000
[03/14 13:16:14    479s] (I)       ----------------------------
[03/14 13:16:14    479s] (I)       Number of ignored nets = 0
[03/14 13:16:14    479s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 13:16:14    479s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 13:16:14    479s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 13:16:14    479s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 13:16:14    479s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 13:16:14    479s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 13:16:14    479s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 13:16:14    479s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 13:16:14    479s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 13:16:14    479s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 13:16:14    479s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1795.6 MB
[03/14 13:16:14    479s] (I)       Ndr track 0 does not exist
[03/14 13:16:14    479s] (I)       Layer1  viaCost=300.00
[03/14 13:16:14    479s] (I)       Layer2  viaCost=100.00
[03/14 13:16:14    479s] (I)       Layer3  viaCost=100.00
[03/14 13:16:14    479s] (I)       Layer4  viaCost=100.00
[03/14 13:16:14    479s] (I)       Layer5  viaCost=100.00
[03/14 13:16:14    479s] (I)       Layer6  viaCost=200.00
[03/14 13:16:14    479s] (I)       Layer7  viaCost=100.00
[03/14 13:16:14    479s] (I)       ---------------------Grid Graph Info--------------------
[03/14 13:16:14    479s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 13:16:14    479s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 13:16:14    479s] (I)       Site width          :   400  (dbu)
[03/14 13:16:14    479s] (I)       Row height          :  3600  (dbu)
[03/14 13:16:14    479s] (I)       GCell row height    :  3600  (dbu)
[03/14 13:16:14    479s] (I)       GCell width         :  7200  (dbu)
[03/14 13:16:14    479s] (I)       GCell height        :  7200  (dbu)
[03/14 13:16:14    479s] (I)       Grid                :   131   130     8
[03/14 13:16:14    479s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 13:16:14    479s] (I)       Vertical capacity   :     0  7200     0  7200     0  7200     0  7200
[03/14 13:16:14    479s] (I)       Horizontal capacity :     0     0  7200     0  7200     0  7200     0
[03/14 13:16:14    479s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 13:16:14    479s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 13:16:14    479s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 13:16:14    479s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 13:16:14    479s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 13:16:14    479s] (I)       Num tracks per GCell: 20.00 18.00 18.00 18.00 18.00 18.00  4.50  4.50
[03/14 13:16:14    479s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 13:16:14    479s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 13:16:14    479s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 13:16:14    479s] (I)       --------------------------------------------------------
[03/14 13:16:14    479s] 
[03/14 13:16:14    479s] [NR-eGR] ============ Routing rule table ============
[03/14 13:16:14    479s] [NR-eGR] Rule id: 0  Nets: 21274 
[03/14 13:16:14    479s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 13:16:14    479s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 13:16:14    479s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:16:14    479s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:16:14    479s] [NR-eGR] ========================================
[03/14 13:16:14    479s] [NR-eGR] 
[03/14 13:16:14    479s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 13:16:14    479s] (I)       blocked tracks on layer2 : = 16966 / 305500 (5.55%)
[03/14 13:16:14    479s] (I)       blocked tracks on layer3 : = 3308 / 305361 (1.08%)
[03/14 13:16:14    479s] (I)       blocked tracks on layer4 : = 8224 / 305500 (2.69%)
[03/14 13:16:14    479s] (I)       blocked tracks on layer5 : = 0 / 305361 (0.00%)
[03/14 13:16:14    479s] (I)       blocked tracks on layer6 : = 0 / 305500 (0.00%)
[03/14 13:16:14    479s] (I)       blocked tracks on layer7 : = 0 / 76373 (0.00%)
[03/14 13:16:14    479s] (I)       blocked tracks on layer8 : = 0 / 76310 (0.00%)
[03/14 13:16:14    479s] (I)       After initializing earlyGlobalRoute syMemory usage = 1795.6 MB
[03/14 13:16:14    479s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       ============= Initialization =============
[03/14 13:16:14    479s] (I)       numLocalWires=30781  numGlobalNetBranches=10308  numLocalNetBranches=5143
[03/14 13:16:14    479s] (I)       totalPins=76582  totalGlobalPin=56522 (73.81%)
[03/14 13:16:14    479s] (I)       Started Build MST ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Generate topology with single threads
[03/14 13:16:14    479s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       total 2D Cap : 1656596 = (684902 H, 971694 V)
[03/14 13:16:14    479s] (I)       ============  Phase 1a Route ============
[03/14 13:16:14    479s] (I)       Started Phase 1a ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 13:16:14    479s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1795.57 MB )
[03/14 13:16:14    479s] (I)       Usage: 105372 = (54163 H, 51209 V) = (7.91% H, 5.27% V) = (1.950e+05um H, 1.844e+05um V)
[03/14 13:16:14    479s] (I)       
[03/14 13:16:14    479s] (I)       ============  Phase 1b Route ============
[03/14 13:16:14    479s] (I)       Usage: 105372 = (54163 H, 51209 V) = (7.91% H, 5.27% V) = (1.950e+05um H, 1.844e+05um V)
[03/14 13:16:14    479s] (I)       
[03/14 13:16:14    479s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/14 13:16:14    479s] 
[03/14 13:16:14    479s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 13:16:14    479s] Finished Early Global Route rough congestion estimation: mem = 1795.6M
[03/14 13:16:14    479s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.230, REAL:0.231, MEM:1795.6M
[03/14 13:16:14    479s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/14 13:16:14    479s] OPERPROF: Starting CDPad at level 1, MEM:1795.6M
[03/14 13:16:14    479s] CDPadU 0.574 -> 0.574. R=0.513, N=19940, GS=3.600
[03/14 13:16:14    479s] OPERPROF: Finished CDPad at level 1, CPU:0.150, REAL:0.157, MEM:1795.6M
[03/14 13:16:14    479s] no activity file in design. spp won't run.
[03/14 13:16:14    479s] NP #FI/FS/SF FL/PI: 0/0/0 19940/0
[03/14 13:16:14    479s] no activity file in design. spp won't run.
[03/14 13:16:15    480s] OPERPROF: Starting npPlace at level 1, MEM:1795.6M
[03/14 13:16:15    480s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 13:16:15    480s] No instances found in the vector
[03/14 13:16:15    480s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1795.6M, DRC: 0)
[03/14 13:16:15    480s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:16:16    481s] OPERPROF: Finished npPlace at level 1, CPU:1.410, REAL:1.416, MEM:1800.9M
[03/14 13:16:16    481s] no activity file in design. spp won't run.
[03/14 13:16:16    481s] NP #FI/FS/SF FL/PI: 0/0/0 19940/0
[03/14 13:16:16    481s] no activity file in design. spp won't run.
[03/14 13:16:16    481s] OPERPROF: Starting npPlace at level 1, MEM:1800.9M
[03/14 13:16:16    481s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 13:16:16    481s] No instances found in the vector
[03/14 13:16:16    481s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1800.9M, DRC: 0)
[03/14 13:16:16    481s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:16:37    502s] Iteration 10: Total net bbox = 3.083e+05 (1.52e+05 1.56e+05)
[03/14 13:16:37    502s]               Est.  stn bbox = 4.161e+05 (2.05e+05 2.11e+05)
[03/14 13:16:37    502s]               cpu = 0:00:20.6 real = 0:00:21.0 mem = 1800.9M
[03/14 13:16:37    502s] OPERPROF: Finished npPlace at level 1, CPU:20.680, REAL:20.614, MEM:1800.9M
[03/14 13:16:37    502s] no activity file in design. spp won't run.
[03/14 13:16:37    502s] NP #FI/FS/SF FL/PI: 0/0/0 19940/0
[03/14 13:16:37    502s] no activity file in design. spp won't run.
[03/14 13:16:37    502s] OPERPROF: Starting npPlace at level 1, MEM:1800.9M
[03/14 13:16:37    502s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 13:16:37    502s] No instances found in the vector
[03/14 13:16:37    502s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1800.9M, DRC: 0)
[03/14 13:16:37    502s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:16:47    512s] Iteration 11: Total net bbox = 3.136e+05 (1.54e+05 1.59e+05)
[03/14 13:16:47    512s]               Est.  stn bbox = 4.212e+05 (2.07e+05 2.14e+05)
[03/14 13:16:47    512s]               cpu = 0:00:10.0 real = 0:00:10.0 mem = 1801.6M
[03/14 13:16:47    512s] OPERPROF: Finished npPlace at level 1, CPU:10.060, REAL:10.045, MEM:1801.6M
[03/14 13:16:47    512s] Move report: Timing Driven Placement moves 19940 insts, mean move: 13.19 um, max move: 190.13 um
[03/14 13:16:47    512s] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC170_n68): (328.20, 197.20) --> (332.61, 382.92)
[03/14 13:16:47    512s] no activity file in design. spp won't run.
[03/14 13:16:47    512s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1801.6M
[03/14 13:16:47    512s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1801.6M
[03/14 13:16:47    512s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.007, MEM:1801.6M
[03/14 13:16:47    512s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1801.6M
[03/14 13:16:47    512s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1799.4M
[03/14 13:16:47    512s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.030, REAL:0.028, MEM:1799.4M
[03/14 13:16:47    512s] 
[03/14 13:16:47    512s] Finished Incremental Placement (cpu=0:02:16, real=0:02:16, mem=1799.4M)
[03/14 13:16:47    512s] CongRepair sets shifter mode to gplace
[03/14 13:16:47    512s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1799.4M
[03/14 13:16:47    512s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1799.4M
[03/14 13:16:47    512s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1799.4M
[03/14 13:16:47    512s] z: 2, totalTracks: 1
[03/14 13:16:47    512s] z: 4, totalTracks: 1
[03/14 13:16:47    512s] z: 6, totalTracks: 1
[03/14 13:16:47    512s] z: 8, totalTracks: 1
[03/14 13:16:47    512s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 13:16:47    512s] All LLGs are deleted
[03/14 13:16:47    512s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1799.4M
[03/14 13:16:47    512s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1799.4M
[03/14 13:16:47    512s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1799.4M
[03/14 13:16:47    512s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1799.4M
[03/14 13:16:47    512s] Core basic site is core
[03/14 13:16:48    513s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 13:16:48    513s] SiteArray: use 2,285,568 bytes
[03/14 13:16:48    513s] SiteArray: current memory after site array memory allocation 1801.6M
[03/14 13:16:48    513s] SiteArray: FP blocked sites are writable
[03/14 13:16:48    513s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 13:16:48    513s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1801.6M
[03/14 13:16:48    513s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 13:16:48    513s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.003, MEM:1801.6M
[03/14 13:16:48    513s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.090, REAL:0.086, MEM:1801.6M
[03/14 13:16:48    513s] OPERPROF:         Starting CMU at level 5, MEM:1801.6M
[03/14 13:16:48    513s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1801.6M
[03/14 13:16:48    513s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.096, MEM:1801.6M
[03/14 13:16:48    513s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1801.6MB).
[03/14 13:16:48    513s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.120, REAL:0.126, MEM:1801.6M
[03/14 13:16:48    513s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.120, REAL:0.126, MEM:1801.6M
[03/14 13:16:48    513s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.2
[03/14 13:16:48    513s] OPERPROF:   Starting RefinePlace at level 2, MEM:1801.6M
[03/14 13:16:48    513s] *** Starting refinePlace (0:08:33 mem=1801.6M) ***
[03/14 13:16:48    513s] Total net bbox length = 3.230e+05 (1.633e+05 1.597e+05) (ext = 8.229e+03)
[03/14 13:16:48    513s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:16:48    513s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1801.6M
[03/14 13:16:48    513s] Starting refinePlace ...
[03/14 13:16:48    513s] ** Cut row section cpu time 0:00:00.0.
[03/14 13:16:48    513s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 13:16:48    513s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1801.6MB) @(0:08:33 - 0:08:34).
[03/14 13:16:48    513s] Move report: preRPlace moves 19940 insts, mean move: 0.53 um, max move: 4.26 um
[03/14 13:16:48    513s] 	Max move on inst (core_instance/psum_mem_instance/U503): (242.15, 75.48) --> (240.80, 78.40)
[03/14 13:16:48    513s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
[03/14 13:16:48    513s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 13:16:48    513s] Placement tweakage begins.
[03/14 13:16:48    513s] wire length = 4.128e+05
[03/14 13:16:50    515s] wire length = 3.936e+05
[03/14 13:16:50    515s] Placement tweakage ends.
[03/14 13:16:50    515s] Move report: tweak moves 2582 insts, mean move: 2.87 um, max move: 22.60 um
[03/14 13:16:50    515s] 	Max move on inst (core_instance/psum_mem_instance/Q_reg_49_): (330.60, 10.00) --> (353.20, 10.00)
[03/14 13:16:50    515s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=1801.6MB) @(0:08:34 - 0:08:36).
[03/14 13:16:50    515s] 
[03/14 13:16:50    515s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 13:16:51    516s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:16:51    516s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1801.6MB) @(0:08:36 - 0:08:36).
[03/14 13:16:51    516s] Move report: Detail placement moves 19940 insts, mean move: 0.89 um, max move: 22.69 um
[03/14 13:16:51    516s] 	Max move on inst (core_instance/psum_mem_instance/Q_reg_49_): (330.60, 10.09) --> (353.20, 10.00)
[03/14 13:16:51    516s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1801.6MB
[03/14 13:16:51    516s] Statistics of distance of Instance movement in refine placement:
[03/14 13:16:51    516s]   maximum (X+Y) =        22.69 um
[03/14 13:16:51    516s]   inst (core_instance/psum_mem_instance/Q_reg_49_) with max move: (330.605, 10.0945) -> (353.2, 10)
[03/14 13:16:51    516s]   mean    (X+Y) =         0.89 um
[03/14 13:16:51    516s] Summary Report:
[03/14 13:16:51    516s] Instances move: 19940 (out of 19940 movable)
[03/14 13:16:51    516s] Instances flipped: 0
[03/14 13:16:51    516s] Mean displacement: 0.89 um
[03/14 13:16:51    516s] Max displacement: 22.69 um (Instance: core_instance/psum_mem_instance/Q_reg_49_) (330.605, 10.0945) -> (353.2, 10)
[03/14 13:16:51    516s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/14 13:16:51    516s] Total instances moved : 19940
[03/14 13:16:51    516s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.060, REAL:3.026, MEM:1801.6M
[03/14 13:16:51    516s] Total net bbox length = 3.047e+05 (1.438e+05 1.609e+05) (ext = 7.961e+03)
[03/14 13:16:51    516s] Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1801.6MB
[03/14 13:16:51    516s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:03.0, mem=1801.6MB) @(0:08:33 - 0:08:36).
[03/14 13:16:51    516s] *** Finished refinePlace (0:08:36 mem=1801.6M) ***
[03/14 13:16:51    516s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.2
[03/14 13:16:51    516s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.110, REAL:3.081, MEM:1801.6M
[03/14 13:16:51    516s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1801.6M
[03/14 13:16:51    516s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.054, MEM:1801.6M
[03/14 13:16:51    516s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.280, REAL:3.262, MEM:1801.6M
[03/14 13:16:51    516s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1801.6M
[03/14 13:16:51    516s] Starting Early Global Route congestion estimation: mem = 1801.6M
[03/14 13:16:51    516s] (I)       Started Loading and Dumping File ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Reading DB...
[03/14 13:16:51    516s] (I)       Read data from FE... (mem=1801.6M)
[03/14 13:16:51    516s] (I)       Read nodes and places... (mem=1801.6M)
[03/14 13:16:51    516s] (I)       Done Read nodes and places (cpu=0.020s, mem=1801.6M)
[03/14 13:16:51    516s] (I)       Read nets... (mem=1801.6M)
[03/14 13:16:51    516s] (I)       Done Read nets (cpu=0.070s, mem=1801.6M)
[03/14 13:16:51    516s] (I)       Done Read data from FE (cpu=0.090s, mem=1801.6M)
[03/14 13:16:51    516s] (I)       before initializing RouteDB syMemory usage = 1801.6 MB
[03/14 13:16:51    516s] (I)       Honor MSV route constraint: false
[03/14 13:16:51    516s] (I)       Maximum routing layer  : 127
[03/14 13:16:51    516s] (I)       Minimum routing layer  : 2
[03/14 13:16:51    516s] (I)       Supply scale factor H  : 1.00
[03/14 13:16:51    516s] (I)       Supply scale factor V  : 1.00
[03/14 13:16:51    516s] (I)       Tracks used by clock wire: 0
[03/14 13:16:51    516s] (I)       Reverse direction      : 
[03/14 13:16:51    516s] (I)       Honor partition pin guides: true
[03/14 13:16:51    516s] (I)       Route selected nets only: false
[03/14 13:16:51    516s] (I)       Route secondary PG pins: false
[03/14 13:16:51    516s] (I)       Second PG max fanout   : 2147483647
[03/14 13:16:51    516s] (I)       Apply function for special wires: true
[03/14 13:16:51    516s] (I)       Layer by layer blockage reading: true
[03/14 13:16:51    516s] (I)       Offset calculation fix : true
[03/14 13:16:51    516s] (I)       Route stripe layer range: 
[03/14 13:16:51    516s] (I)       Honor partition fences : 
[03/14 13:16:51    516s] (I)       Honor partition pin    : 
[03/14 13:16:51    516s] (I)       Honor partition fences with feedthrough: 
[03/14 13:16:51    516s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 13:16:51    516s] (I)       Use row-based GCell size
[03/14 13:16:51    516s] (I)       Use row-based GCell align
[03/14 13:16:51    516s] (I)       GCell unit size   : 3600
[03/14 13:16:51    516s] (I)       GCell multiplier  : 1
[03/14 13:16:51    516s] (I)       GCell row height  : 3600
[03/14 13:16:51    516s] (I)       Actual row height : 3600
[03/14 13:16:51    516s] (I)       GCell align ref   : 20000 20000
[03/14 13:16:51    516s] [NR-eGR] Track table information for default rule: 
[03/14 13:16:51    516s] [NR-eGR] M1 has no routable track
[03/14 13:16:51    516s] [NR-eGR] M2 has single uniform track structure
[03/14 13:16:51    516s] [NR-eGR] M3 has single uniform track structure
[03/14 13:16:51    516s] [NR-eGR] M4 has single uniform track structure
[03/14 13:16:51    516s] [NR-eGR] M5 has single uniform track structure
[03/14 13:16:51    516s] [NR-eGR] M6 has single uniform track structure
[03/14 13:16:51    516s] [NR-eGR] M7 has single uniform track structure
[03/14 13:16:51    516s] [NR-eGR] M8 has single uniform track structure
[03/14 13:16:51    516s] (I)       ===========================================================================
[03/14 13:16:51    516s] (I)       == Report All Rule Vias ==
[03/14 13:16:51    516s] (I)       ===========================================================================
[03/14 13:16:51    516s] (I)        Via Rule : (Default)
[03/14 13:16:51    516s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 13:16:51    516s] (I)       ---------------------------------------------------------------------------
[03/14 13:16:51    516s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 13:16:51    516s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 13:16:51    516s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 13:16:51    516s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 13:16:51    516s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 13:16:51    516s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 13:16:51    516s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 13:16:51    516s] (I)        8    0 : ---                         0 : ---                      
[03/14 13:16:51    516s] (I)       ===========================================================================
[03/14 13:16:51    516s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] [NR-eGR] Read 3044 PG shapes
[03/14 13:16:51    516s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] [NR-eGR] #Routing Blockages  : 0
[03/14 13:16:51    516s] [NR-eGR] #Instance Blockages : 0
[03/14 13:16:51    516s] [NR-eGR] #PG Blockages       : 3044
[03/14 13:16:51    516s] [NR-eGR] #Bump Blockages     : 0
[03/14 13:16:51    516s] [NR-eGR] #Boundary Blockages : 0
[03/14 13:16:51    516s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 13:16:51    516s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 13:16:51    516s] (I)       readDataFromPlaceDB
[03/14 13:16:51    516s] (I)       Read net information..
[03/14 13:16:51    516s] [NR-eGR] Read numTotalNets=21274  numIgnoredNets=0
[03/14 13:16:51    516s] (I)       Read testcase time = 0.010 seconds
[03/14 13:16:51    516s] 
[03/14 13:16:51    516s] (I)       early_global_route_priority property id does not exist.
[03/14 13:16:51    516s] (I)       Start initializing grid graph
[03/14 13:16:51    516s] (I)       End initializing grid graph
[03/14 13:16:51    516s] (I)       Model blockages into capacity
[03/14 13:16:51    516s] (I)       Read Num Blocks=3044  Num Prerouted Wires=0  Num CS=0
[03/14 13:16:51    516s] (I)       Started Modeling ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Started Modeling Layer 1 ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Started Modeling Layer 2 ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 0
[03/14 13:16:51    516s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Started Modeling Layer 3 ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 0
[03/14 13:16:51    516s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Started Modeling Layer 4 ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 0
[03/14 13:16:51    516s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Started Modeling Layer 5 ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 13:16:51    516s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Started Modeling Layer 6 ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 13:16:51    516s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Started Modeling Layer 7 ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 13:16:51    516s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Started Modeling Layer 8 ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 13:16:51    516s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       -- layer congestion ratio --
[03/14 13:16:51    516s] (I)       Layer 1 : 0.100000
[03/14 13:16:51    516s] (I)       Layer 2 : 0.700000
[03/14 13:16:51    516s] (I)       Layer 3 : 0.700000
[03/14 13:16:51    516s] (I)       Layer 4 : 0.700000
[03/14 13:16:51    516s] (I)       Layer 5 : 0.700000
[03/14 13:16:51    516s] (I)       Layer 6 : 0.700000
[03/14 13:16:51    516s] (I)       Layer 7 : 0.700000
[03/14 13:16:51    516s] (I)       Layer 8 : 0.700000
[03/14 13:16:51    516s] (I)       ----------------------------
[03/14 13:16:51    516s] (I)       Number of ignored nets = 0
[03/14 13:16:51    516s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 13:16:51    516s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 13:16:51    516s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 13:16:51    516s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 13:16:51    516s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 13:16:51    516s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 13:16:51    516s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 13:16:51    516s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 13:16:51    516s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 13:16:51    516s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 13:16:51    516s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1801.6 MB
[03/14 13:16:51    516s] (I)       Ndr track 0 does not exist
[03/14 13:16:51    516s] (I)       Layer1  viaCost=300.00
[03/14 13:16:51    516s] (I)       Layer2  viaCost=100.00
[03/14 13:16:51    516s] (I)       Layer3  viaCost=100.00
[03/14 13:16:51    516s] (I)       Layer4  viaCost=100.00
[03/14 13:16:51    516s] (I)       Layer5  viaCost=100.00
[03/14 13:16:51    516s] (I)       Layer6  viaCost=200.00
[03/14 13:16:51    516s] (I)       Layer7  viaCost=100.00
[03/14 13:16:51    516s] (I)       ---------------------Grid Graph Info--------------------
[03/14 13:16:51    516s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 13:16:51    516s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 13:16:51    516s] (I)       Site width          :   400  (dbu)
[03/14 13:16:51    516s] (I)       Row height          :  3600  (dbu)
[03/14 13:16:51    516s] (I)       GCell row height    :  3600  (dbu)
[03/14 13:16:51    516s] (I)       GCell width         :  3600  (dbu)
[03/14 13:16:51    516s] (I)       GCell height        :  3600  (dbu)
[03/14 13:16:51    516s] (I)       Grid                :   261   259     8
[03/14 13:16:51    516s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 13:16:51    516s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 13:16:51    516s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 13:16:51    516s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 13:16:51    516s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 13:16:51    516s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 13:16:51    516s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 13:16:51    516s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 13:16:51    516s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 13:16:51    516s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 13:16:51    516s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 13:16:51    516s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 13:16:51    516s] (I)       --------------------------------------------------------
[03/14 13:16:51    516s] 
[03/14 13:16:51    516s] [NR-eGR] ============ Routing rule table ============
[03/14 13:16:51    516s] [NR-eGR] Rule id: 0  Nets: 21274 
[03/14 13:16:51    516s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 13:16:51    516s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 13:16:51    516s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:16:51    516s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:16:51    516s] [NR-eGR] ========================================
[03/14 13:16:51    516s] [NR-eGR] 
[03/14 13:16:51    516s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 13:16:51    516s] (I)       blocked tracks on layer2 : = 33844 / 608650 (5.56%)
[03/14 13:16:51    516s] (I)       blocked tracks on layer3 : = 4135 / 608391 (0.68%)
[03/14 13:16:51    516s] (I)       blocked tracks on layer4 : = 16416 / 608650 (2.70%)
[03/14 13:16:51    516s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 13:16:51    516s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 13:16:51    516s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 13:16:51    516s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 13:16:51    516s] (I)       After initializing earlyGlobalRoute syMemory usage = 1801.6 MB
[03/14 13:16:51    516s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Started Global Routing ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       ============= Initialization =============
[03/14 13:16:51    516s] (I)       totalPins=76582  totalGlobalPin=74802 (97.68%)
[03/14 13:16:51    516s] (I)       Started Build MST ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Generate topology with single threads
[03/14 13:16:51    516s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       total 2D Cap : 3299241 = (1365398 H, 1933843 V)
[03/14 13:16:51    516s] [NR-eGR] Layer group 1: route 21274 net(s) in layer range [2, 8]
[03/14 13:16:51    516s] (I)       ============  Phase 1a Route ============
[03/14 13:16:51    516s] (I)       Started Phase 1a ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Usage: 211950 = (101027 H, 110923 V) = (7.40% H, 5.74% V) = (1.818e+05um H, 1.997e+05um V)
[03/14 13:16:51    516s] (I)       
[03/14 13:16:51    516s] (I)       ============  Phase 1b Route ============
[03/14 13:16:51    516s] (I)       Usage: 211950 = (101027 H, 110923 V) = (7.40% H, 5.74% V) = (1.818e+05um H, 1.997e+05um V)
[03/14 13:16:51    516s] (I)       
[03/14 13:16:51    516s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.815100e+05um
[03/14 13:16:51    516s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 13:16:51    516s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 13:16:51    516s] (I)       ============  Phase 1c Route ============
[03/14 13:16:51    516s] (I)       Usage: 211950 = (101027 H, 110923 V) = (7.40% H, 5.74% V) = (1.818e+05um H, 1.997e+05um V)
[03/14 13:16:51    516s] (I)       
[03/14 13:16:51    516s] (I)       ============  Phase 1d Route ============
[03/14 13:16:51    516s] (I)       Usage: 211950 = (101027 H, 110923 V) = (7.40% H, 5.74% V) = (1.818e+05um H, 1.997e+05um V)
[03/14 13:16:51    516s] (I)       
[03/14 13:16:51    516s] (I)       ============  Phase 1e Route ============
[03/14 13:16:51    516s] (I)       Started Phase 1e ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Usage: 211950 = (101027 H, 110923 V) = (7.40% H, 5.74% V) = (1.818e+05um H, 1.997e+05um V)
[03/14 13:16:51    516s] (I)       
[03/14 13:16:51    516s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.815100e+05um
[03/14 13:16:51    516s] [NR-eGR] 
[03/14 13:16:51    516s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Running layer assignment with 1 threads
[03/14 13:16:51    516s] (I)       Finished Phase 1l ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       ============  Phase 1l Route ============
[03/14 13:16:51    516s] (I)       
[03/14 13:16:51    516s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 13:16:51    516s] [NR-eGR]                        OverCon            
[03/14 13:16:51    516s] [NR-eGR]                         #Gcell     %Gcell
[03/14 13:16:51    516s] [NR-eGR]       Layer                (0)    OverCon 
[03/14 13:16:51    516s] [NR-eGR] ----------------------------------------------
[03/14 13:16:51    516s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 13:16:51    516s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/14 13:16:51    516s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 13:16:51    516s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[03/14 13:16:51    516s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 13:16:51    516s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/14 13:16:51    516s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/14 13:16:51    516s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/14 13:16:51    516s] [NR-eGR] ----------------------------------------------
[03/14 13:16:51    516s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/14 13:16:51    516s] [NR-eGR] 
[03/14 13:16:51    516s] (I)       Finished Global Routing ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       total 2D Cap : 3301766 = (1365912 H, 1935854 V)
[03/14 13:16:51    516s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 13:16:51    516s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 13:16:51    516s] Early Global Route congestion estimation runtime: 0.42 seconds, mem = 1801.6M
[03/14 13:16:51    516s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.420, REAL:0.417, MEM:1801.6M
[03/14 13:16:51    516s] OPERPROF: Starting HotSpotCal at level 1, MEM:1801.6M
[03/14 13:16:51    516s] [hotspot] +------------+---------------+---------------+
[03/14 13:16:51    516s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 13:16:51    516s] [hotspot] +------------+---------------+---------------+
[03/14 13:16:51    516s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 13:16:51    516s] [hotspot] +------------+---------------+---------------+
[03/14 13:16:51    516s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 13:16:51    516s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 13:16:51    516s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1801.6M
[03/14 13:16:51    516s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1801.6M
[03/14 13:16:51    516s] Starting Early Global Route wiring: mem = 1801.6M
[03/14 13:16:51    516s] (I)       ============= track Assignment ============
[03/14 13:16:51    516s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Started Greedy Track Assignment ( Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 13:16:51    516s] (I)       Running track assignment with 1 threads
[03/14 13:16:51    516s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:51    516s] (I)       Run Multi-thread track assignment
[03/14 13:16:51    517s] (I)       Finished Greedy Track Assignment ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 1801.62 MB )
[03/14 13:16:52    517s] [NR-eGR] --------------------------------------------------------------------------
[03/14 13:16:52    517s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 76387
[03/14 13:16:52    517s] [NR-eGR]     M2  (2V) length: 1.686231e+05um, number of vias: 113713
[03/14 13:16:52    517s] [NR-eGR]     M3  (3H) length: 1.786451e+05um, number of vias: 3351
[03/14 13:16:52    517s] [NR-eGR]     M4  (4V) length: 3.895272e+04um, number of vias: 323
[03/14 13:16:52    517s] [NR-eGR]     M5  (5H) length: 7.029600e+03um, number of vias: 50
[03/14 13:16:52    517s] [NR-eGR]     M6  (6V) length: 3.338000e+02um, number of vias: 16
[03/14 13:16:52    517s] [NR-eGR]     M7  (7H) length: 6.780000e+01um, number of vias: 23
[03/14 13:16:52    517s] [NR-eGR]     M8  (8V) length: 2.144000e+02um, number of vias: 0
[03/14 13:16:52    517s] [NR-eGR] Total length: 3.938665e+05um, number of vias: 193863
[03/14 13:16:52    517s] [NR-eGR] --------------------------------------------------------------------------
[03/14 13:16:52    517s] [NR-eGR] Total eGR-routed clock nets wire length: 2.229050e+04um 
[03/14 13:16:52    517s] [NR-eGR] --------------------------------------------------------------------------
[03/14 13:16:52    517s] Early Global Route wiring runtime: 0.55 seconds, mem = 1766.6M
[03/14 13:16:52    517s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.550, REAL:0.546, MEM:1766.6M
[03/14 13:16:52    517s] 0 delay mode for cte disabled.
[03/14 13:16:52    517s] SKP cleared!
[03/14 13:16:52    517s] 
[03/14 13:16:52    517s] *** Finished incrementalPlace (cpu=0:02:22, real=0:02:22)***
[03/14 13:16:52    517s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1766.6M
[03/14 13:16:52    517s] All LLGs are deleted
[03/14 13:16:52    517s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1766.6M
[03/14 13:16:52    517s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.007, MEM:1764.4M
[03/14 13:16:52    517s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.008, MEM:1764.4M
[03/14 13:16:52    517s] Start to check current routing status for nets...
[03/14 13:16:52    517s] All nets are already routed correctly.
[03/14 13:16:52    517s] End to check current routing status for nets (mem=1764.4M)
[03/14 13:16:52    517s] Extraction called for design 'fullchip' of instances=19940 and nets=21385 using extraction engine 'preRoute' .
[03/14 13:16:52    517s] PreRoute RC Extraction called for design fullchip.
[03/14 13:16:52    517s] RC Extraction called in multi-corner(2) mode.
[03/14 13:16:52    517s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 13:16:52    517s] RCMode: PreRoute
[03/14 13:16:52    517s]       RC Corner Indexes            0       1   
[03/14 13:16:52    517s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 13:16:52    517s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 13:16:52    517s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 13:16:52    517s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 13:16:52    517s] Shrink Factor                : 1.00000
[03/14 13:16:52    517s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 13:16:52    517s] Using capacitance table file ...
[03/14 13:16:52    517s] LayerId::1 widthSet size::4
[03/14 13:16:52    517s] LayerId::2 widthSet size::4
[03/14 13:16:52    517s] LayerId::3 widthSet size::4
[03/14 13:16:52    517s] LayerId::4 widthSet size::4
[03/14 13:16:52    517s] LayerId::5 widthSet size::4
[03/14 13:16:52    517s] LayerId::6 widthSet size::4
[03/14 13:16:52    517s] LayerId::7 widthSet size::4
[03/14 13:16:52    517s] LayerId::8 widthSet size::4
[03/14 13:16:52    517s] Updating RC grid for preRoute extraction ...
[03/14 13:16:52    517s] Initializing multi-corner capacitance tables ... 
[03/14 13:16:52    517s] Initializing multi-corner resistance tables ...
[03/14 13:16:52    517s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.280364 ; uaWl: 0.999273 ; uaWlH: 0.117589 ; aWlH: 0.000721 ; Pmax: 0.814400 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 83 ; 
[03/14 13:16:52    517s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1764.445M)
[03/14 13:16:53    518s] Compute RC Scale Done ...
[03/14 13:16:53    518s] **optDesign ... cpu = 0:05:12, real = 0:05:12, mem = 1264.5M, totSessionCpu=0:08:39 **
[03/14 13:16:53    518s] skipped the cell partition in DRV
[03/14 13:16:53    518s] #################################################################################
[03/14 13:16:53    518s] # Design Stage: PreRoute
[03/14 13:16:53    518s] # Design Name: fullchip
[03/14 13:16:53    518s] # Design Mode: 65nm
[03/14 13:16:53    518s] # Analysis Mode: MMMC Non-OCV 
[03/14 13:16:53    518s] # Parasitics Mode: No SPEF/RCDB
[03/14 13:16:53    518s] # Signoff Settings: SI Off 
[03/14 13:16:53    518s] #################################################################################
[03/14 13:16:54    519s] Calculate delays in BcWc mode...
[03/14 13:16:54    519s] Topological Sorting (REAL = 0:00:00.0, MEM = 1700.5M, InitMEM = 1697.5M)
[03/14 13:16:54    519s] Start delay calculation (fullDC) (1 T). (MEM=1700.52)
[03/14 13:16:54    519s] End AAE Lib Interpolated Model. (MEM=1712.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 13:16:58    523s] Total number of fetched objects 21296
[03/14 13:16:58    524s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 13:16:58    524s] End delay calculation. (MEM=1759.73 CPU=0:00:03.3 REAL=0:00:03.0)
[03/14 13:16:58    524s] End delay calculation (fullDC). (MEM=1759.73 CPU=0:00:04.4 REAL=0:00:04.0)
[03/14 13:16:58    524s] *** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 1759.7M) ***
[03/14 13:17:00    525s] *** Timing NOT met, worst failing slack is -0.985
[03/14 13:17:00    525s] *** Check timing (0:00:00.0)
[03/14 13:17:00    525s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 13:17:00    525s] optDesignOneStep: Power Flow
[03/14 13:17:00    525s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 13:17:00    525s] Deleting Lib Analyzer.
[03/14 13:17:00    525s] Begin: GigaOpt Optimization in TNS mode
[03/14 13:17:02    527s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/14 13:17:02    527s] Info: 1 clock net  excluded from IPO operation.
[03/14 13:17:02    527s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:47.3/0:09:11.5 (1.0), mem = 1759.7M
[03/14 13:17:02    527s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.6
[03/14 13:17:02    527s] (I,S,L,T): WC_VIEW: 71.0818, 16.0703, 0.811954, 87.964
[03/14 13:17:02    527s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 13:17:02    527s] ### Creating PhyDesignMc. totSessionCpu=0:08:48 mem=1759.7M
[03/14 13:17:02    527s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 13:17:02    527s] OPERPROF: Starting DPlace-Init at level 1, MEM:1759.7M
[03/14 13:17:02    527s] z: 2, totalTracks: 1
[03/14 13:17:02    527s] z: 4, totalTracks: 1
[03/14 13:17:02    527s] z: 6, totalTracks: 1
[03/14 13:17:02    527s] z: 8, totalTracks: 1
[03/14 13:17:02    527s] #spOpts: N=65 minPadR=1.1 
[03/14 13:17:02    527s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1759.7M
[03/14 13:17:02    527s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1759.7M
[03/14 13:17:02    527s] Core basic site is core
[03/14 13:17:02    527s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 13:17:02    527s] SiteArray: use 2,285,568 bytes
[03/14 13:17:02    527s] SiteArray: current memory after site array memory allocation 1761.9M
[03/14 13:17:02    527s] SiteArray: FP blocked sites are writable
[03/14 13:17:02    527s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 13:17:02    527s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1761.9M
[03/14 13:17:02    527s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 13:17:02    527s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1761.9M
[03/14 13:17:02    527s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.086, MEM:1761.9M
[03/14 13:17:02    527s] OPERPROF:     Starting CMU at level 3, MEM:1761.9M
[03/14 13:17:02    527s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1761.9M
[03/14 13:17:02    527s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.095, MEM:1761.9M
[03/14 13:17:02    527s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1761.9MB).
[03/14 13:17:02    527s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.126, MEM:1761.9M
[03/14 13:17:02    527s] TotalInstCnt at PhyDesignMc Initialization: 19,940
[03/14 13:17:02    527s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:48 mem=1761.9M
[03/14 13:17:02    527s] ### Creating RouteCongInterface, started
[03/14 13:17:02    527s] 
[03/14 13:17:02    527s] Creating Lib Analyzer ...
[03/14 13:17:02    527s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 13:17:02    527s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 13:17:02    527s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 13:17:02    527s] 
[03/14 13:17:03    529s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:49 mem=1761.9M
[03/14 13:17:03    529s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:49 mem=1761.9M
[03/14 13:17:03    529s] Creating Lib Analyzer, finished. 
[03/14 13:17:03    529s] 
[03/14 13:17:03    529s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 13:17:03    529s] 
[03/14 13:17:03    529s] #optDebug: {0, 1.200}
[03/14 13:17:03    529s] ### Creating RouteCongInterface, finished
[03/14 13:17:03    529s] ### Creating LA Mngr. totSessionCpu=0:08:49 mem=1761.9M
[03/14 13:17:03    529s] ### Creating LA Mngr, finished. totSessionCpu=0:08:49 mem=1761.9M
[03/14 13:17:10    535s] *info: 1 clock net excluded
[03/14 13:17:10    535s] *info: 2 special nets excluded.
[03/14 13:17:10    535s] *info: 111 no-driver nets excluded.
[03/14 13:17:12    537s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.12465.1
[03/14 13:17:12    537s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 13:17:12    537s] ** GigaOpt Optimizer WNS Slack -0.985 TNS Slack -1103.222 Density 51.38
[03/14 13:17:12    537s] Optimizer TNS Opt
[03/14 13:17:12    537s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.072|   -6.799|
|reg2reg   |-0.985|-1097.031|
|HEPG      |-0.985|-1097.031|
|All Paths |-0.985|-1103.222|
+----------+------+---------+

[03/14 13:17:12    537s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1781.0M
[03/14 13:17:12    537s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1781.0M
[03/14 13:17:12    537s] Active Path Group: reg2reg  
[03/14 13:17:12    537s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:17:12    537s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 13:17:12    537s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:17:12    537s] |  -0.985|   -0.985|-1097.031|-1103.222|    51.38%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:17:12    537s] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/14 13:17:13    538s] |  -0.960|   -0.960|-1087.513|-1093.703|    51.39%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:13    538s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:13    538s] |  -0.937|   -0.937|-1084.597|-1090.788|    51.40%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:17:13    538s] |        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/14 13:17:13    538s] |  -0.924|   -0.924|-1070.811|-1077.002|    51.42%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:13    538s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:14    539s] |  -0.908|   -0.908|-1065.584|-1071.774|    51.44%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:14    539s] |        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 13:17:14    539s] |  -0.898|   -0.898|-1057.876|-1064.067|    51.46%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:14    539s] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 13:17:15    540s] |  -0.890|   -0.890|-1045.205|-1051.396|    51.50%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:17:15    540s] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:17:16    541s] |  -0.886|   -0.886|-1040.542|-1046.733|    51.52%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:17:16    541s] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:17:17    542s] |  -0.878|   -0.878|-1035.066|-1041.257|    51.55%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:17    542s] |        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 13:17:18    543s] |  -0.874|   -0.874|-1030.325|-1036.516|    51.59%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:18    543s] |        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 13:17:19    544s] |  -0.867|   -0.867|-1026.720|-1032.911|    51.63%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:17:19    544s] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:17:20    545s] |  -0.863|   -0.863|-1023.870|-1030.061|    51.64%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:17:20    545s] |        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 13:17:21    546s] |  -0.861|   -0.861|-1017.755|-1023.946|    51.66%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:17:21    546s] |        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 13:17:22    547s] |  -0.856|   -0.856|-1014.079|-1020.270|    51.67%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:22    547s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:23    548s] |  -0.856|   -0.856|-1011.061|-1017.252|    51.69%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:23    548s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:23    548s] |  -0.856|   -0.856|-1010.667|-1016.858|    51.69%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:23    548s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:24    549s] |  -0.844|   -0.844|-1006.628|-1012.819|    51.72%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:24    549s] |        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/14 13:17:26    551s] |  -0.841|   -0.841|-1004.087|-1010.278|    51.75%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:26    551s] |        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/14 13:17:27    552s] |  -0.839|   -0.839|-1001.097|-1007.288|    51.76%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:17:27    552s] |        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:17:28    553s] |  -0.839|   -0.839| -999.978|-1006.169|    51.77%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:17:28    553s] |        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:17:28    553s] |  -0.839|   -0.839| -999.953|-1006.144|    51.77%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:17:28    553s] |        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:17:29    554s] |  -0.833|   -0.833| -995.212|-1001.403|    51.81%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:29    554s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:31    556s] |  -0.833|   -0.833| -992.775| -998.970|    51.83%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:31    556s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:31    556s] |  -0.833|   -0.833| -992.711| -998.906|    51.83%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:31    556s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:31    557s] |  -0.829|   -0.829| -987.792| -993.987|    51.88%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:31    557s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:32    557s] |  -0.825|   -0.825| -985.307| -991.502|    51.89%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:32    557s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:33    558s] |  -0.822|   -0.822| -982.527| -988.722|    51.90%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:33    558s] |        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
[03/14 13:17:33    558s] |  -0.822|   -0.822| -982.317| -988.512|    51.90%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:33    558s] |        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
[03/14 13:17:33    559s] |  -0.820|   -0.820| -980.758| -986.953|    51.93%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:33    559s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:34    559s] |  -0.820|   -0.820| -980.296| -986.491|    51.94%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:34    559s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:34    559s] |  -0.819|   -0.819| -978.801| -984.997|    51.95%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:17:34    559s] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 13:17:35    560s] |  -0.819|   -0.819| -977.417| -983.613|    51.96%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:17:35    560s] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 13:17:35    560s] |  -0.815|   -0.815| -976.132| -982.327|    51.97%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:17:35    560s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:36    561s] |  -0.815|   -0.815| -975.513| -981.709|    51.97%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:17:36    561s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:36    561s] |  -0.815|   -0.815| -975.507| -981.702|    51.97%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:17:36    561s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:36    561s] |  -0.813|   -0.813| -975.334| -981.530|    51.99%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:17:36    561s] |        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/14 13:17:36    562s] |  -0.813|   -0.813| -974.428| -980.623|    51.99%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:17:36    562s] |        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/14 13:17:37    562s] |  -0.812|   -0.812| -973.325| -979.520|    52.01%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:17:37    562s] |        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/14 13:17:37    562s] |  -0.812|   -0.812| -973.008| -979.203|    52.01%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:17:37    562s] |        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/14 13:17:37    562s] |  -0.811|   -0.811| -972.314| -978.510|    52.02%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:17:37    562s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:38    563s] |  -0.811|   -0.811| -971.965| -978.160|    52.03%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:17:38    563s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:38    563s] |  -0.810|   -0.810| -970.349| -976.545|    52.04%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:17:38    563s] |        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 13:17:39    564s] |  -0.810|   -0.810| -969.629| -975.825|    52.05%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:17:39    564s] |        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 13:17:39    564s] |  -0.807|   -0.807| -968.268| -974.464|    52.07%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:17:39    564s] |        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 13:17:39    564s] |  -0.807|   -0.807| -967.063| -973.258|    52.07%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:17:39    564s] |        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 13:17:40    565s] |  -0.804|   -0.804| -966.450| -972.646|    52.08%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:17:40    565s] |        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 13:17:40    565s] |  -0.804|   -0.804| -966.403| -972.598|    52.08%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:17:40    565s] |        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 13:17:40    565s] |  -0.804|   -0.804| -966.350| -972.545|    52.08%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:17:40    565s] |        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 13:17:41    566s] |  -0.802|   -0.802| -965.129| -971.325|    52.09%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:41    566s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:41    566s] |  -0.802|   -0.802| -964.630| -970.830|    52.10%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:41    566s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:42    567s] |  -0.802|   -0.802| -962.675| -968.875|    52.13%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:42    567s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:42    567s] |  -0.800|   -0.800| -962.145| -968.344|    52.14%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:17:42    567s] |        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:17:42    568s] |  -0.800|   -0.800| -961.179| -967.383|    52.14%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:17:42    568s] |        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:17:43    568s] |  -0.800|   -0.800| -961.066| -967.270|    52.14%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:17:43    568s] |        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:17:43    568s] |  -0.799|   -0.799| -960.515| -966.719|    52.16%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:43    568s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:43    568s] |  -0.799|   -0.799| -960.394| -966.598|    52.16%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:43    568s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:44    569s] |  -0.798|   -0.798| -959.311| -965.516|    52.18%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:44    569s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:44    569s] |  -0.798|   -0.798| -958.837| -965.041|    52.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:44    569s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:44    570s] |  -0.797|   -0.797| -958.346| -964.550|    52.20%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:17:44    570s] |        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/14 13:17:45    570s] |  -0.797|   -0.797| -958.119| -964.323|    52.20%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:17:45    570s] |        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/14 13:17:45    570s] |  -0.795|   -0.795| -957.095| -963.300|    52.21%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:45    570s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:47    572s] |  -0.794|   -0.794| -955.511| -961.716|    52.22%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:17:47    572s] |        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/14 13:17:48    573s] |  -0.794|   -0.794| -954.583| -960.787|    52.24%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:17:48    573s] |        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/14 13:17:48    574s] |  -0.794|   -0.794| -954.411| -960.615|    52.24%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:17:48    574s] |        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/14 13:17:49    574s] |  -0.794|   -0.794| -953.023| -959.227|    52.28%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:17:49    574s] |        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/14 13:17:49    575s] |  -0.791|   -0.791| -952.602| -958.807|    52.29%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:17:49    575s] |        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/14 13:17:51    576s] |  -0.791|   -0.791| -952.144| -958.348|    52.30%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:17:51    576s] |        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/14 13:17:51    576s] |  -0.790|   -0.790| -951.299| -957.508|    52.33%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:51    576s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:52    577s] |  -0.790|   -0.790| -950.036| -956.245|    52.34%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:52    577s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:52    578s] |  -0.790|   -0.790| -949.897| -956.106|    52.34%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:52    578s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:53    578s] |  -0.790|   -0.790| -948.357| -954.569|    52.38%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:53    578s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:53    578s] |  -0.790|   -0.790| -948.184| -954.396|    52.38%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:53    578s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:54    579s] |  -0.790|   -0.790| -947.564| -953.777|    52.39%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:54    579s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:55    580s] |  -0.790|   -0.790| -946.843| -953.056|    52.41%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:55    580s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:55    580s] |  -0.790|   -0.790| -946.811| -953.024|    52.41%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:55    580s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:17:56    581s] |  -0.790|   -0.790| -945.109| -951.321|    52.43%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:17:56    581s] |        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/14 13:17:57    582s] |  -0.790|   -0.790| -944.887| -951.099|    52.43%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:17:57    582s] |        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/14 13:17:58    583s] |  -0.790|   -0.790| -942.980| -949.192|    52.49%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:58    583s] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 13:17:59    584s] |  -0.790|   -0.790| -941.911| -948.127|    52.51%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:59    584s] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 13:17:59    584s] |  -0.790|   -0.790| -941.830| -948.045|    52.51%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:17:59    584s] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 13:18:00    585s] |  -0.790|   -0.790| -940.672| -946.888|    52.54%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:00    585s] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 13:18:00    585s] |  -0.790|   -0.790| -940.507| -946.723|    52.55%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:00    585s] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 13:18:00    585s] |  -0.790|   -0.790| -940.471| -946.688|    52.55%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:00    585s] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 13:18:00    585s] |  -0.790|   -0.790| -940.384| -946.600|    52.56%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:00    585s] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 13:18:03    588s] |  -0.790|   -0.790| -936.942| -943.160|    52.57%|   0:00:03.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:18:03    588s] |        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
[03/14 13:18:03    588s] |  -0.790|   -0.790| -936.846| -943.064|    52.57%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:18:03    588s] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/14 13:18:04    589s] |  -0.790|   -0.790| -934.950| -941.167|    52.58%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:18:04    589s] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/14 13:18:05    590s] |  -0.790|   -0.790| -933.657| -939.875|    52.62%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:05    590s] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/14 13:18:05    590s] |  -0.790|   -0.790| -933.303| -939.521|    52.63%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:05    590s] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/14 13:18:06    592s] |  -0.790|   -0.790| -933.084| -939.302|    52.64%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:06    592s] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/14 13:18:07    592s] |  -0.790|   -0.790| -932.977| -939.194|    52.67%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:07    592s] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/14 13:18:09    594s] |  -0.790|   -0.790| -931.562| -937.779|    52.67%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:09    594s] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 13:18:09    594s] |  -0.790|   -0.790| -931.372| -937.589|    52.68%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:09    594s] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 13:18:10    595s] |  -0.790|   -0.790| -930.756| -936.973|    52.69%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:10    595s] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 13:18:10    595s] |  -0.790|   -0.790| -929.753| -935.970|    52.70%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:10    595s] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 13:18:10    596s] |  -0.790|   -0.790| -929.652| -935.869|    52.71%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:10    596s] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 13:18:12    598s] |  -0.790|   -0.790| -927.921| -934.141|    52.72%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:12    598s] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/14 13:18:13    598s] |  -0.790|   -0.790| -927.474| -933.693|    52.76%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:13    598s] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/14 13:18:14    599s] |  -0.790|   -0.790| -927.245| -933.464|    52.76%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:14    599s] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/14 13:18:16    601s] |  -0.790|   -0.790| -926.924| -933.144|    52.77%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:16    601s] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/14 13:18:16    601s] |  -0.790|   -0.790| -926.905| -933.125|    52.77%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:16    601s] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/14 13:18:17    602s] |  -0.790|   -0.790| -925.119| -931.339|    52.80%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:17    602s] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/14 13:18:17    602s] |  -0.790|   -0.790| -924.477| -930.697|    52.81%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:17    602s] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/14 13:18:18    603s] |  -0.790|   -0.790| -923.997| -930.217|    52.82%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:18    603s] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/14 13:18:18    604s] |  -0.790|   -0.790| -923.995| -930.217|    52.84%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:18    604s] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/14 13:18:20    605s] |  -0.790|   -0.790| -922.060| -928.283|    52.86%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:18:20    605s] |        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
[03/14 13:18:20    605s] |  -0.790|   -0.790| -921.942| -928.165|    52.86%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:18:20    605s] |        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
[03/14 13:18:21    606s] |  -0.790|   -0.790| -921.125| -927.347|    52.89%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:21    606s] |        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
[03/14 13:18:21    606s] |  -0.790|   -0.790| -920.838| -927.061|    52.89%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:21    606s] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/14 13:18:22    607s] |  -0.790|   -0.790| -920.776| -926.999|    52.90%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:22    607s] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/14 13:18:22    607s] |  -0.790|   -0.790| -920.158| -926.381|    52.92%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:22    607s] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/14 13:18:22    608s] |  -0.790|   -0.790| -920.152| -926.375|    52.92%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:22    608s] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/14 13:18:23    608s] |  -0.790|   -0.790| -919.835| -926.058|    52.93%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:23    608s] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/14 13:18:24    609s] |  -0.790|   -0.790| -918.055| -924.278|    52.94%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:24    609s] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/14 13:18:24    609s] |  -0.790|   -0.790| -918.004| -924.227|    52.94%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:24    609s] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/14 13:18:25    610s] |  -0.790|   -0.790| -917.693| -923.916|    52.96%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:25    610s] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/14 13:18:25    610s] |  -0.790|   -0.790| -917.533| -923.756|    52.97%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:25    610s] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/14 13:18:25    610s] |  -0.790|   -0.790| -917.510| -923.733|    52.97%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:25    610s] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/14 13:18:26    611s] |  -0.790|   -0.790| -916.111| -922.334|    52.98%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:18:26    611s] |        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
[03/14 13:18:26    612s] |  -0.790|   -0.790| -915.860| -922.083|    52.98%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:26    612s] |        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/14 13:18:27    612s] |  -0.790|   -0.790| -915.335| -921.558|    52.98%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:27    612s] |        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/14 13:18:28    613s] |  -0.790|   -0.790| -913.922| -920.145|    52.99%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:28    613s] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/14 13:18:28    614s] |  -0.790|   -0.790| -913.900| -920.123|    53.00%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:28    614s] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/14 13:18:29    614s] |  -0.790|   -0.790| -913.677| -919.901|    53.00%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:29    614s] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/14 13:18:29    614s] |  -0.790|   -0.790| -913.417| -919.640|    53.01%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:29    614s] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/14 13:18:29    614s] |  -0.790|   -0.790| -913.187| -919.410|    53.01%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:29    614s] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/14 13:18:30    615s] |  -0.790|   -0.790| -912.588| -918.813|    53.02%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:30    615s] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/14 13:18:30    615s] |  -0.790|   -0.790| -912.221| -918.445|    53.03%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:30    615s] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/14 13:18:30    616s] |  -0.790|   -0.790| -911.883| -918.108|    53.03%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:30    616s] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/14 13:18:30    616s] |  -0.790|   -0.790| -911.805| -918.029|    53.03%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:30    616s] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/14 13:18:31    616s] |  -0.790|   -0.790| -911.745| -917.969|    53.03%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:31    616s] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/14 13:18:31    616s] |  -0.790|   -0.790| -910.046| -916.271|    53.04%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:31    616s] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 13:18:31    617s] |  -0.790|   -0.790| -909.792| -916.018|    53.05%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:31    617s] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 13:18:32    617s] |  -0.790|   -0.790| -909.720| -915.946|    53.05%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:32    617s] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 13:18:32    617s] |  -0.790|   -0.790| -909.699| -915.925|    53.06%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:32    617s] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 13:18:32    617s] |  -0.790|   -0.790| -908.525| -914.751|    53.07%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:18:32    617s] |        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/14 13:18:33    618s] |  -0.790|   -0.790| -908.461| -914.687|    53.07%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:18:33    618s] |        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/14 13:18:33    618s] |  -0.790|   -0.790| -908.358| -914.584|    53.07%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:18:33    618s] |        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/14 13:18:33    619s] |  -0.790|   -0.790| -907.508| -913.734|    53.08%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:33    619s] |        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/14 13:18:33    619s] |  -0.790|   -0.790| -907.449| -913.675|    53.08%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:33    619s] |        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/14 13:18:34    619s] |  -0.790|   -0.790| -907.392| -913.618|    53.08%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:34    619s] |        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/14 13:18:34    620s] |  -0.790|   -0.790| -906.427| -912.653|    53.08%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:34    620s] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/14 13:18:34    620s] |  -0.790|   -0.790| -906.425| -912.651|    53.08%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:34    620s] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/14 13:18:35    620s] |  -0.790|   -0.790| -906.001| -912.227|    53.09%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:35    620s] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/14 13:18:35    620s] |  -0.790|   -0.790| -905.788| -912.014|    53.09%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:35    620s] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/14 13:18:35    620s] |  -0.790|   -0.790| -904.879| -911.105|    53.10%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:35    620s] |        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 13:18:35    620s] |  -0.790|   -0.790| -904.804| -911.030|    53.10%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:35    620s] |        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 13:18:35    620s] |  -0.790|   -0.790| -904.774| -910.999|    53.10%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:35    620s] |        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 13:18:35    620s] |  -0.790|   -0.790| -904.745| -910.971|    53.10%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:35    620s] |        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 13:18:36    621s] |  -0.790|   -0.790| -904.271| -910.497|    53.11%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:36    621s] |        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
[03/14 13:18:36    621s] |  -0.790|   -0.790| -904.159| -910.385|    53.11%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:36    621s] |        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
[03/14 13:18:36    622s] |  -0.790|   -0.790| -903.776| -910.002|    53.11%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:36    622s] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/14 13:18:37    622s] |  -0.790|   -0.790| -903.660| -909.886|    53.11%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:37    622s] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/14 13:18:37    622s] |  -0.790|   -0.790| -903.516| -909.741|    53.12%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:37    622s] |        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
[03/14 13:18:37    622s] |  -0.790|   -0.790| -903.511| -909.737|    53.12%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:37    622s] |        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
[03/14 13:18:37    622s] |  -0.790|   -0.790| -903.489| -909.715|    53.12%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:37    622s] |        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
[03/14 13:18:37    623s] |  -0.790|   -0.790| -903.107| -909.333|    53.12%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:37    623s] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/14 13:18:37    623s] |  -0.790|   -0.790| -902.761| -908.987|    53.12%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:37    623s] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/14 13:18:38    623s] |  -0.790|   -0.790| -902.717| -908.942|    53.12%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:38    623s] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/14 13:18:38    623s] |  -0.790|   -0.790| -901.641| -907.872|    53.12%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:38    623s] |        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
[03/14 13:18:38    624s] |  -0.790|   -0.790| -901.080| -907.317|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:38    624s] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/14 13:18:39    624s] |  -0.790|   -0.790| -900.224| -906.472|    53.13%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:39    624s] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/14 13:18:39    624s] |  -0.790|   -0.790| -900.197| -906.444|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:39    624s] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/14 13:18:39    624s] |  -0.790|   -0.790| -899.977| -906.224|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:39    624s] |        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
[03/14 13:18:39    624s] |  -0.790|   -0.790| -899.490| -905.737|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:39    624s] |        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
[03/14 13:18:39    624s] |  -0.790|   -0.790| -899.015| -905.263|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:39    624s] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/14 13:18:39    625s] |  -0.790|   -0.790| -898.991| -905.239|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:39    625s] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/14 13:18:40    625s] |  -0.790|   -0.790| -897.682| -903.930|    53.13%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:40    625s] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/14 13:18:40    625s] |  -0.790|   -0.790| -897.522| -903.770|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:40    625s] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/14 13:18:40    625s] |  -0.790|   -0.790| -897.375| -903.622|    53.14%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:40    625s] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/14 13:18:40    625s] |  -0.790|   -0.790| -897.311| -903.558|    53.14%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:40    625s] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/14 13:18:40    626s] |  -0.790|   -0.790| -895.309| -901.587|    53.14%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:40    626s] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/14 13:18:41    626s] |  -0.790|   -0.790| -893.579| -899.857|    53.14%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:18:41    626s] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/14 13:18:41    626s] |  -0.790|   -0.790| -892.227| -898.513|    53.14%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:18:41    626s] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/14 13:18:42    627s] |  -0.790|   -0.790| -890.902| -897.187|    53.15%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:18:42    627s] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/14 13:18:42    627s] |  -0.790|   -0.790| -889.938| -896.223|    53.15%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:42    627s] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 13:18:42    627s] |  -0.790|   -0.790| -888.992| -895.278|    53.16%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:42    627s] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 13:18:42    627s] |  -0.790|   -0.790| -887.944| -894.229|    53.16%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:18:42    627s] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 13:18:42    628s] |  -0.790|   -0.790| -887.256| -893.542|    53.16%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:42    628s] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 13:18:43    628s] |  -0.790|   -0.790| -887.206| -893.491|    53.16%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:43    628s] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 13:18:43    628s] |  -0.790|   -0.790| -886.993| -893.278|    53.16%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:43    628s] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/14 13:18:43    628s] |  -0.790|   -0.790| -886.249| -892.534|    53.17%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:43    628s] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 13:18:43    629s] |  -0.790|   -0.790| -886.238| -892.523|    53.17%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:43    629s] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 13:18:44    629s] |  -0.790|   -0.790| -886.184| -892.469|    53.17%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:44    629s] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 13:18:44    629s] |  -0.790|   -0.790| -885.806| -892.091|    53.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:44    629s] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 13:18:44    629s] |  -0.790|   -0.790| -885.031| -891.317|    53.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:44    629s] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 13:18:44    629s] |  -0.790|   -0.790| -884.812| -891.098|    53.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:44    629s] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/14 13:18:44    629s] |  -0.790|   -0.790| -884.580| -890.865|    53.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:44    629s] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 13:18:44    630s] |  -0.790|   -0.790| -883.456| -889.804|    53.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:44    630s] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 13:18:45    630s] |  -0.790|   -0.790| -883.296| -889.644|    53.18%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:45    630s] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 13:18:45    630s] |  -0.790|   -0.790| -883.152| -889.500|    53.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:45    630s] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 13:18:45    630s] |  -0.790|   -0.790| -882.574| -888.922|    53.19%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:45    630s] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/14 13:18:45    631s] |  -0.790|   -0.790| -881.616| -887.965|    53.19%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:45    631s] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/14 13:18:46    631s] |  -0.790|   -0.790| -883.231| -889.580|    53.20%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:46    631s] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/14 13:18:47    632s] |  -0.790|   -0.790| -883.267| -889.615|    53.21%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:18:47    632s] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 13:18:47    632s] |  -0.790|   -0.790| -882.916| -889.264|    53.21%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:18:47    632s] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/14 13:18:47    632s] |  -0.790|   -0.790| -882.303| -888.652|    53.21%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:47    632s] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/14 13:18:47    633s] |  -0.790|   -0.790| -881.452| -887.839|    53.22%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:47    633s] |        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
[03/14 13:18:48    633s] |  -0.790|   -0.790| -880.976| -887.373|    53.22%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:48    633s] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/14 13:18:48    633s] |  -0.790|   -0.790| -880.287| -886.684|    53.22%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:48    633s] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/14 13:18:48    633s] |  -0.790|   -0.790| -879.531| -885.928|    53.22%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:48    633s] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/14 13:18:48    633s] |  -0.790|   -0.790| -879.296| -885.695|    53.22%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:48    633s] |        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
[03/14 13:18:48    634s] |  -0.790|   -0.790| -878.886| -885.285|    53.22%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:48    634s] |        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
[03/14 13:18:48    634s] |  -0.790|   -0.790| -878.610| -885.010|    53.23%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:18:48    634s] |        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
[03/14 13:18:49    634s] |  -0.790|   -0.790| -878.123| -884.530|    53.23%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:18:49    634s] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/14 13:18:49    634s] |  -0.790|   -0.790| -877.961| -884.367|    53.23%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:49    634s] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/14 13:18:49    634s] |  -0.790|   -0.790| -877.750| -884.157|    53.23%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:49    634s] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/14 13:18:49    634s] |  -0.790|   -0.790| -877.500| -883.908|    53.23%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:18:49    634s] |        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
[03/14 13:18:50    635s] |  -0.790|   -0.790| -877.081| -883.489|    53.23%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:18:50    635s] |        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
[03/14 13:18:50    635s] |  -0.790|   -0.790| -876.949| -883.357|    53.24%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:50    635s] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/14 13:18:50    635s] |  -0.790|   -0.790| -876.831| -883.239|    53.24%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:18:50    635s] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/14 13:18:50    636s] |  -0.790|   -0.790| -876.543| -882.952|    53.24%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:18:50    636s] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/14 13:18:50    636s] |  -0.790|   -0.790| -876.079| -882.488|    53.24%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:18:50    636s] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/14 13:18:51    636s] |  -0.790|   -0.790| -875.980| -882.389|    53.25%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:18:51    636s] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/14 13:18:51    636s] |  -0.790|   -0.790| -875.653| -882.063|    53.25%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:51    636s] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/14 13:18:51    636s] |  -0.790|   -0.790| -875.540| -881.956|    53.25%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:51    636s] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/14 13:18:51    637s] |  -0.790|   -0.790| -875.505| -881.922|    53.25%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:51    637s] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/14 13:18:51    637s] |  -0.790|   -0.790| -875.442| -881.859|    53.25%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:18:51    637s] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/14 13:18:52    637s] |  -0.790|   -0.790| -874.198| -879.623|    53.26%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory2_reg_70_/D  |
[03/14 13:18:52    637s] |  -0.790|   -0.790| -873.903| -879.328|    53.27%|   0:00:00.0| 1805.0M|        NA|       NA| NA                                                 |
[03/14 13:18:52    637s] |  -0.790|   -0.790| -873.903| -879.328|    53.27%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:18:52    637s] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 13:18:52    637s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:18:52    637s] 
[03/14 13:18:52    637s] *** Finish Core Optimize Step (cpu=0:01:40 real=0:01:40 mem=1805.0M) ***
[03/14 13:18:52    637s] 
[03/14 13:18:52    637s] *** Finished Optimize Step Cumulative (cpu=0:01:40 real=0:01:40 mem=1805.0M) ***
[03/14 13:18:52    637s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.072|  -5.545|
|reg2reg   |-0.790|-873.903|
|HEPG      |-0.790|-873.903|
|All Paths |-0.790|-879.328|
+----------+------+--------+

[03/14 13:18:52    637s] ** GigaOpt Optimizer WNS Slack -0.790 TNS Slack -879.328 Density 53.27
[03/14 13:18:52    637s] Placement Snapshot: Density distribution:
[03/14 13:18:52    637s] [1.00 -  +++]: 162 (25.92%)
[03/14 13:18:52    637s] [0.95 - 1.00]: 5 (0.80%)
[03/14 13:18:52    637s] [0.90 - 0.95]: 6 (0.96%)
[03/14 13:18:52    637s] [0.85 - 0.90]: 10 (1.60%)
[03/14 13:18:52    637s] [0.80 - 0.85]: 8 (1.28%)
[03/14 13:18:52    637s] [0.75 - 0.80]: 5 (0.80%)
[03/14 13:18:52    637s] [0.70 - 0.75]: 2 (0.32%)
[03/14 13:18:52    637s] [0.65 - 0.70]: 3 (0.48%)
[03/14 13:18:52    637s] [0.60 - 0.65]: 7 (1.12%)
[03/14 13:18:52    637s] [0.55 - 0.60]: 7 (1.12%)
[03/14 13:18:52    637s] [0.50 - 0.55]: 7 (1.12%)
[03/14 13:18:52    637s] [0.45 - 0.50]: 11 (1.76%)
[03/14 13:18:52    637s] [0.40 - 0.45]: 9 (1.44%)
[03/14 13:18:52    637s] [0.35 - 0.40]: 23 (3.68%)
[03/14 13:18:52    637s] [0.30 - 0.35]: 92 (14.72%)
[03/14 13:18:52    637s] [0.25 - 0.30]: 146 (23.36%)
[03/14 13:18:52    637s] [0.20 - 0.25]: 67 (10.72%)
[03/14 13:18:52    637s] [0.15 - 0.20]: 37 (5.92%)
[03/14 13:18:52    637s] [0.10 - 0.15]: 10 (1.60%)
[03/14 13:18:52    637s] [0.05 - 0.10]: 6 (0.96%)
[03/14 13:18:52    637s] [0.00 - 0.05]: 2 (0.32%)
[03/14 13:18:52    637s] Begin: Area Reclaim Optimization
[03/14 13:18:52    637s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:37.8/0:11:01.8 (1.0), mem = 1805.0M
[03/14 13:18:52    638s] (I,S,L,T): WC_VIEW: 72.9758, 17.4251, 0.874307, 91.2751
[03/14 13:18:53    638s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1805.0M
[03/14 13:18:53    638s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1805.0M
[03/14 13:18:53    639s] Reclaim Optimization WNS Slack -0.790  TNS Slack -879.328 Density 53.27
[03/14 13:18:53    639s] +----------+---------+--------+--------+------------+--------+
[03/14 13:18:53    639s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 13:18:53    639s] +----------+---------+--------+--------+------------+--------+
[03/14 13:18:53    639s] |    53.27%|        -|  -0.790|-879.328|   0:00:00.0| 1805.0M|
[03/14 13:18:53    639s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 13:18:55    640s] |    53.26%|       10|  -0.790|-878.757|   0:00:02.0| 1805.0M|
[03/14 13:18:59    644s] |    53.08%|      356|  -0.788|-879.003|   0:00:04.0| 1805.0M|
[03/14 13:18:59    644s] |    53.08%|        0|  -0.788|-879.003|   0:00:00.0| 1805.0M|
[03/14 13:18:59    644s] +----------+---------+--------+--------+------------+--------+
[03/14 13:18:59    644s] Reclaim Optimization End WNS Slack -0.788  TNS Slack -879.003 Density 53.08
[03/14 13:18:59    644s] 
[03/14 13:18:59    644s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 2 Resize = 294 **
[03/14 13:18:59    644s] --------------------------------------------------------------
[03/14 13:18:59    644s] |                                   | Total     | Sequential |
[03/14 13:18:59    644s] --------------------------------------------------------------
[03/14 13:18:59    644s] | Num insts resized                 |     294  |       1    |
[03/14 13:18:59    644s] | Num insts undone                  |      62  |       0    |
[03/14 13:18:59    644s] | Num insts Downsized               |     294  |       1    |
[03/14 13:18:59    644s] | Num insts Samesized               |       0  |       0    |
[03/14 13:18:59    644s] | Num insts Upsized                 |       0  |       0    |
[03/14 13:18:59    644s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 13:18:59    644s] --------------------------------------------------------------
[03/14 13:18:59    644s] **** Begin NDR-Layer Usage Statistics ****
[03/14 13:18:59    644s] Layer 7 has 1 constrained nets 
[03/14 13:18:59    644s] **** End NDR-Layer Usage Statistics ****
[03/14 13:18:59    644s] End: Core Area Reclaim Optimization (cpu = 0:00:07.2) (real = 0:00:07.0) **
[03/14 13:18:59    645s] (I,S,L,T): WC_VIEW: 72.8487, 17.3605, 0.868153, 91.0774
[03/14 13:18:59    645s] *** AreaOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:10:45.1/0:11:09.1 (1.0), mem = 1805.0M
[03/14 13:18:59    645s] 
[03/14 13:18:59    645s] =============================================================================================
[03/14 13:18:59    645s]  Step TAT Report for AreaOpt #2
[03/14 13:18:59    645s] =============================================================================================
[03/14 13:18:59    645s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 13:18:59    645s] ---------------------------------------------------------------------------------------------
[03/14 13:18:59    645s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 13:18:59    645s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.8
[03/14 13:18:59    645s] [ OptSingleIteration     ]      3   0:00:00.2  (   2.8 % )     0:00:05.5 /  0:00:05.5    1.0
[03/14 13:18:59    645s] [ OptGetWeight           ]    106   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.4
[03/14 13:18:59    645s] [ OptEval                ]    106   0:00:03.5  (  47.6 % )     0:00:03.5 /  0:00:03.4    1.0
[03/14 13:18:59    645s] [ OptCommit              ]    106   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 13:18:59    645s] [ IncrTimingUpdate       ]     54   0:00:00.8  (  11.4 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 13:18:59    645s] [ PostCommitDelayUpdate  ]    127   0:00:00.2  (   3.1 % )     0:00:00.9 /  0:00:00.9    1.1
[03/14 13:18:59    645s] [ IncrDelayCalc          ]    188   0:00:00.6  (   8.9 % )     0:00:00.6 /  0:00:00.8    1.2
[03/14 13:18:59    645s] [ MISC                   ]          0:00:01.6  (  22.4 % )     0:00:01.6 /  0:00:01.6    1.0
[03/14 13:18:59    645s] ---------------------------------------------------------------------------------------------
[03/14 13:18:59    645s]  AreaOpt #2 TOTAL                   0:00:07.3  ( 100.0 % )     0:00:07.3 /  0:00:07.3    1.0
[03/14 13:18:59    645s] ---------------------------------------------------------------------------------------------
[03/14 13:18:59    645s] 
[03/14 13:18:59    645s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1794.00M, totSessionCpu=0:10:45).
[03/14 13:18:59    645s] Placement Snapshot: Density distribution:
[03/14 13:18:59    645s] [1.00 -  +++]: 162 (25.92%)
[03/14 13:18:59    645s] [0.95 - 1.00]: 5 (0.80%)
[03/14 13:18:59    645s] [0.90 - 0.95]: 6 (0.96%)
[03/14 13:18:59    645s] [0.85 - 0.90]: 11 (1.76%)
[03/14 13:18:59    645s] [0.80 - 0.85]: 7 (1.12%)
[03/14 13:18:59    645s] [0.75 - 0.80]: 5 (0.80%)
[03/14 13:18:59    645s] [0.70 - 0.75]: 2 (0.32%)
[03/14 13:18:59    645s] [0.65 - 0.70]: 3 (0.48%)
[03/14 13:18:59    645s] [0.60 - 0.65]: 7 (1.12%)
[03/14 13:18:59    645s] [0.55 - 0.60]: 7 (1.12%)
[03/14 13:18:59    645s] [0.50 - 0.55]: 7 (1.12%)
[03/14 13:18:59    645s] [0.45 - 0.50]: 11 (1.76%)
[03/14 13:18:59    645s] [0.40 - 0.45]: 9 (1.44%)
[03/14 13:18:59    645s] [0.35 - 0.40]: 24 (3.84%)
[03/14 13:18:59    645s] [0.30 - 0.35]: 93 (14.88%)
[03/14 13:18:59    645s] [0.25 - 0.30]: 151 (24.16%)
[03/14 13:18:59    645s] [0.20 - 0.25]: 69 (11.04%)
[03/14 13:18:59    645s] [0.15 - 0.20]: 28 (4.48%)
[03/14 13:18:59    645s] [0.10 - 0.15]: 13 (2.08%)
[03/14 13:18:59    645s] [0.05 - 0.10]: 3 (0.48%)
[03/14 13:18:59    645s] [0.00 - 0.05]: 2 (0.32%)
[03/14 13:18:59    645s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.1
[03/14 13:18:59    645s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.1
[03/14 13:18:59    645s] ** GigaOpt Optimizer WNS Slack -0.788 TNS Slack -879.003 Density 53.08
[03/14 13:18:59    645s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.072|  -4.997|
|reg2reg   |-0.788|-874.092|
|HEPG      |-0.788|-874.092|
|All Paths |-0.788|-879.003|
+----------+------+--------+

[03/14 13:18:59    645s] **** Begin NDR-Layer Usage Statistics ****
[03/14 13:18:59    645s] Layer 7 has 1 constrained nets 
[03/14 13:18:59    645s] **** End NDR-Layer Usage Statistics ****
[03/14 13:18:59    645s] 
[03/14 13:18:59    645s] *** Finish pre-CTS Setup Fixing (cpu=0:01:48 real=0:01:47 mem=1794.0M) ***
[03/14 13:18:59    645s] 
[03/14 13:18:59    645s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.12465.1
[03/14 13:19:00    645s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1758.9M
[03/14 13:19:00    645s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.052, MEM:1758.9M
[03/14 13:19:00    645s] TotalInstCnt at PhyDesignMc Destruction: 20,591
[03/14 13:19:00    645s] (I,S,L,T): WC_VIEW: 72.8487, 17.3605, 0.868153, 91.0774
[03/14 13:19:00    645s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.6
[03/14 13:19:00    645s] *** SetupOpt [finish] : cpu/real = 0:01:58.2/0:01:58.1 (1.0), totSession cpu/real = 0:10:45.5/0:11:09.6 (1.0), mem = 1758.9M
[03/14 13:19:00    645s] 
[03/14 13:19:00    645s] =============================================================================================
[03/14 13:19:00    645s]  Step TAT Report for TnsOpt #1
[03/14 13:19:00    645s] =============================================================================================
[03/14 13:19:00    645s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 13:19:00    645s] ---------------------------------------------------------------------------------------------
[03/14 13:19:00    645s] [ AreaOpt                ]      1   0:00:01.6  (   1.4 % )     0:00:07.3 /  0:00:07.3    1.0
[03/14 13:19:00    645s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:19:00    645s] [ SlackTraversorInit     ]      3   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/14 13:19:00    645s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 13:19:00    645s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[03/14 13:19:00    645s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 13:19:00    645s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 13:19:00    645s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:19:00    645s] [ TransformInit          ]      1   0:00:08.4  (   7.1 % )     0:00:08.4 /  0:00:08.4    1.0
[03/14 13:19:00    645s] [ OptSingleIteration     ]    390   0:00:01.4  (   1.2 % )     0:01:40.0 /  0:01:40.1    1.0
[03/14 13:19:00    645s] [ OptGetWeight           ]    493   0:00:01.8  (   1.5 % )     0:00:01.8 /  0:00:01.8    1.0
[03/14 13:19:00    645s] [ OptEval                ]    493   0:01:07.4  (  57.1 % )     0:01:07.4 /  0:01:07.5    1.0
[03/14 13:19:00    645s] [ OptCommit              ]    493   0:00:01.5  (   1.3 % )     0:00:01.5 /  0:00:01.4    0.9
[03/14 13:19:00    645s] [ IncrTimingUpdate       ]    341   0:00:07.2  (   6.1 % )     0:00:07.2 /  0:00:07.2    1.0
[03/14 13:19:00    645s] [ PostCommitDelayUpdate  ]    514   0:00:02.8  (   2.3 % )     0:00:08.5 /  0:00:08.7    1.0
[03/14 13:19:00    645s] [ IncrDelayCalc          ]   1359   0:00:05.8  (   4.9 % )     0:00:05.8 /  0:00:05.9    1.0
[03/14 13:19:00    645s] [ SetupOptGetWorkingSet  ]    921   0:00:05.4  (   4.6 % )     0:00:05.4 /  0:00:05.5    1.0
[03/14 13:19:00    645s] [ SetupOptGetActiveNode  ]    921   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 13:19:00    645s] [ SetupOptSlackGraph     ]    387   0:00:06.7  (   5.6 % )     0:00:06.7 /  0:00:06.6    1.0
[03/14 13:19:00    645s] [ MISC                   ]          0:00:06.1  (   5.2 % )     0:00:06.1 /  0:00:06.1    1.0
[03/14 13:19:00    645s] ---------------------------------------------------------------------------------------------
[03/14 13:19:00    645s]  TnsOpt #1 TOTAL                    0:01:58.1  ( 100.0 % )     0:01:58.1 /  0:01:58.2    1.0
[03/14 13:19:00    645s] ---------------------------------------------------------------------------------------------
[03/14 13:19:00    645s] 
[03/14 13:19:00    645s] End: GigaOpt Optimization in TNS mode
[03/14 13:19:00    645s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1718.9M
[03/14 13:19:00    645s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.091, MEM:1718.9M
[03/14 13:19:00    646s] 
[03/14 13:19:00    646s] *** Start incrementalPlace ***
[03/14 13:19:00    646s] User Input Parameters:
[03/14 13:19:00    646s] - Congestion Driven    : On
[03/14 13:19:00    646s] - Timing Driven        : On
[03/14 13:19:00    646s] - Area-Violation Based : On
[03/14 13:19:00    646s] - Start Rollback Level : -5
[03/14 13:19:00    646s] - Legalized            : On
[03/14 13:19:00    646s] - Window Based         : Off
[03/14 13:19:00    646s] - eDen incr mode       : Off
[03/14 13:19:00    646s] - Small incr mode      : Off
[03/14 13:19:00    646s] 
[03/14 13:19:00    646s] no activity file in design. spp won't run.
[03/14 13:19:01    646s] Collecting buffer chain nets ...
[03/14 13:19:01    646s] No Views given, use default active views for adaptive view pruning
[03/14 13:19:01    646s] SKP will enable view:
[03/14 13:19:01    646s]   WC_VIEW
[03/14 13:19:01    646s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1718.9M
[03/14 13:19:01    646s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.009, MEM:1718.9M
[03/14 13:19:01    646s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1718.9M
[03/14 13:19:01    646s] Starting Early Global Route congestion estimation: mem = 1718.9M
[03/14 13:19:01    646s] (I)       Started Loading and Dumping File ( Curr Mem: 1718.91 MB )
[03/14 13:19:01    646s] (I)       Reading DB...
[03/14 13:19:01    646s] (I)       Read data from FE... (mem=1718.9M)
[03/14 13:19:01    646s] (I)       Read nodes and places... (mem=1718.9M)
[03/14 13:19:01    646s] (I)       Done Read nodes and places (cpu=0.030s, mem=1725.3M)
[03/14 13:19:01    646s] (I)       Read nets... (mem=1725.3M)
[03/14 13:19:01    646s] (I)       Done Read nets (cpu=0.080s, mem=1731.8M)
[03/14 13:19:01    646s] (I)       Done Read data from FE (cpu=0.110s, mem=1731.8M)
[03/14 13:19:01    646s] (I)       before initializing RouteDB syMemory usage = 1731.8 MB
[03/14 13:19:01    646s] (I)       Honor MSV route constraint: false
[03/14 13:19:01    646s] (I)       Maximum routing layer  : 127
[03/14 13:19:01    646s] (I)       Minimum routing layer  : 2
[03/14 13:19:01    646s] (I)       Supply scale factor H  : 1.00
[03/14 13:19:01    646s] (I)       Supply scale factor V  : 1.00
[03/14 13:19:01    646s] (I)       Tracks used by clock wire: 0
[03/14 13:19:01    646s] (I)       Reverse direction      : 
[03/14 13:19:01    646s] (I)       Honor partition pin guides: true
[03/14 13:19:01    646s] (I)       Route selected nets only: false
[03/14 13:19:01    646s] (I)       Route secondary PG pins: false
[03/14 13:19:01    646s] (I)       Second PG max fanout   : 2147483647
[03/14 13:19:01    646s] (I)       Apply function for special wires: true
[03/14 13:19:01    646s] (I)       Layer by layer blockage reading: true
[03/14 13:19:01    646s] (I)       Offset calculation fix : true
[03/14 13:19:01    646s] (I)       Route stripe layer range: 
[03/14 13:19:01    646s] (I)       Honor partition fences : 
[03/14 13:19:01    646s] (I)       Honor partition pin    : 
[03/14 13:19:01    646s] (I)       Honor partition fences with feedthrough: 
[03/14 13:19:01    646s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 13:19:01    646s] (I)       Use row-based GCell size
[03/14 13:19:01    646s] (I)       Use row-based GCell align
[03/14 13:19:01    646s] (I)       GCell unit size   : 3600
[03/14 13:19:01    646s] (I)       GCell multiplier  : 1
[03/14 13:19:01    646s] (I)       GCell row height  : 3600
[03/14 13:19:01    646s] (I)       Actual row height : 3600
[03/14 13:19:01    646s] (I)       GCell align ref   : 20000 20000
[03/14 13:19:01    646s] [NR-eGR] Track table information for default rule: 
[03/14 13:19:01    646s] [NR-eGR] M1 has no routable track
[03/14 13:19:01    646s] [NR-eGR] M2 has single uniform track structure
[03/14 13:19:01    646s] [NR-eGR] M3 has single uniform track structure
[03/14 13:19:01    646s] [NR-eGR] M4 has single uniform track structure
[03/14 13:19:01    646s] [NR-eGR] M5 has single uniform track structure
[03/14 13:19:01    646s] [NR-eGR] M6 has single uniform track structure
[03/14 13:19:01    646s] [NR-eGR] M7 has single uniform track structure
[03/14 13:19:01    646s] [NR-eGR] M8 has single uniform track structure
[03/14 13:19:01    646s] (I)       ===========================================================================
[03/14 13:19:01    646s] (I)       == Report All Rule Vias ==
[03/14 13:19:01    646s] (I)       ===========================================================================
[03/14 13:19:01    646s] (I)        Via Rule : (Default)
[03/14 13:19:01    646s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 13:19:01    646s] (I)       ---------------------------------------------------------------------------
[03/14 13:19:01    646s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 13:19:01    646s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 13:19:01    646s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 13:19:01    646s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 13:19:01    646s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 13:19:01    646s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 13:19:01    646s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 13:19:01    646s] (I)        8    0 : ---                         0 : ---                      
[03/14 13:19:01    646s] (I)       ===========================================================================
[03/14 13:19:01    646s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1731.79 MB )
[03/14 13:19:01    646s] [NR-eGR] Read 3044 PG shapes
[03/14 13:19:01    646s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.79 MB )
[03/14 13:19:01    646s] [NR-eGR] #Routing Blockages  : 0
[03/14 13:19:01    646s] [NR-eGR] #Instance Blockages : 0
[03/14 13:19:01    646s] [NR-eGR] #PG Blockages       : 3044
[03/14 13:19:01    646s] [NR-eGR] #Bump Blockages     : 0
[03/14 13:19:01    646s] [NR-eGR] #Boundary Blockages : 0
[03/14 13:19:01    646s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 13:19:01    646s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 13:19:01    646s] (I)       readDataFromPlaceDB
[03/14 13:19:01    646s] (I)       Read net information..
[03/14 13:19:01    646s] [NR-eGR] Read numTotalNets=21913  numIgnoredNets=0
[03/14 13:19:01    646s] (I)       Read testcase time = 0.010 seconds
[03/14 13:19:01    646s] 
[03/14 13:19:01    646s] (I)       early_global_route_priority property id does not exist.
[03/14 13:19:01    646s] (I)       Start initializing grid graph
[03/14 13:19:01    646s] (I)       End initializing grid graph
[03/14 13:19:01    646s] (I)       Model blockages into capacity
[03/14 13:19:01    646s] (I)       Read Num Blocks=3044  Num Prerouted Wires=0  Num CS=0
[03/14 13:19:01    646s] (I)       Started Modeling ( Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Started Modeling Layer 1 ( Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Started Modeling Layer 2 ( Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 0
[03/14 13:19:01    646s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Started Modeling Layer 3 ( Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 0
[03/14 13:19:01    646s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Started Modeling Layer 4 ( Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 0
[03/14 13:19:01    646s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Started Modeling Layer 5 ( Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 13:19:01    646s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Started Modeling Layer 6 ( Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 13:19:01    646s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Started Modeling Layer 7 ( Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 13:19:01    646s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Started Modeling Layer 8 ( Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 13:19:01    646s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1736.64 MB )
[03/14 13:19:01    646s] (I)       -- layer congestion ratio --
[03/14 13:19:01    646s] (I)       Layer 1 : 0.100000
[03/14 13:19:01    646s] (I)       Layer 2 : 0.700000
[03/14 13:19:01    646s] (I)       Layer 3 : 0.700000
[03/14 13:19:01    646s] (I)       Layer 4 : 0.700000
[03/14 13:19:01    646s] (I)       Layer 5 : 0.700000
[03/14 13:19:01    646s] (I)       Layer 6 : 0.700000
[03/14 13:19:01    646s] (I)       Layer 7 : 0.700000
[03/14 13:19:01    646s] (I)       Layer 8 : 0.700000
[03/14 13:19:01    646s] (I)       ----------------------------
[03/14 13:19:01    646s] (I)       Number of ignored nets = 0
[03/14 13:19:01    646s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 13:19:01    646s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 13:19:01    646s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 13:19:01    646s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 13:19:01    646s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 13:19:01    646s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 13:19:01    646s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 13:19:01    646s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 13:19:01    646s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 13:19:01    646s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 13:19:01    646s] (I)       WARNING: There are 32 pins inside gCell located around position 127.00 211.60. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/14 13:19:01    646s] (I)       WARNING: There are 31 pins inside gCell located around position 308.80 348.40. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/14 13:19:01    646s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1736.6 MB
[03/14 13:19:01    646s] (I)       Ndr track 0 does not exist
[03/14 13:19:01    646s] (I)       Layer1  viaCost=300.00
[03/14 13:19:01    646s] (I)       Layer2  viaCost=100.00
[03/14 13:19:01    646s] (I)       Layer3  viaCost=100.00
[03/14 13:19:01    646s] (I)       Layer4  viaCost=100.00
[03/14 13:19:01    646s] (I)       Layer5  viaCost=100.00
[03/14 13:19:01    646s] (I)       Layer6  viaCost=200.00
[03/14 13:19:01    646s] (I)       Layer7  viaCost=100.00
[03/14 13:19:01    646s] (I)       ---------------------Grid Graph Info--------------------
[03/14 13:19:01    646s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 13:19:01    646s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 13:19:01    646s] (I)       Site width          :   400  (dbu)
[03/14 13:19:01    646s] (I)       Row height          :  3600  (dbu)
[03/14 13:19:01    646s] (I)       GCell row height    :  3600  (dbu)
[03/14 13:19:01    646s] (I)       GCell width         :  3600  (dbu)
[03/14 13:19:01    646s] (I)       GCell height        :  3600  (dbu)
[03/14 13:19:01    646s] (I)       Grid                :   261   259     8
[03/14 13:19:01    646s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 13:19:01    646s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 13:19:01    646s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 13:19:01    646s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 13:19:01    646s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 13:19:01    646s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 13:19:01    646s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 13:19:01    646s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 13:19:01    646s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 13:19:01    646s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 13:19:01    646s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 13:19:01    646s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 13:19:01    646s] (I)       --------------------------------------------------------
[03/14 13:19:01    646s] 
[03/14 13:19:01    646s] [NR-eGR] ============ Routing rule table ============
[03/14 13:19:01    646s] [NR-eGR] Rule id: 0  Nets: 21912 
[03/14 13:19:01    646s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 13:19:01    646s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 13:19:01    646s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:19:01    646s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:19:01    646s] [NR-eGR] ========================================
[03/14 13:19:01    646s] [NR-eGR] 
[03/14 13:19:01    646s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 13:19:01    646s] (I)       blocked tracks on layer2 : = 33844 / 608650 (5.56%)
[03/14 13:19:01    646s] (I)       blocked tracks on layer3 : = 4135 / 608391 (0.68%)
[03/14 13:19:01    646s] (I)       blocked tracks on layer4 : = 16416 / 608650 (2.70%)
[03/14 13:19:01    646s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 13:19:01    646s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 13:19:01    646s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 13:19:01    646s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 13:19:01    646s] (I)       After initializing earlyGlobalRoute syMemory usage = 1739.4 MB
[03/14 13:19:01    646s] (I)       Finished Loading and Dumping File ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1739.35 MB )
[03/14 13:19:01    646s] (I)       Started Global Routing ( Curr Mem: 1739.35 MB )
[03/14 13:19:01    646s] (I)       ============= Initialization =============
[03/14 13:19:01    646s] (I)       totalPins=78262  totalGlobalPin=75501 (96.47%)
[03/14 13:19:01    646s] (I)       Started Build MST ( Curr Mem: 1739.35 MB )
[03/14 13:19:01    646s] (I)       Generate topology with single threads
[03/14 13:19:01    646s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1739.35 MB )
[03/14 13:19:01    646s] (I)       total 2D Cap : 3299241 = (1365398 H, 1933843 V)
[03/14 13:19:01    646s] [NR-eGR] Layer group 1: route 21912 net(s) in layer range [2, 8]
[03/14 13:19:01    646s] (I)       ============  Phase 1a Route ============
[03/14 13:19:01    646s] (I)       Started Phase 1a ( Curr Mem: 1739.35 MB )
[03/14 13:19:01    646s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1739.35 MB )
[03/14 13:19:01    646s] (I)       Usage: 213343 = (102096 H, 111247 V) = (7.48% H, 5.75% V) = (1.838e+05um H, 2.002e+05um V)
[03/14 13:19:01    646s] (I)       
[03/14 13:19:01    646s] (I)       ============  Phase 1b Route ============
[03/14 13:19:01    646s] (I)       Usage: 213343 = (102096 H, 111247 V) = (7.48% H, 5.75% V) = (1.838e+05um H, 2.002e+05um V)
[03/14 13:19:01    646s] (I)       
[03/14 13:19:01    646s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.840174e+05um
[03/14 13:19:01    646s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 13:19:01    646s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 13:19:01    646s] (I)       ============  Phase 1c Route ============
[03/14 13:19:01    646s] (I)       Usage: 213343 = (102096 H, 111247 V) = (7.48% H, 5.75% V) = (1.838e+05um H, 2.002e+05um V)
[03/14 13:19:01    646s] (I)       
[03/14 13:19:01    646s] (I)       ============  Phase 1d Route ============
[03/14 13:19:01    646s] (I)       Usage: 213343 = (102096 H, 111247 V) = (7.48% H, 5.75% V) = (1.838e+05um H, 2.002e+05um V)
[03/14 13:19:01    646s] (I)       
[03/14 13:19:01    646s] (I)       ============  Phase 1e Route ============
[03/14 13:19:01    646s] (I)       Started Phase 1e ( Curr Mem: 1739.35 MB )
[03/14 13:19:01    646s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1739.35 MB )
[03/14 13:19:01    646s] (I)       Usage: 213343 = (102096 H, 111247 V) = (7.48% H, 5.75% V) = (1.838e+05um H, 2.002e+05um V)
[03/14 13:19:01    646s] (I)       
[03/14 13:19:01    646s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.840174e+05um
[03/14 13:19:01    646s] [NR-eGR] 
[03/14 13:19:01    646s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1739.35 MB )
[03/14 13:19:01    646s] (I)       Running layer assignment with 1 threads
[03/14 13:19:01    646s] (I)       Finished Phase 1l ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1739.35 MB )
[03/14 13:19:01    646s] (I)       ============  Phase 1l Route ============
[03/14 13:19:01    646s] (I)       
[03/14 13:19:01    646s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 13:19:01    646s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/14 13:19:01    646s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/14 13:19:01    646s] [NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[03/14 13:19:01    646s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/14 13:19:01    646s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 13:19:01    646s] [NR-eGR]      M2  (2)         5( 0.01%)         4( 0.01%)         3( 0.00%)         7( 0.01%)   ( 0.03%) 
[03/14 13:19:01    646s] [NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 13:19:01    646s] [NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 13:19:01    646s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 13:19:01    646s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 13:19:01    646s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 13:19:01    646s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/14 13:19:01    646s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/14 13:19:01    646s] [NR-eGR] Total                8( 0.00%)         4( 0.00%)         3( 0.00%)         7( 0.00%)   ( 0.00%) 
[03/14 13:19:01    646s] [NR-eGR] 
[03/14 13:19:01    646s] (I)       Finished Global Routing ( CPU: 0.26 sec, Real: 0.25 sec, Curr Mem: 1739.35 MB )
[03/14 13:19:01    646s] (I)       total 2D Cap : 3301766 = (1365912 H, 1935854 V)
[03/14 13:19:01    646s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/14 13:19:01    646s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/14 13:19:01    646s] Early Global Route congestion estimation runtime: 0.45 seconds, mem = 1739.4M
[03/14 13:19:01    646s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.460, REAL:0.455, MEM:1739.4M
[03/14 13:19:01    646s] OPERPROF: Starting HotSpotCal at level 1, MEM:1739.4M
[03/14 13:19:01    646s] [hotspot] +------------+---------------+---------------+
[03/14 13:19:01    646s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 13:19:01    646s] [hotspot] +------------+---------------+---------------+
[03/14 13:19:01    646s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 13:19:01    646s] [hotspot] +------------+---------------+---------------+
[03/14 13:19:01    646s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 13:19:01    646s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 13:19:01    646s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1739.4M
[03/14 13:19:01    646s] 
[03/14 13:19:01    646s] === incrementalPlace Internal Loop 1 ===
[03/14 13:19:01    646s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/14 13:19:01    646s] OPERPROF: Starting IPInitSPData at level 1, MEM:1739.4M
[03/14 13:19:01    646s] z: 2, totalTracks: 1
[03/14 13:19:01    646s] z: 4, totalTracks: 1
[03/14 13:19:01    646s] z: 6, totalTracks: 1
[03/14 13:19:01    646s] z: 8, totalTracks: 1
[03/14 13:19:01    646s] #spOpts: N=65 minPadR=1.1 
[03/14 13:19:01    646s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1739.4M
[03/14 13:19:01    646s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.140, MEM:1739.4M
[03/14 13:19:01    646s] OPERPROF:   Starting post-place ADS at level 2, MEM:1739.4M
[03/14 13:19:01    646s] ADSU 0.531 -> 0.531. GS 14.400
[03/14 13:19:01    646s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.057, MEM:1739.4M
[03/14 13:19:01    646s] OPERPROF:   Starting spMPad at level 2, MEM:1739.4M
[03/14 13:19:01    646s] OPERPROF:     Starting spContextMPad at level 3, MEM:1739.4M
[03/14 13:19:01    646s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1739.4M
[03/14 13:19:01    646s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.011, MEM:1739.4M
[03/14 13:19:01    646s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1739.4M
[03/14 13:19:01    646s] no activity file in design. spp won't run.
[03/14 13:19:01    646s] [spp] 0
[03/14 13:19:01    646s] [adp] 0:1:1:3
[03/14 13:19:01    646s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.007, MEM:1739.4M
[03/14 13:19:01    646s] SP #FI/SF FL/PI 0/0 20591/0
[03/14 13:19:01    646s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.250, REAL:0.259, MEM:1739.4M
[03/14 13:19:01    646s] PP off. flexM 0
[03/14 13:19:01    646s] OPERPROF: Starting CDPad at level 1, MEM:1739.4M
[03/14 13:19:01    646s] 3DP is on.
[03/14 13:19:01    646s] 3DP OF M2 0.003, M4 0.000. Diff 0
[03/14 13:19:01    646s] design sh 0.037.
[03/14 13:19:01    646s] design sh 0.037.
[03/14 13:19:01    646s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/14 13:19:01    647s] design sh 0.037.
[03/14 13:19:02    647s] CDPadU 0.619 -> 0.593. R=0.531, N=20591, GS=1.800
[03/14 13:19:02    647s] OPERPROF: Finished CDPad at level 1, CPU:0.410, REAL:0.408, MEM:1739.4M
[03/14 13:19:02    647s] OPERPROF: Starting InitSKP at level 1, MEM:1739.4M
[03/14 13:19:02    647s] no activity file in design. spp won't run.
[03/14 13:19:03    648s] no activity file in design. spp won't run.
[03/14 13:19:05    650s] *** Finished SKP initialization (cpu=0:00:03.2, real=0:00:03.0)***
[03/14 13:19:05    650s] OPERPROF: Finished InitSKP at level 1, CPU:3.230, REAL:3.240, MEM:1748.9M
[03/14 13:19:05    650s] NP #FI/FS/SF FL/PI: 0/0/0 20591/0
[03/14 13:19:05    650s] no activity file in design. spp won't run.
[03/14 13:19:05    650s] 
[03/14 13:19:05    650s] AB Est...
[03/14 13:19:05    650s] OPERPROF: Starting npPlace at level 1, MEM:1748.9M
[03/14 13:19:05    650s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.108, MEM:1833.8M
[03/14 13:19:05    650s] Iteration  4: Skipped, with CDP Off
[03/14 13:19:05    650s] 
[03/14 13:19:05    650s] AB Est...
[03/14 13:19:05    650s] OPERPROF: Starting npPlace at level 1, MEM:1833.8M
[03/14 13:19:05    651s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.084, MEM:1833.8M
[03/14 13:19:05    651s] Iteration  5: Skipped, with CDP Off
[03/14 13:19:05    651s] 
[03/14 13:19:05    651s] AB Est...
[03/14 13:19:05    651s] OPERPROF: Starting npPlace at level 1, MEM:1833.8M
[03/14 13:19:05    651s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.083, MEM:1833.8M
[03/14 13:19:06    651s] Iteration  6: Skipped, with CDP Off
[03/14 13:19:06    651s] OPERPROF: Starting npPlace at level 1, MEM:1833.8M
[03/14 13:19:06    651s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[03/14 13:19:06    651s] No instances found in the vector
[03/14 13:19:06    651s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1833.8M, DRC: 0)
[03/14 13:19:06    651s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:19:21    666s] Iteration  7: Total net bbox = 2.857e+05 (1.41e+05 1.44e+05)
[03/14 13:19:21    666s]               Est.  stn bbox = 3.905e+05 (1.93e+05 1.97e+05)
[03/14 13:19:21    666s]               cpu = 0:00:15.5 real = 0:00:15.0 mem = 1842.1M
[03/14 13:19:21    666s] OPERPROF: Finished npPlace at level 1, CPU:15.610, REAL:15.568, MEM:1842.1M
[03/14 13:19:21    666s] no activity file in design. spp won't run.
[03/14 13:19:21    666s] NP #FI/FS/SF FL/PI: 0/0/0 20591/0
[03/14 13:19:21    667s] no activity file in design. spp won't run.
[03/14 13:19:22    667s] OPERPROF: Starting npPlace at level 1, MEM:1842.1M
[03/14 13:19:22    667s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/14 13:19:22    667s] No instances found in the vector
[03/14 13:19:22    667s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1842.1M, DRC: 0)
[03/14 13:19:22    667s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:19:46    691s] Iteration  8: Total net bbox = 2.919e+05 (1.44e+05 1.48e+05)
[03/14 13:19:46    691s]               Est.  stn bbox = 3.989e+05 (1.97e+05 2.02e+05)
[03/14 13:19:46    691s]               cpu = 0:00:24.6 real = 0:00:24.0 mem = 1820.1M
[03/14 13:19:46    691s] OPERPROF: Finished npPlace at level 1, CPU:24.620, REAL:24.594, MEM:1813.1M
[03/14 13:19:46    691s] no activity file in design. spp won't run.
[03/14 13:19:46    691s] NP #FI/FS/SF FL/PI: 0/0/0 20591/0
[03/14 13:19:46    691s] no activity file in design. spp won't run.
[03/14 13:19:46    692s] OPERPROF: Starting npPlace at level 1, MEM:1813.1M
[03/14 13:19:47    692s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 13:19:47    692s] No instances found in the vector
[03/14 13:19:47    692s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1813.1M, DRC: 0)
[03/14 13:19:47    692s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:20:43    748s] Iteration  9: Total net bbox = 3.008e+05 (1.48e+05 1.52e+05)
[03/14 13:20:43    748s]               Est.  stn bbox = 4.099e+05 (2.02e+05 2.08e+05)
[03/14 13:20:43    748s]               cpu = 0:00:56.4 real = 0:00:57.0 mem = 1816.6M
[03/14 13:20:43    748s] OPERPROF: Finished npPlace at level 1, CPU:56.450, REAL:56.429, MEM:1816.6M
[03/14 13:20:43    748s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1816.6M
[03/14 13:20:43    748s] Starting Early Global Route rough congestion estimation: mem = 1816.6M
[03/14 13:20:43    748s] (I)       Started Loading and Dumping File ( Curr Mem: 1816.61 MB )
[03/14 13:20:43    748s] (I)       Reading DB...
[03/14 13:20:43    748s] (I)       Read data from FE... (mem=1816.6M)
[03/14 13:20:43    748s] (I)       Read nodes and places... (mem=1816.6M)
[03/14 13:20:43    748s] (I)       Done Read nodes and places (cpu=0.030s, mem=1816.6M)
[03/14 13:20:43    748s] (I)       Read nets... (mem=1816.6M)
[03/14 13:20:43    748s] (I)       Done Read nets (cpu=0.070s, mem=1816.6M)
[03/14 13:20:43    748s] (I)       Done Read data from FE (cpu=0.100s, mem=1816.6M)
[03/14 13:20:43    748s] (I)       before initializing RouteDB syMemory usage = 1816.6 MB
[03/14 13:20:43    748s] (I)       Print mode             : 2
[03/14 13:20:43    748s] (I)       Stop if highly congested: false
[03/14 13:20:43    748s] (I)       Honor MSV route constraint: false
[03/14 13:20:43    748s] (I)       Maximum routing layer  : 127
[03/14 13:20:43    748s] (I)       Minimum routing layer  : 2
[03/14 13:20:43    748s] (I)       Supply scale factor H  : 1.00
[03/14 13:20:43    748s] (I)       Supply scale factor V  : 1.00
[03/14 13:20:43    748s] (I)       Tracks used by clock wire: 0
[03/14 13:20:43    748s] (I)       Reverse direction      : 
[03/14 13:20:43    748s] (I)       Honor partition pin guides: true
[03/14 13:20:43    748s] (I)       Route selected nets only: false
[03/14 13:20:43    748s] (I)       Route secondary PG pins: false
[03/14 13:20:43    748s] (I)       Second PG max fanout   : 2147483647
[03/14 13:20:43    748s] (I)       Assign partition pins  : false
[03/14 13:20:43    748s] (I)       Support large GCell    : true
[03/14 13:20:43    748s] (I)       Number of rows per GCell: 2
[03/14 13:20:43    748s] (I)       Max num rows per GCell : 32
[03/14 13:20:43    748s] (I)       Apply function for special wires: true
[03/14 13:20:43    748s] (I)       Layer by layer blockage reading: true
[03/14 13:20:43    748s] (I)       Offset calculation fix : true
[03/14 13:20:43    748s] (I)       Route stripe layer range: 
[03/14 13:20:43    748s] (I)       Honor partition fences : 
[03/14 13:20:43    748s] (I)       Honor partition pin    : 
[03/14 13:20:43    748s] (I)       Honor partition fences with feedthrough: 
[03/14 13:20:43    748s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 13:20:43    748s] (I)       Use row-based GCell size
[03/14 13:20:43    748s] (I)       Use row-based GCell align
[03/14 13:20:43    748s] (I)       GCell unit size   : 3600
[03/14 13:20:43    748s] (I)       GCell multiplier  : 2
[03/14 13:20:43    748s] (I)       GCell row height  : 3600
[03/14 13:20:43    748s] (I)       Actual row height : 3600
[03/14 13:20:43    748s] (I)       GCell align ref   : 20000 20000
[03/14 13:20:43    748s] [NR-eGR] Track table information for default rule: 
[03/14 13:20:43    748s] [NR-eGR] M1 has no routable track
[03/14 13:20:43    748s] [NR-eGR] M2 has single uniform track structure
[03/14 13:20:43    748s] [NR-eGR] M3 has single uniform track structure
[03/14 13:20:43    748s] [NR-eGR] M4 has single uniform track structure
[03/14 13:20:43    748s] [NR-eGR] M5 has single uniform track structure
[03/14 13:20:43    748s] [NR-eGR] M6 has single uniform track structure
[03/14 13:20:43    748s] [NR-eGR] M7 has single uniform track structure
[03/14 13:20:43    748s] [NR-eGR] M8 has single uniform track structure
[03/14 13:20:43    748s] (I)       ===========================================================================
[03/14 13:20:43    748s] (I)       == Report All Rule Vias ==
[03/14 13:20:43    748s] (I)       ===========================================================================
[03/14 13:20:43    748s] (I)        Via Rule : (Default)
[03/14 13:20:43    748s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 13:20:43    748s] (I)       ---------------------------------------------------------------------------
[03/14 13:20:43    748s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 13:20:43    748s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 13:20:43    748s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 13:20:43    748s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 13:20:43    748s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 13:20:43    748s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 13:20:43    748s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 13:20:43    748s] (I)        8    0 : ---                         0 : ---                      
[03/14 13:20:43    748s] (I)       ===========================================================================
[03/14 13:20:43    748s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1816.61 MB )
[03/14 13:20:43    748s] [NR-eGR] Read 3044 PG shapes
[03/14 13:20:43    748s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1816.61 MB )
[03/14 13:20:43    748s] [NR-eGR] #Routing Blockages  : 0
[03/14 13:20:43    748s] [NR-eGR] #Instance Blockages : 0
[03/14 13:20:43    748s] [NR-eGR] #PG Blockages       : 3044
[03/14 13:20:43    748s] [NR-eGR] #Bump Blockages     : 0
[03/14 13:20:43    748s] [NR-eGR] #Boundary Blockages : 0
[03/14 13:20:43    748s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 13:20:43    748s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 13:20:43    748s] (I)       readDataFromPlaceDB
[03/14 13:20:43    748s] (I)       Read net information..
[03/14 13:20:43    748s] [NR-eGR] Read numTotalNets=21913  numIgnoredNets=0
[03/14 13:20:43    748s] (I)       Read testcase time = 0.020 seconds
[03/14 13:20:43    748s] 
[03/14 13:20:43    748s] (I)       early_global_route_priority property id does not exist.
[03/14 13:20:43    748s] (I)       Start initializing grid graph
[03/14 13:20:43    748s] (I)       End initializing grid graph
[03/14 13:20:43    748s] (I)       Model blockages into capacity
[03/14 13:20:43    748s] (I)       Read Num Blocks=3044  Num Prerouted Wires=0  Num CS=0
[03/14 13:20:43    748s] (I)       Started Modeling ( Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Started Modeling Layer 1 ( Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Started Modeling Layer 2 ( Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 0
[03/14 13:20:43    748s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Started Modeling Layer 3 ( Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 0
[03/14 13:20:43    748s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Started Modeling Layer 4 ( Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 0
[03/14 13:20:43    748s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Started Modeling Layer 5 ( Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 13:20:43    748s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Started Modeling Layer 6 ( Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 13:20:43    748s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Started Modeling Layer 7 ( Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 13:20:43    748s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Started Modeling Layer 8 ( Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 13:20:43    748s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       -- layer congestion ratio --
[03/14 13:20:43    748s] (I)       Layer 1 : 0.100000
[03/14 13:20:43    748s] (I)       Layer 2 : 0.700000
[03/14 13:20:43    748s] (I)       Layer 3 : 0.700000
[03/14 13:20:43    748s] (I)       Layer 4 : 0.700000
[03/14 13:20:43    748s] (I)       Layer 5 : 0.700000
[03/14 13:20:43    748s] (I)       Layer 6 : 0.700000
[03/14 13:20:43    748s] (I)       Layer 7 : 0.700000
[03/14 13:20:43    748s] (I)       Layer 8 : 0.700000
[03/14 13:20:43    748s] (I)       ----------------------------
[03/14 13:20:43    748s] (I)       Number of ignored nets = 0
[03/14 13:20:43    748s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 13:20:43    748s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 13:20:43    748s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 13:20:43    748s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 13:20:43    748s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 13:20:43    748s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 13:20:43    748s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 13:20:43    748s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 13:20:43    748s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 13:20:43    748s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 13:20:43    748s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1821.5 MB
[03/14 13:20:43    748s] (I)       Ndr track 0 does not exist
[03/14 13:20:43    748s] (I)       Layer1  viaCost=300.00
[03/14 13:20:43    748s] (I)       Layer2  viaCost=100.00
[03/14 13:20:43    748s] (I)       Layer3  viaCost=100.00
[03/14 13:20:43    748s] (I)       Layer4  viaCost=100.00
[03/14 13:20:43    748s] (I)       Layer5  viaCost=100.00
[03/14 13:20:43    748s] (I)       Layer6  viaCost=200.00
[03/14 13:20:43    748s] (I)       Layer7  viaCost=100.00
[03/14 13:20:43    748s] (I)       ---------------------Grid Graph Info--------------------
[03/14 13:20:43    748s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 13:20:43    748s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 13:20:43    748s] (I)       Site width          :   400  (dbu)
[03/14 13:20:43    748s] (I)       Row height          :  3600  (dbu)
[03/14 13:20:43    748s] (I)       GCell row height    :  3600  (dbu)
[03/14 13:20:43    748s] (I)       GCell width         :  7200  (dbu)
[03/14 13:20:43    748s] (I)       GCell height        :  7200  (dbu)
[03/14 13:20:43    748s] (I)       Grid                :   131   130     8
[03/14 13:20:43    748s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 13:20:43    748s] (I)       Vertical capacity   :     0  7200     0  7200     0  7200     0  7200
[03/14 13:20:43    748s] (I)       Horizontal capacity :     0     0  7200     0  7200     0  7200     0
[03/14 13:20:43    748s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 13:20:43    748s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 13:20:43    748s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 13:20:43    748s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 13:20:43    748s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 13:20:43    748s] (I)       Num tracks per GCell: 20.00 18.00 18.00 18.00 18.00 18.00  4.50  4.50
[03/14 13:20:43    748s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 13:20:43    748s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 13:20:43    748s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 13:20:43    748s] (I)       --------------------------------------------------------
[03/14 13:20:43    748s] 
[03/14 13:20:43    748s] [NR-eGR] ============ Routing rule table ============
[03/14 13:20:43    748s] [NR-eGR] Rule id: 0  Nets: 21913 
[03/14 13:20:43    748s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 13:20:43    748s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 13:20:43    748s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:20:43    748s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:20:43    748s] [NR-eGR] ========================================
[03/14 13:20:43    748s] [NR-eGR] 
[03/14 13:20:43    748s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 13:20:43    748s] (I)       blocked tracks on layer2 : = 16966 / 305500 (5.55%)
[03/14 13:20:43    748s] (I)       blocked tracks on layer3 : = 3308 / 305361 (1.08%)
[03/14 13:20:43    748s] (I)       blocked tracks on layer4 : = 8224 / 305500 (2.69%)
[03/14 13:20:43    748s] (I)       blocked tracks on layer5 : = 0 / 305361 (0.00%)
[03/14 13:20:43    748s] (I)       blocked tracks on layer6 : = 0 / 305500 (0.00%)
[03/14 13:20:43    748s] (I)       blocked tracks on layer7 : = 0 / 76373 (0.00%)
[03/14 13:20:43    748s] (I)       blocked tracks on layer8 : = 0 / 76310 (0.00%)
[03/14 13:20:43    748s] (I)       After initializing earlyGlobalRoute syMemory usage = 1821.5 MB
[03/14 13:20:43    748s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       ============= Initialization =============
[03/14 13:20:43    748s] (I)       numLocalWires=31506  numGlobalNetBranches=10536  numLocalNetBranches=5294
[03/14 13:20:43    748s] (I)       totalPins=78264  totalGlobalPin=57657 (73.67%)
[03/14 13:20:43    748s] (I)       Started Build MST ( Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Generate topology with single threads
[03/14 13:20:43    748s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       total 2D Cap : 1656596 = (684902 H, 971694 V)
[03/14 13:20:43    748s] (I)       ============  Phase 1a Route ============
[03/14 13:20:43    748s] (I)       Started Phase 1a ( Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 13:20:43    748s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1821.46 MB )
[03/14 13:20:43    748s] (I)       Usage: 107937 = (55743 H, 52194 V) = (8.14% H, 5.37% V) = (2.007e+05um H, 1.879e+05um V)
[03/14 13:20:43    748s] (I)       
[03/14 13:20:43    748s] (I)       ============  Phase 1b Route ============
[03/14 13:20:43    748s] (I)       Usage: 107937 = (55743 H, 52194 V) = (8.14% H, 5.37% V) = (2.007e+05um H, 1.879e+05um V)
[03/14 13:20:43    748s] (I)       
[03/14 13:20:43    748s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/14 13:20:43    748s] 
[03/14 13:20:43    748s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 13:20:43    748s] Finished Early Global Route rough congestion estimation: mem = 1821.5M
[03/14 13:20:43    748s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.230, REAL:0.231, MEM:1821.5M
[03/14 13:20:43    748s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/14 13:20:43    748s] OPERPROF: Starting CDPad at level 1, MEM:1821.5M
[03/14 13:20:43    749s] CDPadU 0.593 -> 0.593. R=0.530, N=20591, GS=3.600
[03/14 13:20:43    749s] OPERPROF: Finished CDPad at level 1, CPU:0.160, REAL:0.162, MEM:1821.5M
[03/14 13:20:43    749s] no activity file in design. spp won't run.
[03/14 13:20:43    749s] NP #FI/FS/SF FL/PI: 0/0/0 20591/0
[03/14 13:20:43    749s] no activity file in design. spp won't run.
[03/14 13:20:44    749s] OPERPROF: Starting npPlace at level 1, MEM:1821.5M
[03/14 13:20:44    749s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 13:20:44    749s] No instances found in the vector
[03/14 13:20:44    749s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1821.5M, DRC: 0)
[03/14 13:20:44    749s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:20:45    750s] OPERPROF: Finished npPlace at level 1, CPU:1.400, REAL:1.398, MEM:1818.5M
[03/14 13:20:45    750s] no activity file in design. spp won't run.
[03/14 13:20:45    750s] NP #FI/FS/SF FL/PI: 0/0/0 20591/0
[03/14 13:20:45    750s] no activity file in design. spp won't run.
[03/14 13:20:45    751s] OPERPROF: Starting npPlace at level 1, MEM:1818.5M
[03/14 13:20:45    751s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 13:20:45    751s] No instances found in the vector
[03/14 13:20:45    751s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1818.5M, DRC: 0)
[03/14 13:20:45    751s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:21:07    773s] Iteration 10: Total net bbox = 3.142e+05 (1.54e+05 1.60e+05)
[03/14 13:21:07    773s]               Est.  stn bbox = 4.207e+05 (2.06e+05 2.14e+05)
[03/14 13:21:07    773s]               cpu = 0:00:21.9 real = 0:00:22.0 mem = 1819.2M
[03/14 13:21:07    773s] OPERPROF: Finished npPlace at level 1, CPU:21.930, REAL:21.935, MEM:1819.2M
[03/14 13:21:07    773s] no activity file in design. spp won't run.
[03/14 13:21:07    773s] NP #FI/FS/SF FL/PI: 0/0/0 20591/0
[03/14 13:21:07    773s] no activity file in design. spp won't run.
[03/14 13:21:08    773s] OPERPROF: Starting npPlace at level 1, MEM:1819.2M
[03/14 13:21:08    773s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 13:21:08    773s] No instances found in the vector
[03/14 13:21:08    773s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1819.2M, DRC: 0)
[03/14 13:21:08    773s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:21:18    783s] Iteration 11: Total net bbox = 3.196e+05 (1.56e+05 1.63e+05)
[03/14 13:21:18    783s]               Est.  stn bbox = 4.258e+05 (2.08e+05 2.18e+05)
[03/14 13:21:18    783s]               cpu = 0:00:10.5 real = 0:00:10.0 mem = 1821.0M
[03/14 13:21:18    783s] OPERPROF: Finished npPlace at level 1, CPU:10.540, REAL:10.536, MEM:1821.0M
[03/14 13:21:18    783s] Move report: Timing Driven Placement moves 20582 insts, mean move: 9.36 um, max move: 116.49 um
[03/14 13:21:18    783s] 	Max move on inst (core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OCPC1153_array_out_29): (267.00, 208.00) --> (365.07, 189.58)
[03/14 13:21:18    784s] no activity file in design. spp won't run.
[03/14 13:21:18    784s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1821.0M
[03/14 13:21:18    784s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1821.0M
[03/14 13:21:18    784s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.007, MEM:1821.0M
[03/14 13:21:18    784s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1821.0M
[03/14 13:21:18    784s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1818.9M
[03/14 13:21:18    784s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.027, MEM:1818.9M
[03/14 13:21:18    784s] 
[03/14 13:21:18    784s] Finished Incremental Placement (cpu=0:02:17, real=0:02:17, mem=1818.9M)
[03/14 13:21:18    784s] CongRepair sets shifter mode to gplace
[03/14 13:21:18    784s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1818.9M
[03/14 13:21:18    784s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1818.9M
[03/14 13:21:18    784s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1818.9M
[03/14 13:21:18    784s] z: 2, totalTracks: 1
[03/14 13:21:18    784s] z: 4, totalTracks: 1
[03/14 13:21:18    784s] z: 6, totalTracks: 1
[03/14 13:21:18    784s] z: 8, totalTracks: 1
[03/14 13:21:18    784s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 13:21:18    784s] All LLGs are deleted
[03/14 13:21:18    784s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1818.9M
[03/14 13:21:18    784s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.010, REAL:0.001, MEM:1818.9M
[03/14 13:21:18    784s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1818.9M
[03/14 13:21:18    784s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1818.9M
[03/14 13:21:18    784s] Core basic site is core
[03/14 13:21:18    784s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 13:21:18    784s] SiteArray: use 2,285,568 bytes
[03/14 13:21:18    784s] SiteArray: current memory after site array memory allocation 1821.0M
[03/14 13:21:18    784s] SiteArray: FP blocked sites are writable
[03/14 13:21:18    784s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 13:21:18    784s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1821.0M
[03/14 13:21:18    784s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 13:21:18    784s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.003, MEM:1821.0M
[03/14 13:21:18    784s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.090, REAL:0.088, MEM:1821.0M
[03/14 13:21:18    784s] OPERPROF:         Starting CMU at level 5, MEM:1821.0M
[03/14 13:21:18    784s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.003, MEM:1821.0M
[03/14 13:21:18    784s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.100, REAL:0.099, MEM:1821.0M
[03/14 13:21:18    784s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1821.0MB).
[03/14 13:21:18    784s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.130, MEM:1821.0M
[03/14 13:21:18    784s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.130, MEM:1821.0M
[03/14 13:21:18    784s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.3
[03/14 13:21:18    784s] OPERPROF:   Starting RefinePlace at level 2, MEM:1821.0M
[03/14 13:21:18    784s] *** Starting refinePlace (0:13:04 mem=1821.0M) ***
[03/14 13:21:18    784s] Total net bbox length = 3.303e+05 (1.668e+05 1.635e+05) (ext = 8.195e+03)
[03/14 13:21:18    784s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:21:18    784s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1821.0M
[03/14 13:21:18    784s] Starting refinePlace ...
[03/14 13:21:18    784s] ** Cut row section cpu time 0:00:00.0.
[03/14 13:21:18    784s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 13:21:19    784s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1821.0MB) @(0:13:04 - 0:13:05).
[03/14 13:21:19    784s] Move report: preRPlace moves 20581 insts, mean move: 0.54 um, max move: 4.10 um
[03/14 13:21:19    784s] 	Max move on inst (core_instance/psum_mem_instance/FE_OFC662_N194): (204.27, 75.83) --> (203.00, 73.00)
[03/14 13:21:19    784s] 	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
[03/14 13:21:19    784s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 13:21:19    784s] Placement tweakage begins.
[03/14 13:21:19    784s] wire length = 4.207e+05
[03/14 13:21:21    786s] wire length = 4.002e+05
[03/14 13:21:21    786s] Placement tweakage ends.
[03/14 13:21:21    786s] Move report: tweak moves 2964 insts, mean move: 2.76 um, max move: 22.20 um
[03/14 13:21:21    786s] 	Max move on inst (core_instance/psum_mem_instance/FE_OFC279_N181): (223.60, 11.80) --> (201.40, 11.80)
[03/14 13:21:21    786s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=1821.0MB) @(0:13:05 - 0:13:07).
[03/14 13:21:21    786s] 
[03/14 13:21:21    786s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 13:21:21    787s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:21:21    787s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1821.0MB) @(0:13:07 - 0:13:07).
[03/14 13:21:21    787s] Move report: Detail placement moves 20581 insts, mean move: 0.91 um, max move: 22.40 um
[03/14 13:21:21    787s] 	Max move on inst (core_instance/psum_mem_instance/FE_OFC279_N181): (223.51, 12.09) --> (201.40, 11.80)
[03/14 13:21:21    787s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1821.0MB
[03/14 13:21:21    787s] Statistics of distance of Instance movement in refine placement:
[03/14 13:21:21    787s]   maximum (X+Y) =        22.40 um
[03/14 13:21:21    787s]   inst (core_instance/psum_mem_instance/FE_OFC279_N181) with max move: (223.512, 12.0865) -> (201.4, 11.8)
[03/14 13:21:21    787s]   mean    (X+Y) =         0.91 um
[03/14 13:21:21    787s] Total instances flipped for legalization: 10
[03/14 13:21:21    787s] Summary Report:
[03/14 13:21:21    787s] Instances move: 20581 (out of 20591 movable)
[03/14 13:21:21    787s] Instances flipped: 10
[03/14 13:21:21    787s] Mean displacement: 0.91 um
[03/14 13:21:21    787s] Max displacement: 22.40 um (Instance: core_instance/psum_mem_instance/FE_OFC279_N181) (223.512, 12.0865) -> (201.4, 11.8)
[03/14 13:21:21    787s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: BUFFD4
[03/14 13:21:21    787s] Total instances moved : 20581
[03/14 13:21:21    787s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.120, REAL:3.089, MEM:1821.0M
[03/14 13:21:22    787s] Total net bbox length = 3.108e+05 (1.461e+05 1.648e+05) (ext = 7.942e+03)
[03/14 13:21:22    787s] Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1821.0MB
[03/14 13:21:22    787s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:03.0, mem=1821.0MB) @(0:13:04 - 0:13:07).
[03/14 13:21:22    787s] *** Finished refinePlace (0:13:07 mem=1821.0M) ***
[03/14 13:21:22    787s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.3
[03/14 13:21:22    787s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.170, REAL:3.146, MEM:1821.0M
[03/14 13:21:22    787s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1821.0M
[03/14 13:21:22    787s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.054, MEM:1821.0M
[03/14 13:21:22    787s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.360, REAL:3.331, MEM:1821.0M
[03/14 13:21:22    787s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1821.0M
[03/14 13:21:22    787s] Starting Early Global Route congestion estimation: mem = 1821.0M
[03/14 13:21:22    787s] (I)       Started Loading and Dumping File ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Reading DB...
[03/14 13:21:22    787s] (I)       Read data from FE... (mem=1821.0M)
[03/14 13:21:22    787s] (I)       Read nodes and places... (mem=1821.0M)
[03/14 13:21:22    787s] (I)       Done Read nodes and places (cpu=0.020s, mem=1821.0M)
[03/14 13:21:22    787s] (I)       Read nets... (mem=1821.0M)
[03/14 13:21:22    787s] (I)       Done Read nets (cpu=0.070s, mem=1821.0M)
[03/14 13:21:22    787s] (I)       Done Read data from FE (cpu=0.090s, mem=1821.0M)
[03/14 13:21:22    787s] (I)       before initializing RouteDB syMemory usage = 1821.0 MB
[03/14 13:21:22    787s] (I)       Honor MSV route constraint: false
[03/14 13:21:22    787s] (I)       Maximum routing layer  : 127
[03/14 13:21:22    787s] (I)       Minimum routing layer  : 2
[03/14 13:21:22    787s] (I)       Supply scale factor H  : 1.00
[03/14 13:21:22    787s] (I)       Supply scale factor V  : 1.00
[03/14 13:21:22    787s] (I)       Tracks used by clock wire: 0
[03/14 13:21:22    787s] (I)       Reverse direction      : 
[03/14 13:21:22    787s] (I)       Honor partition pin guides: true
[03/14 13:21:22    787s] (I)       Route selected nets only: false
[03/14 13:21:22    787s] (I)       Route secondary PG pins: false
[03/14 13:21:22    787s] (I)       Second PG max fanout   : 2147483647
[03/14 13:21:22    787s] (I)       Apply function for special wires: true
[03/14 13:21:22    787s] (I)       Layer by layer blockage reading: true
[03/14 13:21:22    787s] (I)       Offset calculation fix : true
[03/14 13:21:22    787s] (I)       Route stripe layer range: 
[03/14 13:21:22    787s] (I)       Honor partition fences : 
[03/14 13:21:22    787s] (I)       Honor partition pin    : 
[03/14 13:21:22    787s] (I)       Honor partition fences with feedthrough: 
[03/14 13:21:22    787s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 13:21:22    787s] (I)       Use row-based GCell size
[03/14 13:21:22    787s] (I)       Use row-based GCell align
[03/14 13:21:22    787s] (I)       GCell unit size   : 3600
[03/14 13:21:22    787s] (I)       GCell multiplier  : 1
[03/14 13:21:22    787s] (I)       GCell row height  : 3600
[03/14 13:21:22    787s] (I)       Actual row height : 3600
[03/14 13:21:22    787s] (I)       GCell align ref   : 20000 20000
[03/14 13:21:22    787s] [NR-eGR] Track table information for default rule: 
[03/14 13:21:22    787s] [NR-eGR] M1 has no routable track
[03/14 13:21:22    787s] [NR-eGR] M2 has single uniform track structure
[03/14 13:21:22    787s] [NR-eGR] M3 has single uniform track structure
[03/14 13:21:22    787s] [NR-eGR] M4 has single uniform track structure
[03/14 13:21:22    787s] [NR-eGR] M5 has single uniform track structure
[03/14 13:21:22    787s] [NR-eGR] M6 has single uniform track structure
[03/14 13:21:22    787s] [NR-eGR] M7 has single uniform track structure
[03/14 13:21:22    787s] [NR-eGR] M8 has single uniform track structure
[03/14 13:21:22    787s] (I)       ===========================================================================
[03/14 13:21:22    787s] (I)       == Report All Rule Vias ==
[03/14 13:21:22    787s] (I)       ===========================================================================
[03/14 13:21:22    787s] (I)        Via Rule : (Default)
[03/14 13:21:22    787s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 13:21:22    787s] (I)       ---------------------------------------------------------------------------
[03/14 13:21:22    787s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 13:21:22    787s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 13:21:22    787s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 13:21:22    787s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 13:21:22    787s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 13:21:22    787s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 13:21:22    787s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 13:21:22    787s] (I)        8    0 : ---                         0 : ---                      
[03/14 13:21:22    787s] (I)       ===========================================================================
[03/14 13:21:22    787s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] [NR-eGR] Read 3044 PG shapes
[03/14 13:21:22    787s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] [NR-eGR] #Routing Blockages  : 0
[03/14 13:21:22    787s] [NR-eGR] #Instance Blockages : 0
[03/14 13:21:22    787s] [NR-eGR] #PG Blockages       : 3044
[03/14 13:21:22    787s] [NR-eGR] #Bump Blockages     : 0
[03/14 13:21:22    787s] [NR-eGR] #Boundary Blockages : 0
[03/14 13:21:22    787s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 13:21:22    787s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 13:21:22    787s] (I)       readDataFromPlaceDB
[03/14 13:21:22    787s] (I)       Read net information..
[03/14 13:21:22    787s] [NR-eGR] Read numTotalNets=21913  numIgnoredNets=0
[03/14 13:21:22    787s] (I)       Read testcase time = 0.010 seconds
[03/14 13:21:22    787s] 
[03/14 13:21:22    787s] (I)       early_global_route_priority property id does not exist.
[03/14 13:21:22    787s] (I)       Start initializing grid graph
[03/14 13:21:22    787s] (I)       End initializing grid graph
[03/14 13:21:22    787s] (I)       Model blockages into capacity
[03/14 13:21:22    787s] (I)       Read Num Blocks=3044  Num Prerouted Wires=0  Num CS=0
[03/14 13:21:22    787s] (I)       Started Modeling ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Started Modeling Layer 1 ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Started Modeling Layer 2 ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 0
[03/14 13:21:22    787s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Started Modeling Layer 3 ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 0
[03/14 13:21:22    787s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Started Modeling Layer 4 ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 0
[03/14 13:21:22    787s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Started Modeling Layer 5 ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 13:21:22    787s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Started Modeling Layer 6 ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 13:21:22    787s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Started Modeling Layer 7 ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 13:21:22    787s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Started Modeling Layer 8 ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 13:21:22    787s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       -- layer congestion ratio --
[03/14 13:21:22    787s] (I)       Layer 1 : 0.100000
[03/14 13:21:22    787s] (I)       Layer 2 : 0.700000
[03/14 13:21:22    787s] (I)       Layer 3 : 0.700000
[03/14 13:21:22    787s] (I)       Layer 4 : 0.700000
[03/14 13:21:22    787s] (I)       Layer 5 : 0.700000
[03/14 13:21:22    787s] (I)       Layer 6 : 0.700000
[03/14 13:21:22    787s] (I)       Layer 7 : 0.700000
[03/14 13:21:22    787s] (I)       Layer 8 : 0.700000
[03/14 13:21:22    787s] (I)       ----------------------------
[03/14 13:21:22    787s] (I)       Number of ignored nets = 0
[03/14 13:21:22    787s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 13:21:22    787s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 13:21:22    787s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 13:21:22    787s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 13:21:22    787s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 13:21:22    787s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 13:21:22    787s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 13:21:22    787s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 13:21:22    787s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 13:21:22    787s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 13:21:22    787s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1821.0 MB
[03/14 13:21:22    787s] (I)       Ndr track 0 does not exist
[03/14 13:21:22    787s] (I)       Layer1  viaCost=300.00
[03/14 13:21:22    787s] (I)       Layer2  viaCost=100.00
[03/14 13:21:22    787s] (I)       Layer3  viaCost=100.00
[03/14 13:21:22    787s] (I)       Layer4  viaCost=100.00
[03/14 13:21:22    787s] (I)       Layer5  viaCost=100.00
[03/14 13:21:22    787s] (I)       Layer6  viaCost=200.00
[03/14 13:21:22    787s] (I)       Layer7  viaCost=100.00
[03/14 13:21:22    787s] (I)       ---------------------Grid Graph Info--------------------
[03/14 13:21:22    787s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 13:21:22    787s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 13:21:22    787s] (I)       Site width          :   400  (dbu)
[03/14 13:21:22    787s] (I)       Row height          :  3600  (dbu)
[03/14 13:21:22    787s] (I)       GCell row height    :  3600  (dbu)
[03/14 13:21:22    787s] (I)       GCell width         :  3600  (dbu)
[03/14 13:21:22    787s] (I)       GCell height        :  3600  (dbu)
[03/14 13:21:22    787s] (I)       Grid                :   261   259     8
[03/14 13:21:22    787s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 13:21:22    787s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 13:21:22    787s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 13:21:22    787s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 13:21:22    787s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 13:21:22    787s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 13:21:22    787s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 13:21:22    787s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 13:21:22    787s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 13:21:22    787s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 13:21:22    787s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 13:21:22    787s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 13:21:22    787s] (I)       --------------------------------------------------------
[03/14 13:21:22    787s] 
[03/14 13:21:22    787s] [NR-eGR] ============ Routing rule table ============
[03/14 13:21:22    787s] [NR-eGR] Rule id: 0  Nets: 21913 
[03/14 13:21:22    787s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 13:21:22    787s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 13:21:22    787s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:21:22    787s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 13:21:22    787s] [NR-eGR] ========================================
[03/14 13:21:22    787s] [NR-eGR] 
[03/14 13:21:22    787s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 13:21:22    787s] (I)       blocked tracks on layer2 : = 33844 / 608650 (5.56%)
[03/14 13:21:22    787s] (I)       blocked tracks on layer3 : = 4135 / 608391 (0.68%)
[03/14 13:21:22    787s] (I)       blocked tracks on layer4 : = 16416 / 608650 (2.70%)
[03/14 13:21:22    787s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 13:21:22    787s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 13:21:22    787s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 13:21:22    787s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 13:21:22    787s] (I)       After initializing earlyGlobalRoute syMemory usage = 1821.0 MB
[03/14 13:21:22    787s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Started Global Routing ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       ============= Initialization =============
[03/14 13:21:22    787s] (I)       totalPins=78264  totalGlobalPin=76489 (97.73%)
[03/14 13:21:22    787s] (I)       Started Build MST ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Generate topology with single threads
[03/14 13:21:22    787s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       total 2D Cap : 3299241 = (1365398 H, 1933843 V)
[03/14 13:21:22    787s] [NR-eGR] Layer group 1: route 21913 net(s) in layer range [2, 8]
[03/14 13:21:22    787s] (I)       ============  Phase 1a Route ============
[03/14 13:21:22    787s] (I)       Started Phase 1a ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Usage: 215692 = (102436 H, 113256 V) = (7.50% H, 5.86% V) = (1.844e+05um H, 2.039e+05um V)
[03/14 13:21:22    787s] (I)       
[03/14 13:21:22    787s] (I)       ============  Phase 1b Route ============
[03/14 13:21:22    787s] (I)       Usage: 215692 = (102436 H, 113256 V) = (7.50% H, 5.86% V) = (1.844e+05um H, 2.039e+05um V)
[03/14 13:21:22    787s] (I)       
[03/14 13:21:22    787s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.882456e+05um
[03/14 13:21:22    787s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 13:21:22    787s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 13:21:22    787s] (I)       ============  Phase 1c Route ============
[03/14 13:21:22    787s] (I)       Usage: 215692 = (102436 H, 113256 V) = (7.50% H, 5.86% V) = (1.844e+05um H, 2.039e+05um V)
[03/14 13:21:22    787s] (I)       
[03/14 13:21:22    787s] (I)       ============  Phase 1d Route ============
[03/14 13:21:22    787s] (I)       Usage: 215692 = (102436 H, 113256 V) = (7.50% H, 5.86% V) = (1.844e+05um H, 2.039e+05um V)
[03/14 13:21:22    787s] (I)       
[03/14 13:21:22    787s] (I)       ============  Phase 1e Route ============
[03/14 13:21:22    787s] (I)       Started Phase 1e ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Usage: 215692 = (102436 H, 113256 V) = (7.50% H, 5.86% V) = (1.844e+05um H, 2.039e+05um V)
[03/14 13:21:22    787s] (I)       
[03/14 13:21:22    787s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.882456e+05um
[03/14 13:21:22    787s] [NR-eGR] 
[03/14 13:21:22    787s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Running layer assignment with 1 threads
[03/14 13:21:22    787s] (I)       Finished Phase 1l ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       ============  Phase 1l Route ============
[03/14 13:21:22    787s] (I)       
[03/14 13:21:22    787s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 13:21:22    787s] [NR-eGR]                        OverCon            
[03/14 13:21:22    787s] [NR-eGR]                         #Gcell     %Gcell
[03/14 13:21:22    787s] [NR-eGR]       Layer                (0)    OverCon 
[03/14 13:21:22    787s] [NR-eGR] ----------------------------------------------
[03/14 13:21:22    787s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 13:21:22    787s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/14 13:21:22    787s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 13:21:22    787s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[03/14 13:21:22    787s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 13:21:22    787s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/14 13:21:22    787s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/14 13:21:22    787s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/14 13:21:22    787s] [NR-eGR] ----------------------------------------------
[03/14 13:21:22    787s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/14 13:21:22    787s] [NR-eGR] 
[03/14 13:21:22    787s] (I)       Finished Global Routing ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       total 2D Cap : 3301766 = (1365912 H, 1935854 V)
[03/14 13:21:22    787s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 13:21:22    787s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 13:21:22    787s] Early Global Route congestion estimation runtime: 0.46 seconds, mem = 1821.0M
[03/14 13:21:22    787s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.450, REAL:0.457, MEM:1821.0M
[03/14 13:21:22    787s] OPERPROF: Starting HotSpotCal at level 1, MEM:1821.0M
[03/14 13:21:22    787s] [hotspot] +------------+---------------+---------------+
[03/14 13:21:22    787s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 13:21:22    787s] [hotspot] +------------+---------------+---------------+
[03/14 13:21:22    787s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 13:21:22    787s] [hotspot] +------------+---------------+---------------+
[03/14 13:21:22    787s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 13:21:22    787s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 13:21:22    787s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:1821.0M
[03/14 13:21:22    787s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1821.0M
[03/14 13:21:22    787s] Starting Early Global Route wiring: mem = 1821.0M
[03/14 13:21:22    787s] (I)       ============= track Assignment ============
[03/14 13:21:22    787s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Started Greedy Track Assignment ( Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 13:21:22    787s] (I)       Running track assignment with 1 threads
[03/14 13:21:22    787s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:22    787s] (I)       Run Multi-thread track assignment
[03/14 13:21:22    788s] (I)       Finished Greedy Track Assignment ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 1821.04 MB )
[03/14 13:21:23    788s] [NR-eGR] --------------------------------------------------------------------------
[03/14 13:21:23    788s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 78069
[03/14 13:21:23    788s] [NR-eGR]     M2  (2V) length: 1.735121e+05um, number of vias: 116241
[03/14 13:21:23    788s] [NR-eGR]     M3  (3H) length: 1.820983e+05um, number of vias: 3219
[03/14 13:21:23    788s] [NR-eGR]     M4  (4V) length: 3.819075e+04um, number of vias: 295
[03/14 13:21:23    788s] [NR-eGR]     M5  (5H) length: 6.165700e+03um, number of vias: 47
[03/14 13:21:23    788s] [NR-eGR]     M6  (6V) length: 1.888000e+02um, number of vias: 17
[03/14 13:21:23    788s] [NR-eGR]     M7  (7H) length: 7.420000e+01um, number of vias: 24
[03/14 13:21:23    788s] [NR-eGR]     M8  (8V) length: 2.168000e+02um, number of vias: 0
[03/14 13:21:23    788s] [NR-eGR] Total length: 4.004466e+05um, number of vias: 197912
[03/14 13:21:23    788s] [NR-eGR] --------------------------------------------------------------------------
[03/14 13:21:23    788s] [NR-eGR] Total eGR-routed clock nets wire length: 2.210430e+04um 
[03/14 13:21:23    788s] [NR-eGR] --------------------------------------------------------------------------
[03/14 13:21:23    788s] Early Global Route wiring runtime: 0.56 seconds, mem = 1800.0M
[03/14 13:21:23    788s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.560, REAL:0.562, MEM:1800.0M
[03/14 13:21:23    788s] 0 delay mode for cte disabled.
[03/14 13:21:23    788s] SKP cleared!
[03/14 13:21:23    788s] 
[03/14 13:21:23    788s] *** Finished incrementalPlace (cpu=0:02:22, real=0:02:23)***
[03/14 13:21:23    788s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1800.0M
[03/14 13:21:23    788s] All LLGs are deleted
[03/14 13:21:23    788s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1800.0M
[03/14 13:21:23    788s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.007, MEM:1797.9M
[03/14 13:21:23    788s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.007, MEM:1797.9M
[03/14 13:21:23    788s] Start to check current routing status for nets...
[03/14 13:21:23    788s] All nets are already routed correctly.
[03/14 13:21:23    788s] End to check current routing status for nets (mem=1797.9M)
[03/14 13:21:23    788s] Extraction called for design 'fullchip' of instances=20591 and nets=22024 using extraction engine 'preRoute' .
[03/14 13:21:23    788s] PreRoute RC Extraction called for design fullchip.
[03/14 13:21:23    788s] RC Extraction called in multi-corner(2) mode.
[03/14 13:21:23    788s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 13:21:23    788s] RCMode: PreRoute
[03/14 13:21:23    788s]       RC Corner Indexes            0       1   
[03/14 13:21:23    788s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 13:21:23    788s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 13:21:23    788s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 13:21:23    788s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 13:21:23    788s] Shrink Factor                : 1.00000
[03/14 13:21:23    788s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 13:21:23    788s] Using capacitance table file ...
[03/14 13:21:23    788s] LayerId::1 widthSet size::4
[03/14 13:21:23    788s] LayerId::2 widthSet size::4
[03/14 13:21:23    788s] LayerId::3 widthSet size::4
[03/14 13:21:23    788s] LayerId::4 widthSet size::4
[03/14 13:21:23    788s] LayerId::5 widthSet size::4
[03/14 13:21:23    788s] LayerId::6 widthSet size::4
[03/14 13:21:23    788s] LayerId::7 widthSet size::4
[03/14 13:21:23    788s] LayerId::8 widthSet size::4
[03/14 13:21:23    788s] Updating RC grid for preRoute extraction ...
[03/14 13:21:23    788s] Initializing multi-corner capacitance tables ... 
[03/14 13:21:23    788s] Initializing multi-corner resistance tables ...
[03/14 13:21:23    789s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.273737 ; uaWl: 0.999264 ; uaWlH: 0.111234 ; aWlH: 0.000732 ; Pmax: 0.813800 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 83 ; 
[03/14 13:21:23    789s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1797.859M)
[03/14 13:21:24    789s] Compute RC Scale Done ...
[03/14 13:21:24    789s] **optDesign ... cpu = 0:09:43, real = 0:09:43, mem = 1300.3M, totSessionCpu=0:13:10 **
[03/14 13:21:24    789s] #################################################################################
[03/14 13:21:24    789s] # Design Stage: PreRoute
[03/14 13:21:24    789s] # Design Name: fullchip
[03/14 13:21:24    789s] # Design Mode: 65nm
[03/14 13:21:24    789s] # Analysis Mode: MMMC Non-OCV 
[03/14 13:21:24    789s] # Parasitics Mode: No SPEF/RCDB
[03/14 13:21:24    789s] # Signoff Settings: SI Off 
[03/14 13:21:24    789s] #################################################################################
[03/14 13:21:25    790s] Calculate delays in BcWc mode...
[03/14 13:21:25    790s] Topological Sorting (REAL = 0:00:00.0, MEM = 1742.0M, InitMEM = 1738.9M)
[03/14 13:21:25    790s] Start delay calculation (fullDC) (1 T). (MEM=1742.04)
[03/14 13:21:25    791s] End AAE Lib Interpolated Model. (MEM=1753.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 13:21:29    795s] Total number of fetched objects 21935
[03/14 13:21:29    795s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 13:21:29    795s] End delay calculation. (MEM=1801.25 CPU=0:00:03.2 REAL=0:00:03.0)
[03/14 13:21:29    795s] End delay calculation (fullDC). (MEM=1801.25 CPU=0:00:04.4 REAL=0:00:04.0)
[03/14 13:21:29    795s] *** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 1801.2M) ***
[03/14 13:21:30    795s] skipped the cell partition in DRV
[03/14 13:21:31    797s] *** Timing NOT met, worst failing slack is -0.830
[03/14 13:21:31    797s] *** Check timing (0:00:00.0)
[03/14 13:21:31    797s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 13:21:31    797s] optDesignOneStep: Power Flow
[03/14 13:21:31    797s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 13:21:31    797s] Deleting Lib Analyzer.
[03/14 13:21:31    797s] Begin: GigaOpt Optimization in WNS mode
[03/14 13:21:31    797s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/14 13:21:31    797s] Info: 1 clock net  excluded from IPO operation.
[03/14 13:21:31    797s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:17.3/0:13:41.2 (1.0), mem = 1801.2M
[03/14 13:21:31    797s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.7
[03/14 13:21:32    797s] (I,S,L,T): WC_VIEW: 72.854, 17.507, 0.868153, 91.2292
[03/14 13:21:32    797s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 13:21:32    797s] ### Creating PhyDesignMc. totSessionCpu=0:13:18 mem=1801.2M
[03/14 13:21:32    797s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 13:21:32    797s] OPERPROF: Starting DPlace-Init at level 1, MEM:1801.2M
[03/14 13:21:32    797s] z: 2, totalTracks: 1
[03/14 13:21:32    797s] z: 4, totalTracks: 1
[03/14 13:21:32    797s] z: 6, totalTracks: 1
[03/14 13:21:32    797s] z: 8, totalTracks: 1
[03/14 13:21:32    797s] #spOpts: N=65 minPadR=1.1 
[03/14 13:21:32    797s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1801.2M
[03/14 13:21:32    797s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1801.2M
[03/14 13:21:32    797s] Core basic site is core
[03/14 13:21:32    797s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 13:21:32    797s] SiteArray: use 2,285,568 bytes
[03/14 13:21:32    797s] SiteArray: current memory after site array memory allocation 1803.4M
[03/14 13:21:32    797s] SiteArray: FP blocked sites are writable
[03/14 13:21:32    797s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 13:21:32    797s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1803.4M
[03/14 13:21:32    797s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 13:21:32    797s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1803.4M
[03/14 13:21:32    797s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.087, MEM:1803.4M
[03/14 13:21:32    797s] OPERPROF:     Starting CMU at level 3, MEM:1803.4M
[03/14 13:21:32    797s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1803.4M
[03/14 13:21:32    797s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.096, MEM:1803.4M
[03/14 13:21:32    797s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1803.4MB).
[03/14 13:21:32    797s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.128, MEM:1803.4M
[03/14 13:21:32    797s] TotalInstCnt at PhyDesignMc Initialization: 20,591
[03/14 13:21:32    797s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:18 mem=1803.4M
[03/14 13:21:32    797s] ### Creating RouteCongInterface, started
[03/14 13:21:32    797s] 
[03/14 13:21:32    797s] Creating Lib Analyzer ...
[03/14 13:21:32    797s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 13:21:32    797s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 13:21:32    797s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 13:21:32    797s] 
[03/14 13:21:33    799s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:19 mem=1803.4M
[03/14 13:21:33    799s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:19 mem=1803.4M
[03/14 13:21:33    799s] Creating Lib Analyzer, finished. 
[03/14 13:21:33    799s] 
[03/14 13:21:33    799s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 13:21:33    799s] 
[03/14 13:21:33    799s] #optDebug: {0, 1.200}
[03/14 13:21:33    799s] ### Creating RouteCongInterface, finished
[03/14 13:21:33    799s] ### Creating LA Mngr. totSessionCpu=0:13:19 mem=1803.4M
[03/14 13:21:33    799s] ### Creating LA Mngr, finished. totSessionCpu=0:13:19 mem=1803.4M
[03/14 13:21:39    805s] *info: 1 clock net excluded
[03/14 13:21:39    805s] *info: 2 special nets excluded.
[03/14 13:21:39    805s] *info: 111 no-driver nets excluded.
[03/14 13:21:42    807s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.12465.2
[03/14 13:21:42    807s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/14 13:21:42    807s] ** GigaOpt Optimizer WNS Slack -0.830 TNS Slack -933.403 Density 53.08
[03/14 13:21:42    807s] Optimizer WNS Pass 0
[03/14 13:21:42    807s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.090|  -5.506|
|reg2reg   |-0.830|-928.467|
|HEPG      |-0.830|-928.467|
|All Paths |-0.830|-933.403|
+----------+------+--------+

[03/14 13:21:42    807s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1822.5M
[03/14 13:21:42    807s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1822.5M
[03/14 13:21:42    807s] Active Path Group: reg2reg  
[03/14 13:21:42    807s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:21:42    807s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 13:21:42    807s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:21:42    807s] |  -0.830|   -0.830|-928.467| -933.403|    53.08%|   0:00:00.0| 1838.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:21:42    807s] |        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/14 13:21:42    808s] |  -0.817|   -0.817|-923.269| -928.205|    53.09%|   0:00:00.0| 1838.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:21:42    808s] |        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 13:21:42    808s] |  -0.803|   -0.803|-921.904| -926.840|    53.09%|   0:00:00.0| 1838.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:21:42    808s] |        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/14 13:21:43    808s] |  -0.798|   -0.798|-919.765| -924.701|    53.09%|   0:00:01.0| 1838.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:21:43    808s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:21:52    817s] |  -0.793|   -0.793|-916.997| -921.933|    53.10%|   0:00:09.0| 1846.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:21:52    817s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:21:54    819s] |  -0.785|   -0.785|-914.323| -919.259|    53.10%|   0:00:02.0| 1846.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:21:54    819s] |        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 13:22:26    852s] |  -0.780|   -0.780|-910.379| -915.316|    53.13%|   0:00:32.0| 1846.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:22:26    852s] |        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 13:22:44    869s] |  -0.775|   -0.775|-905.726| -910.663|    53.14%|   0:00:18.0| 1846.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:22:44    869s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:23:09    895s] |  -0.773|   -0.773|-902.974| -907.911|    53.15%|   0:00:25.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:23:09    895s] |        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/14 13:23:27    912s] |  -0.773|   -0.773|-901.398| -906.334|    53.15%|   0:00:18.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:23:27    912s] |        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/14 13:23:27    913s] |  -0.773|   -0.773|-901.021| -905.957|    53.15%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:23:27    913s] |        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/14 13:23:27    913s] |  -0.768|   -0.768|-898.924| -903.860|    53.17%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:23:27    913s] |        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 13:24:06    951s] |  -0.768|   -0.768|-897.803| -902.736|    53.18%|   0:00:39.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:24:06    951s] |        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 13:24:16    962s] |  -0.768|   -0.768|-897.787| -902.720|    53.18%|   0:00:10.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:24:16    962s] |        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 13:24:17    963s] |  -0.761|   -0.761|-896.702| -901.635|    53.21%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:24:17    963s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 13:24:22    967s] |  -0.761|   -0.761|-894.004| -898.937|    53.22%|   0:00:05.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:24:22    967s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 13:24:22    968s] |  -0.761|   -0.761|-893.824| -898.757|    53.22%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:24:22    968s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 13:24:24    969s] |  -0.758|   -0.758|-892.345| -897.278|    53.26%|   0:00:02.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:24:24    969s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 13:24:25    971s] |  -0.758|   -0.758|-891.292| -896.229|    53.27%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:24:25    971s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 13:24:25    971s] |  -0.758|   -0.758|-891.094| -896.030|    53.27%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:24:25    971s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 13:24:26    971s] |  -0.753|   -0.753|-890.043| -894.979|    53.29%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:24:26    971s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 13:24:28    973s] |  -0.754|   -0.754|-889.315| -894.253|    53.31%|   0:00:02.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:24:28    973s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 13:24:28    974s] |  -0.750|   -0.750|-888.736| -893.675|    53.33%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:24:28    974s] |        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
[03/14 13:24:31    976s] |  -0.750|   -0.750|-886.966| -891.904|    53.34%|   0:00:03.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:24:31    976s] |        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
[03/14 13:24:31    976s] |  -0.750|   -0.750|-886.954| -891.893|    53.34%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:24:31    976s] |        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
[03/14 13:24:32    977s] |  -0.749|   -0.749|-885.013| -889.952|    53.38%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:24:32    977s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:24:32    978s] |  -0.749|   -0.749|-884.980| -889.919|    53.39%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:24:32    978s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:24:33    979s] |  -0.745|   -0.745|-883.974| -888.912|    53.39%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:24:33    979s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:24:34    979s] |  -0.745|   -0.745|-883.234| -888.173|    53.40%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:24:34    979s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:24:35    980s] |  -0.743|   -0.743|-881.924| -886.863|    53.42%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:24:35    980s] |        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/14 13:24:35    981s] |  -0.743|   -0.743|-881.441| -886.380|    53.43%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:24:35    981s] |        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/14 13:24:38    984s] |  -0.742|   -0.742|-881.618| -886.557|    53.45%|   0:00:03.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:24:38    984s] |        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
[03/14 13:24:39    985s] |  -0.742|   -0.742|-881.026| -885.964|    53.45%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:24:39    985s] |        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
[03/14 13:24:39    985s] |  -0.742|   -0.742|-880.987| -885.926|    53.45%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:24:39    985s] |        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
[03/14 13:24:40    985s] |  -0.740|   -0.740|-879.851| -884.790|    53.48%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:24:40    985s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:24:41    986s] |  -0.740|   -0.740|-879.195| -884.138|    53.49%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:24:41    986s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:24:41    987s] |  -0.739|   -0.739|-878.744| -883.687|    53.50%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:24:41    987s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:24:44    990s] |  -0.738|   -0.738|-877.316| -882.259|    53.52%|   0:00:03.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:24:44    990s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:24:45    990s] |  -0.738|   -0.738|-877.061| -882.005|    53.52%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:24:45    990s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:24:45    990s] |  -0.737|   -0.737|-876.769| -881.713|    53.54%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:24:45    990s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 13:24:46    991s] |  -0.737|   -0.737|-875.589| -880.534|    53.54%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:24:46    991s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 13:24:46    991s] |  -0.737|   -0.737|-875.565| -880.510|    53.54%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:24:46    991s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 13:24:46    991s] |  -0.735|   -0.735|-874.971| -879.916|    53.55%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:24:46    991s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:24:47    992s] |  -0.735|   -0.735|-874.637| -879.582|    53.55%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:24:47    992s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:24:48    993s] |  -0.734|   -0.734|-874.340| -879.285|    53.56%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:24:48    993s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 13:24:49    994s] |  -0.734|   -0.734|-874.216| -879.161|    53.56%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:24:49    994s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 13:24:49    994s] |  -0.734|   -0.734|-874.194| -879.140|    53.56%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:24:49    994s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 13:24:50    996s] |  -0.733|   -0.733|-873.656| -878.602|    53.58%|   0:00:01.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:24:50    996s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:24:51    996s] |  -0.733|   -0.733|-873.575| -878.520|    53.59%|   0:00:01.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:24:51    996s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:24:52    998s] |  -0.731|   -0.731|-872.653| -877.598|    53.60%|   0:00:01.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:24:52    998s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:24:57   1002s] |  -0.729|   -0.729|-871.468| -876.414|    53.63%|   0:00:05.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:24:57   1002s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:24:59   1004s] |  -0.729|   -0.729|-870.539| -875.484|    53.64%|   0:00:02.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:24:59   1004s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:24:59   1004s] |  -0.729|   -0.729|-870.466| -875.412|    53.64%|   0:00:00.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:24:59   1004s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:25:06   1012s] |  -0.729|   -0.729|-868.761| -873.707|    53.67%|   0:00:07.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:25:06   1012s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:25:06   1012s] |  -0.729|   -0.729|-868.680| -873.626|    53.67%|   0:00:00.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:25:06   1012s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:25:08   1014s] |  -0.731|   -0.731|-868.632| -873.578|    53.70%|   0:00:02.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:25:08   1014s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 13:25:09   1014s] |  -0.729|   -0.729|-868.341| -873.286|    53.72%|   0:00:01.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:25:09   1014s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:25:09   1015s] |  -0.729|   -0.729|-868.266| -873.211|    53.72%|   0:00:00.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:25:09   1015s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:25:10   1016s] |  -0.729|   -0.729|-868.266| -873.211|    53.73%|   0:00:01.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:25:10   1016s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:25:10   1016s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:25:10   1016s] 
[03/14 13:25:10   1016s] *** Finish Core Optimize Step (cpu=0:03:29 real=0:03:28 mem=1847.1M) ***
[03/14 13:25:10   1016s] Active Path Group: default 
[03/14 13:25:10   1016s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:25:10   1016s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 13:25:10   1016s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:25:10   1016s] |  -0.090|   -0.729|  -5.513| -873.211|    53.73%|   0:00:00.0| 1847.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_21_/D        |
[03/14 13:25:11   1016s] |  -0.068|   -0.729|  -4.548| -872.434|    53.73%|   0:00:01.0| 1847.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_18_/D        |
[03/14 13:25:11   1016s] |  -0.055|   -0.729|  -4.480| -872.365|    53.73%|   0:00:00.0| 1847.1M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/14 13:25:11   1016s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_46_/D                           |
[03/14 13:25:11   1016s] |  -0.045|   -0.729|  -1.482| -869.367|    53.73%|   0:00:00.0| 1847.1M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_50_/D            |
[03/14 13:25:11   1016s] |  -0.037|   -0.729|  -1.156| -869.099|    53.74%|   0:00:00.0| 1847.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_20_/D        |
[03/14 13:25:11   1017s] |  -0.027|   -0.729|  -0.590| -868.793|    53.74%|   0:00:00.0| 1847.1M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_58_/D            |
[03/14 13:25:12   1017s] |  -0.018|   -0.729|  -0.416| -868.592|    53.74%|   0:00:01.0| 1847.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_14_/D        |
[03/14 13:25:12   1017s] |  -0.016|   -0.729|  -0.310| -868.485|    53.75%|   0:00:00.0| 1866.3M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_53_/D            |
[03/14 13:25:12   1017s] |  -0.008|   -0.729|  -0.228| -868.403|    53.75%|   0:00:00.0| 1866.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_1_/D         |
[03/14 13:25:12   1018s] |  -0.008|   -0.729|  -0.058| -868.229|    53.76%|   0:00:00.0| 1885.4M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_28_/D            |
[03/14 13:25:12   1018s] |   0.002|   -0.729|   0.000| -868.171|    53.76%|   0:00:00.0| 1885.4M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_31_/D            |
[03/14 13:25:13   1018s] |   0.007|   -0.729|   0.000| -868.171|    53.76%|   0:00:01.0| 1885.4M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_48_/D            |
[03/14 13:25:13   1018s] |   0.016|   -0.729|   0.000| -868.171|    53.76%|   0:00:00.0| 1885.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_58_/D            |
[03/14 13:25:13   1018s] |   0.016|   -0.729|   0.000| -868.171|    53.76%|   0:00:00.0| 1885.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_58_/D            |
[03/14 13:25:13   1018s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:25:13   1018s] 
[03/14 13:25:13   1018s] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=1885.4M) ***
[03/14 13:25:13   1018s] 
[03/14 13:25:13   1018s] *** Finished Optimize Step Cumulative (cpu=0:03:31 real=0:03:31 mem=1885.4M) ***
[03/14 13:25:13   1018s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.016|   0.000|
|reg2reg   |-0.729|-868.171|
|HEPG      |-0.729|-868.171|
|All Paths |-0.729|-868.171|
+----------+------+--------+

[03/14 13:25:13   1018s] ** GigaOpt Optimizer WNS Slack -0.729 TNS Slack -868.171 Density 53.76
[03/14 13:25:13   1018s] Placement Snapshot: Density distribution:
[03/14 13:25:13   1018s] [1.00 -  +++]: 153 (24.48%)
[03/14 13:25:13   1018s] [0.95 - 1.00]: 5 (0.80%)
[03/14 13:25:13   1018s] [0.90 - 0.95]: 3 (0.48%)
[03/14 13:25:13   1018s] [0.85 - 0.90]: 4 (0.64%)
[03/14 13:25:13   1018s] [0.80 - 0.85]: 7 (1.12%)
[03/14 13:25:13   1018s] [0.75 - 0.80]: 3 (0.48%)
[03/14 13:25:13   1018s] [0.70 - 0.75]: 8 (1.28%)
[03/14 13:25:13   1018s] [0.65 - 0.70]: 9 (1.44%)
[03/14 13:25:13   1018s] [0.60 - 0.65]: 12 (1.92%)
[03/14 13:25:13   1018s] [0.55 - 0.60]: 8 (1.28%)
[03/14 13:25:13   1018s] [0.50 - 0.55]: 5 (0.80%)
[03/14 13:25:13   1018s] [0.45 - 0.50]: 5 (0.80%)
[03/14 13:25:13   1018s] [0.40 - 0.45]: 10 (1.60%)
[03/14 13:25:13   1018s] [0.35 - 0.40]: 25 (4.00%)
[03/14 13:25:13   1018s] [0.30 - 0.35]: 94 (15.04%)
[03/14 13:25:13   1018s] [0.25 - 0.30]: 173 (27.68%)
[03/14 13:25:13   1018s] [0.20 - 0.25]: 83 (13.28%)
[03/14 13:25:13   1018s] [0.15 - 0.20]: 16 (2.56%)
[03/14 13:25:13   1018s] [0.10 - 0.15]: 2 (0.32%)
[03/14 13:25:13   1018s] [0.05 - 0.10]: 0 (0.00%)
[03/14 13:25:13   1018s] [0.00 - 0.05]: 0 (0.00%)
[03/14 13:25:13   1018s] Begin: Area Reclaim Optimization
[03/14 13:25:13   1018s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:58.9/0:17:22.7 (1.0), mem = 1885.4M
[03/14 13:25:13   1019s] (I,S,L,T): WC_VIEW: 73.4958, 17.7988, 0.890073, 92.1847
[03/14 13:25:14   1020s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1885.4M
[03/14 13:25:14   1020s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1885.4M
[03/14 13:25:14   1020s] Reclaim Optimization WNS Slack -0.729  TNS Slack -868.171 Density 53.76
[03/14 13:25:14   1020s] +----------+---------+--------+--------+------------+--------+
[03/14 13:25:14   1020s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 13:25:14   1020s] +----------+---------+--------+--------+------------+--------+
[03/14 13:25:14   1020s] |    53.76%|        -|  -0.729|-868.171|   0:00:00.0| 1885.4M|
[03/14 13:25:14   1020s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 13:25:16   1021s] |    53.75%|       18|  -0.729|-868.275|   0:00:02.0| 1885.4M|
[03/14 13:25:20   1026s] |    53.61%|      342|  -0.728|-868.958|   0:00:04.0| 1885.4M|
[03/14 13:25:21   1026s] |    53.60%|       10|  -0.728|-868.968|   0:00:01.0| 1885.4M|
[03/14 13:25:21   1026s] |    53.60%|        0|  -0.728|-868.968|   0:00:00.0| 1885.4M|
[03/14 13:25:21   1026s] +----------+---------+--------+--------+------------+--------+
[03/14 13:25:21   1026s] Reclaim Optimization End WNS Slack -0.728  TNS Slack -868.968 Density 53.60
[03/14 13:25:21   1026s] 
[03/14 13:25:21   1026s] ** Summary: Restruct = 0 Buffer Deletion = 12 Declone = 6 Resize = 300 **
[03/14 13:25:21   1026s] --------------------------------------------------------------
[03/14 13:25:21   1026s] |                                   | Total     | Sequential |
[03/14 13:25:21   1026s] --------------------------------------------------------------
[03/14 13:25:21   1026s] | Num insts resized                 |     290  |       0    |
[03/14 13:25:21   1026s] | Num insts undone                  |      52  |       0    |
[03/14 13:25:21   1026s] | Num insts Downsized               |     290  |       0    |
[03/14 13:25:21   1026s] | Num insts Samesized               |       0  |       0    |
[03/14 13:25:21   1026s] | Num insts Upsized                 |       0  |       0    |
[03/14 13:25:21   1026s] | Num multiple commits+uncommits    |      10  |       -    |
[03/14 13:25:21   1026s] --------------------------------------------------------------
[03/14 13:25:21   1026s] **** Begin NDR-Layer Usage Statistics ****
[03/14 13:25:21   1026s] Layer 7 has 32 constrained nets 
[03/14 13:25:21   1026s] **** End NDR-Layer Usage Statistics ****
[03/14 13:25:21   1026s] End: Core Area Reclaim Optimization (cpu = 0:00:08.0) (real = 0:00:08.0) **
[03/14 13:25:21   1027s] (I,S,L,T): WC_VIEW: 73.3851, 17.7292, 0.884016, 91.9983
[03/14 13:25:21   1027s] *** AreaOpt [finish] : cpu/real = 0:00:08.2/0:00:08.1 (1.0), totSession cpu/real = 0:17:07.1/0:17:30.8 (1.0), mem = 1885.4M
[03/14 13:25:21   1027s] 
[03/14 13:25:21   1027s] =============================================================================================
[03/14 13:25:21   1027s]  Step TAT Report for AreaOpt #3
[03/14 13:25:21   1027s] =============================================================================================
[03/14 13:25:21   1027s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 13:25:21   1027s] ---------------------------------------------------------------------------------------------
[03/14 13:25:21   1027s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 13:25:21   1027s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:25:21   1027s] [ OptSingleIteration     ]      4   0:00:00.2  (   2.9 % )     0:00:06.3 /  0:00:06.3    1.0
[03/14 13:25:21   1027s] [ OptGetWeight           ]    130   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    3.5
[03/14 13:25:21   1027s] [ OptEval                ]    130   0:00:04.1  (  49.9 % )     0:00:04.1 /  0:00:04.0    1.0
[03/14 13:25:21   1027s] [ OptCommit              ]    130   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.2
[03/14 13:25:21   1027s] [ IncrTimingUpdate       ]     58   0:00:01.0  (  12.1 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 13:25:21   1027s] [ PostCommitDelayUpdate  ]    145   0:00:00.2  (   3.0 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 13:25:21   1027s] [ IncrDelayCalc          ]    191   0:00:00.6  (   7.8 % )     0:00:00.6 /  0:00:00.7    1.1
[03/14 13:25:21   1027s] [ MISC                   ]          0:00:01.7  (  20.7 % )     0:00:01.7 /  0:00:01.7    1.0
[03/14 13:25:21   1027s] ---------------------------------------------------------------------------------------------
[03/14 13:25:21   1027s]  AreaOpt #3 TOTAL                   0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:08.2    1.0
[03/14 13:25:21   1027s] ---------------------------------------------------------------------------------------------
[03/14 13:25:21   1027s] 
[03/14 13:25:21   1027s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1847.36M, totSessionCpu=0:17:07).
[03/14 13:25:21   1027s] Placement Snapshot: Density distribution:
[03/14 13:25:21   1027s] [1.00 -  +++]: 153 (24.48%)
[03/14 13:25:21   1027s] [0.95 - 1.00]: 5 (0.80%)
[03/14 13:25:21   1027s] [0.90 - 0.95]: 3 (0.48%)
[03/14 13:25:21   1027s] [0.85 - 0.90]: 4 (0.64%)
[03/14 13:25:21   1027s] [0.80 - 0.85]: 7 (1.12%)
[03/14 13:25:21   1027s] [0.75 - 0.80]: 3 (0.48%)
[03/14 13:25:21   1027s] [0.70 - 0.75]: 9 (1.44%)
[03/14 13:25:21   1027s] [0.65 - 0.70]: 8 (1.28%)
[03/14 13:25:21   1027s] [0.60 - 0.65]: 12 (1.92%)
[03/14 13:25:21   1027s] [0.55 - 0.60]: 8 (1.28%)
[03/14 13:25:21   1027s] [0.50 - 0.55]: 6 (0.96%)
[03/14 13:25:21   1027s] [0.45 - 0.50]: 5 (0.80%)
[03/14 13:25:21   1027s] [0.40 - 0.45]: 9 (1.44%)
[03/14 13:25:21   1027s] [0.35 - 0.40]: 25 (4.00%)
[03/14 13:25:21   1027s] [0.30 - 0.35]: 100 (16.00%)
[03/14 13:25:21   1027s] [0.25 - 0.30]: 175 (28.00%)
[03/14 13:25:21   1027s] [0.20 - 0.25]: 76 (12.16%)
[03/14 13:25:21   1027s] [0.15 - 0.20]: 16 (2.56%)
[03/14 13:25:21   1027s] [0.10 - 0.15]: 1 (0.16%)
[03/14 13:25:21   1027s] [0.05 - 0.10]: 0 (0.00%)
[03/14 13:25:21   1027s] [0.00 - 0.05]: 0 (0.00%)
[03/14 13:25:21   1027s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.2
[03/14 13:25:21   1027s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1847.4M
[03/14 13:25:21   1027s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.059, MEM:1847.4M
[03/14 13:25:21   1027s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1847.4M
[03/14 13:25:21   1027s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1847.4M
[03/14 13:25:21   1027s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1847.4M
[03/14 13:25:21   1027s] OPERPROF:       Starting CMU at level 4, MEM:1847.4M
[03/14 13:25:21   1027s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1847.4M
[03/14 13:25:21   1027s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.092, MEM:1847.4M
[03/14 13:25:21   1027s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.124, MEM:1847.4M
[03/14 13:25:21   1027s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.125, MEM:1847.4M
[03/14 13:25:21   1027s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.4
[03/14 13:25:21   1027s] OPERPROF: Starting RefinePlace at level 1, MEM:1847.4M
[03/14 13:25:21   1027s] *** Starting refinePlace (0:17:07 mem=1847.4M) ***
[03/14 13:25:21   1027s] Total net bbox length = 3.122e+05 (1.470e+05 1.652e+05) (ext = 7.942e+03)
[03/14 13:25:21   1027s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:25:21   1027s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:25:21   1027s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1847.4M
[03/14 13:25:21   1027s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1847.4M
[03/14 13:25:21   1027s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.012, MEM:1847.4M
[03/14 13:25:21   1027s] default core: bins with density > 0.750 = 42.08 % ( 263 / 625 )
[03/14 13:25:21   1027s] Density distribution unevenness ratio = 27.846%
[03/14 13:25:21   1027s] RPlace IncrNP Skipped
[03/14 13:25:21   1027s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1847.4MB) @(0:17:07 - 0:17:07).
[03/14 13:25:21   1027s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.017, MEM:1847.4M
[03/14 13:25:21   1027s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:25:21   1027s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1847.4MB
[03/14 13:25:21   1027s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1847.4M
[03/14 13:25:21   1027s] Starting refinePlace ...
[03/14 13:25:22   1027s] ** Cut row section cpu time 0:00:00.0.
[03/14 13:25:22   1027s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 13:25:22   1027s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1850.1MB) @(0:17:07 - 0:17:08).
[03/14 13:25:22   1027s] Move report: preRPlace moves 1569 insts, mean move: 0.56 um, max move: 3.80 um
[03/14 13:25:22   1027s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_1033_0): (293.40, 355.60) --> (291.40, 353.80)
[03/14 13:25:22   1027s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/14 13:25:22   1027s] Move report: Detail placement moves 1569 insts, mean move: 0.56 um, max move: 3.80 um
[03/14 13:25:22   1027s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_1033_0): (293.40, 355.60) --> (291.40, 353.80)
[03/14 13:25:22   1027s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1850.1MB
[03/14 13:25:22   1027s] Statistics of distance of Instance movement in refine placement:
[03/14 13:25:22   1027s]   maximum (X+Y) =         3.80 um
[03/14 13:25:22   1027s]   inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_1033_0) with max move: (293.4, 355.6) -> (291.4, 353.8)
[03/14 13:25:22   1027s]   mean    (X+Y) =         0.56 um
[03/14 13:25:22   1027s] Summary Report:
[03/14 13:25:22   1027s] Instances move: 1569 (out of 20796 movable)
[03/14 13:25:22   1027s] Instances flipped: 0
[03/14 13:25:22   1027s] Mean displacement: 0.56 um
[03/14 13:25:22   1027s] Max displacement: 3.80 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_1033_0) (293.4, 355.6) -> (291.4, 353.8)
[03/14 13:25:22   1027s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/14 13:25:22   1027s] Total instances moved : 1569
[03/14 13:25:22   1027s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.470, REAL:0.468, MEM:1850.1M
[03/14 13:25:22   1027s] Total net bbox length = 3.126e+05 (1.473e+05 1.653e+05) (ext = 7.940e+03)
[03/14 13:25:22   1027s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1850.1MB
[03/14 13:25:22   1027s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1850.1MB) @(0:17:07 - 0:17:08).
[03/14 13:25:22   1027s] *** Finished refinePlace (0:17:08 mem=1850.1M) ***
[03/14 13:25:22   1027s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.4
[03/14 13:25:22   1027s] OPERPROF: Finished RefinePlace at level 1, CPU:0.550, REAL:0.555, MEM:1850.1M
[03/14 13:25:22   1028s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1850.1M
[03/14 13:25:22   1028s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:1850.1M
[03/14 13:25:22   1028s] Finished re-routing un-routed nets (0:00:00.0 1850.1M)
[03/14 13:25:22   1028s] 
[03/14 13:25:22   1028s] OPERPROF: Starting DPlace-Init at level 1, MEM:1850.1M
[03/14 13:25:22   1028s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1850.1M
[03/14 13:25:22   1028s] OPERPROF:     Starting CMU at level 3, MEM:1850.1M
[03/14 13:25:22   1028s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1850.1M
[03/14 13:25:22   1028s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.087, MEM:1850.1M
[03/14 13:25:22   1028s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.119, MEM:1850.1M
[03/14 13:25:22   1028s] 
[03/14 13:25:22   1028s] Density : 0.5360
[03/14 13:25:22   1028s] Max route overflow : 0.0000
[03/14 13:25:22   1028s] 
[03/14 13:25:22   1028s] 
[03/14 13:25:22   1028s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1850.1M) ***
[03/14 13:25:22   1028s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.2
[03/14 13:25:23   1028s] ** GigaOpt Optimizer WNS Slack -0.728 TNS Slack -868.968 Density 53.60
[03/14 13:25:23   1028s] Optimizer WNS Pass 1
[03/14 13:25:23   1028s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.004|   0.000|
|reg2reg   |-0.728|-868.968|
|HEPG      |-0.728|-868.968|
|All Paths |-0.728|-868.968|
+----------+------+--------+

[03/14 13:25:23   1028s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1850.1M
[03/14 13:25:23   1028s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1850.1M
[03/14 13:25:23   1028s] Active Path Group: reg2reg  
[03/14 13:25:23   1028s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:25:23   1028s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 13:25:23   1028s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:25:23   1028s] |  -0.728|   -0.728|-868.968| -868.968|    53.60%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:25:23   1028s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:26:22   1088s] |  -0.722|   -0.722|-866.847| -866.847|    53.62%|   0:00:59.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:26:22   1088s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:29:17   1262s] |  -0.722|   -0.722|-865.127| -865.127|    53.64%|   0:02:55.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:29:17   1262s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:29:45   1291s] |  -0.721|   -0.721|-864.139| -864.139|    53.64%|   0:00:28.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:29:45   1291s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:29:48   1294s] |  -0.722|   -0.722|-864.015| -864.015|    53.64%|   0:00:03.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:29:48   1294s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:29:53   1298s] |  -0.720|   -0.720|-864.291| -864.291|    53.72%|   0:00:05.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:29:53   1298s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:30:32   1338s] |  -0.719|   -0.719|-863.466| -863.466|    53.72%|   0:00:39.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:30:32   1338s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:30:42   1348s] |  -0.719|   -0.719|-863.240| -863.240|    53.73%|   0:00:10.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:30:42   1348s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:30:44   1350s] |  -0.718|   -0.718|-860.894| -860.894|    53.81%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:30:44   1350s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:31:04   1370s] |  -0.718|   -0.718|-860.305| -860.305|    53.80%|   0:00:20.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:31:04   1370s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:31:04   1370s] |  -0.718|   -0.718|-860.267| -860.267|    53.81%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:31:04   1370s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:31:05   1370s] |  -0.714|   -0.714|-859.548| -859.548|    53.85%|   0:00:01.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:31:05   1370s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:32:29   1455s] |  -0.711|   -0.711|-858.396| -858.396|    53.87%|   0:01:24.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:32:29   1455s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:34:07   1552s] |  -0.711|   -0.711|-856.970| -856.970|    53.87%|   0:01:38.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:34:07   1552s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:34:16   1562s] |  -0.711|   -0.711|-856.924| -856.924|    53.88%|   0:00:09.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:34:16   1562s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:34:21   1567s] |  -0.711|   -0.711|-854.833| -854.833|    54.01%|   0:00:05.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:34:21   1567s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 13:34:34   1580s] |  -0.711|   -0.711|-854.437| -854.437|    54.01%|   0:00:13.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:34:34   1580s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 13:34:35   1580s] |  -0.711|   -0.711|-854.317| -854.317|    54.01%|   0:00:01.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:34:35   1580s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 13:34:41   1587s] |  -0.707|   -0.707|-853.045| -853.045|    54.06%|   0:00:06.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:34:41   1587s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:36:02   1668s] |  -0.707|   -0.707|-852.232| -852.232|    54.07%|   0:01:21.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:36:02   1668s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:36:10   1676s] |  -0.707|   -0.707|-852.217| -852.217|    54.07%|   0:00:08.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:36:10   1676s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:36:13   1679s] |  -0.706|   -0.706|-851.727| -851.727|    54.19%|   0:00:03.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:36:13   1679s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:36:34   1700s] |  -0.706|   -0.706|-850.892| -850.892|    54.19%|   0:00:21.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:36:34   1700s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:36:38   1704s] |  -0.706|   -0.706|-850.552| -850.552|    54.19%|   0:00:04.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:36:38   1704s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:36:39   1705s] |  -0.703|   -0.703|-848.601| -848.601|    54.26%|   0:00:01.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:36:39   1705s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:36:41   1707s] |  -0.703|   -0.703|-847.982| -847.982|    54.27%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:36:41   1707s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:36:41   1707s] |  -0.703|   -0.703|-847.917| -847.917|    54.27%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:36:41   1707s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:36:49   1715s] |  -0.702|   -0.702|-846.459| -846.459|    54.35%|   0:00:08.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:36:49   1715s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 13:36:50   1716s] |  -0.701|   -0.701|-845.947| -845.947|    54.36%|   0:00:01.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:36:50   1716s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:36:50   1716s] |  -0.701|   -0.701|-845.900| -845.900|    54.36%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:36:50   1716s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:36:52   1718s] |  -0.700|   -0.700|-845.206| -845.206|    54.41%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:36:52   1718s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:36:53   1719s] |  -0.700|   -0.700|-845.163| -845.163|    54.41%|   0:00:01.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:36:53   1719s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:36:59   1725s] |  -0.699|   -0.699|-843.756| -843.756|    54.45%|   0:00:06.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:36:59   1725s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 13:37:00   1726s] |  -0.699|   -0.699|-843.549| -843.549|    54.46%|   0:00:01.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:37:00   1726s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 13:37:06   1732s] |  -0.698|   -0.698|-842.232| -842.232|    54.51%|   0:00:06.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:37:06   1732s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:37:06   1732s] |  -0.698|   -0.698|-842.173| -842.173|    54.50%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:37:06   1732s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:37:08   1734s] |  -0.697|   -0.697|-841.690| -841.690|    54.53%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:37:08   1734s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:37:10   1736s] |  -0.697|   -0.697|-841.302| -841.302|    54.57%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:37:10   1736s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:37:19   1745s] |  -0.698|   -0.698|-840.203| -840.203|    54.61%|   0:00:09.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 13:37:19   1745s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:37:19   1745s] |  -0.696|   -0.696|-840.036| -840.036|    54.62%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:37:19   1745s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:37:21   1747s] |  -0.696|   -0.696|-837.168| -837.168|    54.63%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:37:21   1747s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:37:21   1747s] |  -0.696|   -0.696|-837.159| -837.159|    54.63%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:37:21   1747s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:37:23   1749s] |  -0.695|   -0.695|-836.570| -836.570|    54.67%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:37:23   1749s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:37:25   1751s] |  -0.695|   -0.695|-836.481| -836.481|    54.67%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:37:25   1751s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:37:30   1756s] |  -0.694|   -0.694|-834.980| -834.980|    54.73%|   0:00:05.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:37:30   1756s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:37:32   1758s] |  -0.694|   -0.694|-834.927| -834.927|    54.74%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:37:32   1758s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:37:36   1762s] |  -0.693|   -0.693|-834.279| -834.279|    54.79%|   0:00:04.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:37:36   1762s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 13:37:39   1765s] |  -0.693|   -0.693|-834.174| -834.174|    54.80%|   0:00:03.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:37:39   1765s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 13:37:49   1775s] |  -0.692|   -0.692|-833.183| -833.183|    54.87%|   0:00:10.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:37:49   1775s] |        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/14 13:37:52   1778s] |  -0.692|   -0.692|-833.138| -833.138|    54.88%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:37:52   1778s] |        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/14 13:37:53   1779s] |  -0.691|   -0.691|-833.096| -833.096|    54.96%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:37:53   1779s] |        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/14 13:37:55   1781s] |  -0.691|   -0.691|-832.862| -832.862|    54.96%|   0:00:02.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:37:55   1781s] |        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/14 13:37:56   1782s] |  -0.689|   -0.689|-832.384| -832.384|    55.01%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:37:56   1782s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:37:59   1785s] |  -0.689|   -0.689|-832.366| -832.366|    55.01%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:37:59   1785s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:38:04   1790s] |  -0.688|   -0.688|-831.046| -831.046|    55.10%|   0:00:05.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:38:04   1790s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:38:07   1793s] |  -0.688|   -0.688|-830.477| -830.477|    55.11%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:38:07   1793s] |        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/14 13:38:10   1796s] |  -0.688|   -0.688|-830.354| -830.354|    55.11%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 13:38:10   1796s] |        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/14 13:38:20   1807s] |  -0.686|   -0.686|-830.374| -830.374|    55.22%|   0:00:10.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:38:20   1807s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:38:23   1809s] |  -0.686|   -0.686|-829.966| -829.966|    55.22%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:38:23   1809s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:38:27   1813s] |  -0.686|   -0.686|-829.772| -829.772|    55.28%|   0:00:04.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:38:27   1813s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:38:29   1815s] |  -0.686|   -0.686|-829.442| -829.442|    55.32%|   0:00:02.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:38:29   1815s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:38:29   1815s] |  -0.686|   -0.686|-829.432| -829.432|    55.32%|   0:00:00.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:38:29   1815s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:38:32   1818s] |  -0.686|   -0.686|-828.466| -828.466|    55.38%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:38:32   1818s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:38:34   1820s] |  -0.686|   -0.686|-828.460| -828.460|    55.42%|   0:00:02.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:38:34   1820s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:38:34   1820s] |  -0.686|   -0.686|-828.450| -828.450|    55.42%|   0:00:00.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:38:34   1820s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:38:35   1822s] |  -0.686|   -0.686|-828.384| -828.384|    55.43%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:38:35   1822s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:38:36   1823s] |  -0.686|   -0.686|-828.335| -828.335|    55.45%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:38:36   1823s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:38:37   1823s] |  -0.686|   -0.686|-828.304| -828.304|    55.48%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:38:37   1823s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:38:38   1824s] |  -0.686|   -0.686|-828.261| -828.261|    55.49%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:38:38   1824s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:38:38   1825s] |  -0.686|   -0.686|-828.261| -828.261|    55.49%|   0:00:00.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:38:38   1825s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:38:38   1825s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:38:38   1825s] 
[03/14 13:38:38   1825s] *** Finish Core Optimize Step (cpu=0:13:16 real=0:13:15 mem=1848.1M) ***
[03/14 13:38:38   1825s] Active Path Group: default 
[03/14 13:38:39   1825s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:38:39   1825s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 13:38:39   1825s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:38:39   1825s] |   0.004|   -0.686|   0.000| -828.261|    55.49%|   0:00:01.0| 1848.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 13:38:39   1825s] |        |         |        |         |          |            |        |          |         | q2_reg_1_/D                                        |
[03/14 13:38:39   1825s] |   0.011|   -0.686|   0.000| -828.243|    55.50%|   0:00:00.0| 1886.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_45_/D        |
[03/14 13:38:39   1825s] |   0.019|   -0.686|   0.000| -828.225|    55.50%|   0:00:00.0| 1886.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory11_reg_51_/E |
[03/14 13:38:39   1825s] |   0.019|   -0.686|   0.000| -828.225|    55.50%|   0:00:00.0| 1886.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory11_reg_51_/E |
[03/14 13:38:39   1825s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:38:39   1825s] 
[03/14 13:38:39   1825s] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1886.2M) ***
[03/14 13:38:39   1825s] 
[03/14 13:38:39   1825s] *** Finished Optimize Step Cumulative (cpu=0:13:17 real=0:13:16 mem=1886.2M) ***
[03/14 13:38:39   1825s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.019|   0.000|
|reg2reg   |-0.686|-828.225|
|HEPG      |-0.686|-828.225|
|All Paths |-0.686|-828.225|
+----------+------+--------+

[03/14 13:38:39   1825s] ** GigaOpt Optimizer WNS Slack -0.686 TNS Slack -828.225 Density 55.50
[03/14 13:38:39   1826s] Placement Snapshot: Density distribution:
[03/14 13:38:39   1826s] [1.00 -  +++]: 153 (24.48%)
[03/14 13:38:39   1826s] [0.95 - 1.00]: 5 (0.80%)
[03/14 13:38:39   1826s] [0.90 - 0.95]: 3 (0.48%)
[03/14 13:38:39   1826s] [0.85 - 0.90]: 3 (0.48%)
[03/14 13:38:39   1826s] [0.80 - 0.85]: 7 (1.12%)
[03/14 13:38:39   1826s] [0.75 - 0.80]: 4 (0.64%)
[03/14 13:38:39   1826s] [0.70 - 0.75]: 6 (0.96%)
[03/14 13:38:39   1826s] [0.65 - 0.70]: 10 (1.60%)
[03/14 13:38:39   1826s] [0.60 - 0.65]: 9 (1.44%)
[03/14 13:38:39   1826s] [0.55 - 0.60]: 10 (1.60%)
[03/14 13:38:39   1826s] [0.50 - 0.55]: 4 (0.64%)
[03/14 13:38:39   1826s] [0.45 - 0.50]: 5 (0.80%)
[03/14 13:38:39   1826s] [0.40 - 0.45]: 10 (1.60%)
[03/14 13:38:39   1826s] [0.35 - 0.40]: 25 (4.00%)
[03/14 13:38:39   1826s] [0.30 - 0.35]: 82 (13.12%)
[03/14 13:38:39   1826s] [0.25 - 0.30]: 143 (22.88%)
[03/14 13:38:39   1826s] [0.20 - 0.25]: 69 (11.04%)
[03/14 13:38:39   1826s] [0.15 - 0.20]: 33 (5.28%)
[03/14 13:38:39   1826s] [0.10 - 0.15]: 25 (4.00%)
[03/14 13:38:39   1826s] [0.05 - 0.10]: 11 (1.76%)
[03/14 13:38:39   1826s] [0.00 - 0.05]: 8 (1.28%)
[03/14 13:38:39   1826s] Begin: Area Reclaim Optimization
[03/14 13:38:39   1826s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:26.0/0:30:49.2 (1.0), mem = 1886.2M
[03/14 13:38:40   1826s] (I,S,L,T): WC_VIEW: 74.8893, 18.4803, 0.940977, 94.3106
[03/14 13:38:41   1827s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1886.2M
[03/14 13:38:41   1827s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1886.2M
[03/14 13:38:41   1827s] Reclaim Optimization WNS Slack -0.686  TNS Slack -828.225 Density 55.50
[03/14 13:38:41   1827s] +----------+---------+--------+--------+------------+--------+
[03/14 13:38:41   1827s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 13:38:41   1827s] +----------+---------+--------+--------+------------+--------+
[03/14 13:38:41   1827s] |    55.50%|        -|  -0.686|-828.225|   0:00:00.0| 1886.2M|
[03/14 13:38:41   1827s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 13:38:43   1829s] |    55.44%|       67|  -0.686|-828.653|   0:00:02.0| 1886.2M|
[03/14 13:38:48   1834s] |    55.24%|      467|  -0.687|-828.236|   0:00:05.0| 1886.2M|
[03/14 13:38:48   1834s] |    55.24%|        1|  -0.687|-828.236|   0:00:00.0| 1886.2M|
[03/14 13:38:48   1835s] |    55.24%|        0|  -0.687|-828.236|   0:00:00.0| 1886.2M|
[03/14 13:38:48   1835s] +----------+---------+--------+--------+------------+--------+
[03/14 13:38:48   1835s] Reclaim Optimization End WNS Slack -0.687  TNS Slack -828.236 Density 55.24
[03/14 13:38:48   1835s] 
[03/14 13:38:48   1835s] ** Summary: Restruct = 0 Buffer Deletion = 59 Declone = 8 Resize = 376 **
[03/14 13:38:48   1835s] --------------------------------------------------------------
[03/14 13:38:48   1835s] |                                   | Total     | Sequential |
[03/14 13:38:48   1835s] --------------------------------------------------------------
[03/14 13:38:48   1835s] | Num insts resized                 |     375  |       0    |
[03/14 13:38:48   1835s] | Num insts undone                  |      92  |       0    |
[03/14 13:38:48   1835s] | Num insts Downsized               |     375  |       0    |
[03/14 13:38:48   1835s] | Num insts Samesized               |       0  |       0    |
[03/14 13:38:48   1835s] | Num insts Upsized                 |       0  |       0    |
[03/14 13:38:48   1835s] | Num multiple commits+uncommits    |       1  |       -    |
[03/14 13:38:48   1835s] --------------------------------------------------------------
[03/14 13:38:48   1835s] **** Begin NDR-Layer Usage Statistics ****
[03/14 13:38:48   1835s] Layer 7 has 133 constrained nets 
[03/14 13:38:48   1835s] **** End NDR-Layer Usage Statistics ****
[03/14 13:38:48   1835s] End: Core Area Reclaim Optimization (cpu = 0:00:09.0) (real = 0:00:09.0) **
[03/14 13:38:49   1835s] (I,S,L,T): WC_VIEW: 74.7163, 18.4007, 0.93163, 94.0486
[03/14 13:38:49   1835s] *** AreaOpt [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:30:35.2/0:30:58.3 (1.0), mem = 1886.2M
[03/14 13:38:49   1835s] 
[03/14 13:38:49   1835s] =============================================================================================
[03/14 13:38:49   1835s]  Step TAT Report for AreaOpt #4
[03/14 13:38:49   1835s] =============================================================================================
[03/14 13:38:49   1835s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 13:38:49   1835s] ---------------------------------------------------------------------------------------------
[03/14 13:38:49   1835s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 13:38:49   1835s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 13:38:49   1835s] [ OptSingleIteration     ]      4   0:00:00.3  (   2.8 % )     0:00:07.2 /  0:00:07.2    1.0
[03/14 13:38:49   1835s] [ OptGetWeight           ]    144   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[03/14 13:38:49   1835s] [ OptEval                ]    144   0:00:04.8  (  52.8 % )     0:00:04.8 /  0:00:04.8    1.0
[03/14 13:38:49   1835s] [ OptCommit              ]    144   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    0.9
[03/14 13:38:49   1835s] [ IncrTimingUpdate       ]     63   0:00:00.9  (  10.2 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 13:38:49   1835s] [ PostCommitDelayUpdate  ]    165   0:00:00.3  (   2.8 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 13:38:49   1835s] [ IncrDelayCalc          ]    202   0:00:00.8  (   8.3 % )     0:00:00.8 /  0:00:00.7    0.9
[03/14 13:38:49   1835s] [ MISC                   ]          0:00:01.8  (  19.2 % )     0:00:01.8 /  0:00:01.8    1.0
[03/14 13:38:49   1835s] ---------------------------------------------------------------------------------------------
[03/14 13:38:49   1835s]  AreaOpt #4 TOTAL                   0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:09.2    1.0
[03/14 13:38:49   1835s] ---------------------------------------------------------------------------------------------
[03/14 13:38:49   1835s] 
[03/14 13:38:49   1835s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:10, mem=1848.22M, totSessionCpu=0:30:35).
[03/14 13:38:49   1835s] Placement Snapshot: Density distribution:
[03/14 13:38:49   1835s] [1.00 -  +++]: 153 (24.48%)
[03/14 13:38:49   1835s] [0.95 - 1.00]: 5 (0.80%)
[03/14 13:38:49   1835s] [0.90 - 0.95]: 3 (0.48%)
[03/14 13:38:49   1835s] [0.85 - 0.90]: 3 (0.48%)
[03/14 13:38:49   1835s] [0.80 - 0.85]: 7 (1.12%)
[03/14 13:38:49   1835s] [0.75 - 0.80]: 4 (0.64%)
[03/14 13:38:49   1835s] [0.70 - 0.75]: 6 (0.96%)
[03/14 13:38:49   1835s] [0.65 - 0.70]: 10 (1.60%)
[03/14 13:38:49   1835s] [0.60 - 0.65]: 10 (1.60%)
[03/14 13:38:49   1835s] [0.55 - 0.60]: 10 (1.60%)
[03/14 13:38:49   1835s] [0.50 - 0.55]: 4 (0.64%)
[03/14 13:38:49   1835s] [0.45 - 0.50]: 4 (0.64%)
[03/14 13:38:49   1835s] [0.40 - 0.45]: 11 (1.76%)
[03/14 13:38:49   1835s] [0.35 - 0.40]: 24 (3.84%)
[03/14 13:38:49   1835s] [0.30 - 0.35]: 85 (13.60%)
[03/14 13:38:49   1835s] [0.25 - 0.30]: 143 (22.88%)
[03/14 13:38:49   1835s] [0.20 - 0.25]: 72 (11.52%)
[03/14 13:38:49   1835s] [0.15 - 0.20]: 32 (5.12%)
[03/14 13:38:49   1835s] [0.10 - 0.15]: 27 (4.32%)
[03/14 13:38:49   1835s] [0.05 - 0.10]: 4 (0.64%)
[03/14 13:38:49   1835s] [0.00 - 0.05]: 8 (1.28%)
[03/14 13:38:49   1835s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.3
[03/14 13:38:49   1835s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.068, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF:       Starting CMU at level 4, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.096, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.130, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.131, MEM:1848.2M
[03/14 13:38:49   1835s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.5
[03/14 13:38:49   1835s] OPERPROF: Starting RefinePlace at level 1, MEM:1848.2M
[03/14 13:38:49   1835s] *** Starting refinePlace (0:30:36 mem=1848.2M) ***
[03/14 13:38:49   1835s] Total net bbox length = 3.172e+05 (1.500e+05 1.672e+05) (ext = 7.940e+03)
[03/14 13:38:49   1835s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:38:49   1835s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:38:49   1835s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1848.2M
[03/14 13:38:49   1835s] default core: bins with density > 0.750 = 45.44 % ( 284 / 625 )
[03/14 13:38:49   1835s] Density distribution unevenness ratio = 27.912%
[03/14 13:38:49   1835s] RPlace IncrNP: Rollback Lev = -3
[03/14 13:38:49   1835s] RPlace: Density =1.212222, incremental np is triggered.
[03/14 13:38:49   1835s] OPERPROF:     Starting spMPad at level 3, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF:       Starting spContextMPad at level 4, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1848.2M
[03/14 13:38:49   1835s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.004, MEM:1848.2M
[03/14 13:38:49   1835s] nrCritNet: 1.92% ( 442 / 23056 ) cutoffSlk: -702.7ps stdDelay: 14.5ps
[03/14 13:38:49   1835s] OPERPROF:     Starting npMain at level 3, MEM:1848.2M
[03/14 13:38:49   1835s] incrNP th 1.000, 0.100
[03/14 13:38:49   1835s] limitMaxMove 0, priorityInstMaxMove -1
[03/14 13:38:49   1835s] SP #FI/SF FL/PI 0/19831 0/0
[03/14 13:38:49   1836s] OPERPROF:       Starting npPlace at level 4, MEM:1856.3M
[03/14 13:38:49   1836s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 13:38:49   1836s] No instances found in the vector
[03/14 13:38:49   1836s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1919.3M, DRC: 0)
[03/14 13:38:49   1836s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:38:51   1837s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 13:38:51   1837s] No instances found in the vector
[03/14 13:38:51   1837s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1921.7M, DRC: 0)
[03/14 13:38:51   1837s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:38:52   1838s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 13:38:52   1838s] No instances found in the vector
[03/14 13:38:52   1838s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1921.7M, DRC: 0)
[03/14 13:38:52   1838s] 0 (out of 0) MH cells were successfully legalized.
[03/14 13:38:53   1839s] OPERPROF:       Finished npPlace at level 4, CPU:3.340, REAL:3.277, MEM:1921.7M
[03/14 13:38:53   1839s] OPERPROF:     Finished npMain at level 3, CPU:3.680, REAL:3.618, MEM:1921.7M
[03/14 13:38:53   1839s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1921.7M
[03/14 13:38:53   1839s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1921.7M
[03/14 13:38:53   1839s] default core: bins with density > 0.750 = 46.24 % ( 289 / 625 )
[03/14 13:38:53   1839s] Density distribution unevenness ratio = 27.547%
[03/14 13:38:53   1839s] RPlace postIncrNP: Density = 1.212222 -> 0.996667.
[03/14 13:38:53   1839s] RPlace postIncrNP Info: Density distribution changes:
[03/14 13:38:53   1839s] [1.10+      ] :	 3 (0.48%) -> 0 (0.00%)
[03/14 13:38:53   1839s] [1.05 - 1.10] :	 1 (0.16%) -> 0 (0.00%)
[03/14 13:38:53   1839s] [1.00 - 1.05] :	 2 (0.32%) -> 0 (0.00%)
[03/14 13:38:53   1839s] [0.95 - 1.00] :	 8 (1.28%) -> 7 (1.12%)
[03/14 13:38:53   1839s] [0.90 - 0.95] :	 23 (3.68%) -> 16 (2.56%)
[03/14 13:38:53   1839s] [0.85 - 0.90] :	 30 (4.80%) -> 40 (6.40%)
[03/14 13:38:53   1839s] [0.80 - 0.85] :	 66 (10.56%) -> 74 (11.84%)
[03/14 13:38:53   1839s] [CPU] RefinePlace/IncrNP (cpu=0:00:03.9, real=0:00:04.0, mem=1921.7MB) @(0:30:36 - 0:30:39).
[03/14 13:38:53   1839s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:3.870, REAL:3.810, MEM:1921.7M
[03/14 13:38:53   1839s] Move report: incrNP moves 1910 insts, mean move: 7.39 um, max move: 44.40 um
[03/14 13:38:53   1839s] 	Max move on inst (core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFC267_array_out_36): (332.40, 233.20) --> (342.60, 199.00)
[03/14 13:38:53   1839s] Move report: Timing Driven Placement moves 1910 insts, mean move: 7.39 um, max move: 44.40 um
[03/14 13:38:53   1839s] 	Max move on inst (core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFC267_array_out_36): (332.40, 233.20) --> (342.60, 199.00)
[03/14 13:38:53   1839s] 	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 1921.7MB
[03/14 13:38:53   1839s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1921.7M
[03/14 13:38:53   1839s] Starting refinePlace ...
[03/14 13:38:53   1839s] ** Cut row section cpu time 0:00:00.0.
[03/14 13:38:53   1839s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 13:38:53   1839s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1921.7MB) @(0:30:39 - 0:30:40).
[03/14 13:38:53   1839s] Move report: preRPlace moves 4343 insts, mean move: 0.77 um, max move: 5.20 um
[03/14 13:38:53   1839s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U720): (287.40, 361.00) --> (290.80, 359.20)
[03/14 13:38:53   1839s] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/14 13:38:53   1839s] Move report: Detail placement moves 4343 insts, mean move: 0.77 um, max move: 5.20 um
[03/14 13:38:53   1839s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U720): (287.40, 361.00) --> (290.80, 359.20)
[03/14 13:38:53   1839s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1921.7MB
[03/14 13:38:53   1839s] Statistics of distance of Instance movement in refine placement:
[03/14 13:38:53   1839s]   maximum (X+Y) =        44.60 um
[03/14 13:38:53   1839s]   inst (core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFC267_array_out_36) with max move: (332.4, 233.2) -> (342.8, 199)
[03/14 13:38:53   1839s]   mean    (X+Y) =         3.12 um
[03/14 13:38:53   1839s] Total instances flipped for legalization: 14
[03/14 13:38:53   1839s] Summary Report:
[03/14 13:38:53   1839s] Instances move: 5498 (out of 21764 movable)
[03/14 13:38:53   1839s] Instances flipped: 14
[03/14 13:38:53   1839s] Mean displacement: 3.12 um
[03/14 13:38:53   1839s] Max displacement: 44.60 um (Instance: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFC267_array_out_36) (332.4, 233.2) -> (342.8, 199)
[03/14 13:38:53   1839s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
[03/14 13:38:53   1839s] Total instances moved : 5498
[03/14 13:38:53   1839s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.500, REAL:0.499, MEM:1921.7M
[03/14 13:38:53   1839s] Total net bbox length = 3.210e+05 (1.516e+05 1.694e+05) (ext = 7.940e+03)
[03/14 13:38:53   1839s] Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 1921.7MB
[03/14 13:38:53   1839s] [CPU] RefinePlace/total (cpu=0:00:04.4, real=0:00:04.0, mem=1921.7MB) @(0:30:36 - 0:30:40).
[03/14 13:38:53   1839s] *** Finished refinePlace (0:30:40 mem=1921.7M) ***
[03/14 13:38:53   1839s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.5
[03/14 13:38:53   1839s] OPERPROF: Finished RefinePlace at level 1, CPU:4.450, REAL:4.386, MEM:1921.7M
[03/14 13:38:53   1840s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1921.7M
[03/14 13:38:53   1840s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.057, MEM:1921.7M
[03/14 13:38:53   1840s] Finished re-routing un-routed nets (0:00:00.0 1921.7M)
[03/14 13:38:53   1840s] 
[03/14 13:38:54   1840s] OPERPROF: Starting DPlace-Init at level 1, MEM:1921.7M
[03/14 13:38:54   1840s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1921.7M
[03/14 13:38:54   1840s] OPERPROF:     Starting CMU at level 3, MEM:1921.7M
[03/14 13:38:54   1840s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1921.7M
[03/14 13:38:54   1840s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.088, MEM:1921.7M
[03/14 13:38:54   1840s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.124, MEM:1921.7M
[03/14 13:38:54   1840s] 
[03/14 13:38:54   1840s] Density : 0.5524
[03/14 13:38:54   1840s] Max route overflow : 0.0000
[03/14 13:38:54   1840s] 
[03/14 13:38:54   1840s] 
[03/14 13:38:54   1840s] *** Finish Physical Update (cpu=0:00:05.5 real=0:00:05.0 mem=1921.7M) ***
[03/14 13:38:54   1840s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.3
[03/14 13:38:54   1840s] ** GigaOpt Optimizer WNS Slack -0.702 TNS Slack -832.586 Density 55.24
[03/14 13:38:54   1840s] Skipped Place ECO bump recovery (WNS opt)
[03/14 13:38:54   1840s] Optimizer WNS Pass 2
[03/14 13:38:54   1840s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.005|   0.000|
|reg2reg   |-0.702|-832.586|
|HEPG      |-0.702|-832.586|
|All Paths |-0.702|-832.586|
+----------+------+--------+

[03/14 13:38:54   1840s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1921.7M
[03/14 13:38:54   1840s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1921.7M
[03/14 13:38:54   1841s] Active Path Group: reg2reg  
[03/14 13:38:55   1841s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:38:55   1841s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 13:38:55   1841s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:38:55   1841s] |  -0.702|   -0.702|-832.586| -832.586|    55.24%|   0:00:01.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:38:55   1841s] |        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 13:39:11   1857s] |  -0.693|   -0.693|-831.493| -831.493|    55.24%|   0:00:16.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:39:11   1857s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:39:40   1886s] |  -0.693|   -0.693|-830.799| -830.799|    55.24%|   0:00:29.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:39:40   1886s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:39:52   1899s] |  -0.693|   -0.693|-830.703| -830.703|    55.24%|   0:00:12.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:39:52   1899s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:39:53   1899s] |  -0.693|   -0.693|-830.638| -830.638|    55.25%|   0:00:01.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:39:53   1899s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:39:53   1900s] |  -0.692|   -0.692|-830.656| -830.656|    55.25%|   0:00:00.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:39:53   1900s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:40:07   1913s] |  -0.692|   -0.692|-830.467| -830.467|    55.25%|   0:00:14.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:40:07   1913s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:40:07   1913s] |  -0.693|   -0.693|-830.424| -830.424|    55.26%|   0:00:00.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:40:07   1913s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:40:07   1913s] |  -0.691|   -0.691|-830.133| -830.133|    55.26%|   0:00:00.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:40:07   1913s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:40:31   1937s] |  -0.691|   -0.691|-830.063| -830.063|    55.26%|   0:00:24.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:40:31   1937s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:40:33   1939s] |  -0.690|   -0.690|-829.784| -829.784|    55.27%|   0:00:02.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:40:33   1939s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:41:23   1989s] |  -0.689|   -0.689|-829.724| -829.724|    55.31%|   0:00:50.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:41:23   1989s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:41:29   1996s] |  -0.689|   -0.689|-829.700| -829.700|    55.32%|   0:00:06.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:41:29   1996s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:41:51   2018s] |  -0.690|   -0.690|-829.686| -829.686|    55.39%|   0:00:22.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:41:51   2018s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:41:52   2018s] |  -0.689|   -0.689|-829.764| -829.764|    55.39%|   0:00:01.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:41:52   2018s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:41:54   2021s] |  -0.689|   -0.689|-829.624| -829.624|    55.39%|   0:00:02.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:41:54   2021s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:41:57   2024s] |  -0.690|   -0.690|-829.662| -829.662|    55.39%|   0:00:03.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:41:57   2024s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:41:57   2024s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:41:57   2024s] 
[03/14 13:41:57   2024s] *** Finish Core Optimize Step (cpu=0:03:03 real=0:03:03 mem=1921.7M) ***
[03/14 13:41:58   2024s] Active Path Group: default 
[03/14 13:41:58   2024s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:41:58   2024s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 13:41:58   2024s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:41:58   2024s] |   0.005|   -0.690|   0.000| -829.662|    55.39%|   0:00:00.0| 1921.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_21_/D        |
[03/14 13:41:58   2024s] |   0.014|   -0.690|   0.000| -829.662|    55.40%|   0:00:00.0| 1940.8M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_40_/D            |
[03/14 13:41:58   2025s] |   0.018|   -0.690|   0.000| -829.646|    55.40%|   0:00:00.0| 1959.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_10_/D        |
[03/14 13:41:58   2025s] |   0.018|   -0.690|   0.000| -829.646|    55.40%|   0:00:00.0| 1959.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_10_/D        |
[03/14 13:41:58   2025s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:41:58   2025s] 
[03/14 13:41:58   2025s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=1959.9M) ***
[03/14 13:41:58   2025s] 
[03/14 13:41:58   2025s] *** Finished Optimize Step Cumulative (cpu=0:03:04 real=0:03:04 mem=1959.9M) ***
[03/14 13:41:58   2025s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.018|   0.000|
|reg2reg   |-0.690|-829.646|
|HEPG      |-0.690|-829.646|
|All Paths |-0.690|-829.646|
+----------+------+--------+

[03/14 13:41:58   2025s] ** GigaOpt Optimizer WNS Slack -0.690 TNS Slack -829.646 Density 55.40
[03/14 13:41:58   2025s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.4
[03/14 13:41:58   2025s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1959.9M
[03/14 13:41:59   2025s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.065, MEM:1959.9M
[03/14 13:41:59   2025s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1959.9M
[03/14 13:41:59   2025s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1959.9M
[03/14 13:41:59   2025s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1959.9M
[03/14 13:41:59   2025s] OPERPROF:       Starting CMU at level 4, MEM:1959.9M
[03/14 13:41:59   2025s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1959.9M
[03/14 13:41:59   2025s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.093, MEM:1959.9M
[03/14 13:41:59   2025s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.127, MEM:1959.9M
[03/14 13:41:59   2025s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.127, MEM:1959.9M
[03/14 13:41:59   2025s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.6
[03/14 13:41:59   2025s] OPERPROF: Starting RefinePlace at level 1, MEM:1959.9M
[03/14 13:41:59   2025s] *** Starting refinePlace (0:33:46 mem=1959.9M) ***
[03/14 13:41:59   2025s] Total net bbox length = 3.213e+05 (1.518e+05 1.696e+05) (ext = 7.940e+03)
[03/14 13:41:59   2025s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:41:59   2025s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:41:59   2025s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1959.9M
[03/14 13:41:59   2025s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1959.9M
[03/14 13:41:59   2025s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1959.9M
[03/14 13:41:59   2025s] default core: bins with density > 0.750 = 46.56 % ( 291 / 625 )
[03/14 13:41:59   2025s] Density distribution unevenness ratio = 27.524%
[03/14 13:41:59   2025s] RPlace IncrNP Skipped
[03/14 13:41:59   2025s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1959.9MB) @(0:33:46 - 0:33:46).
[03/14 13:41:59   2025s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:1959.9M
[03/14 13:41:59   2025s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 13:41:59   2025s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1959.9MB
[03/14 13:41:59   2025s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1959.9M
[03/14 13:41:59   2025s] Starting refinePlace ...
[03/14 13:41:59   2025s] ** Cut row section cpu time 0:00:00.0.
[03/14 13:41:59   2025s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 13:41:59   2026s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1959.9MB) @(0:33:46 - 0:33:46).
[03/14 13:41:59   2026s] Move report: preRPlace moves 1194 insts, mean move: 0.74 um, max move: 5.60 um
[03/14 13:41:59   2026s] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U686): (239.40, 267.40) --> (243.20, 265.60)
[03/14 13:41:59   2026s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2XD0
[03/14 13:41:59   2026s] Move report: Detail placement moves 1194 insts, mean move: 0.74 um, max move: 5.60 um
[03/14 13:41:59   2026s] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U686): (239.40, 267.40) --> (243.20, 265.60)
[03/14 13:41:59   2026s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1959.9MB
[03/14 13:41:59   2026s] Statistics of distance of Instance movement in refine placement:
[03/14 13:41:59   2026s]   maximum (X+Y) =         5.60 um
[03/14 13:41:59   2026s]   inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U686) with max move: (239.4, 267.4) -> (243.2, 265.6)
[03/14 13:41:59   2026s]   mean    (X+Y) =         0.74 um
[03/14 13:41:59   2026s] Summary Report:
[03/14 13:41:59   2026s] Instances move: 1194 (out of 21831 movable)
[03/14 13:41:59   2026s] Instances flipped: 0
[03/14 13:41:59   2026s] Mean displacement: 0.74 um
[03/14 13:41:59   2026s] Max displacement: 5.60 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U686) (239.4, 267.4) -> (243.2, 265.6)
[03/14 13:41:59   2026s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2XD0
[03/14 13:41:59   2026s] Total instances moved : 1194
[03/14 13:41:59   2026s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.520, REAL:0.524, MEM:1959.9M
[03/14 13:41:59   2026s] Total net bbox length = 3.219e+05 (1.521e+05 1.697e+05) (ext = 7.940e+03)
[03/14 13:41:59   2026s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1959.9MB
[03/14 13:41:59   2026s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1959.9MB) @(0:33:46 - 0:33:46).
[03/14 13:41:59   2026s] *** Finished refinePlace (0:33:46 mem=1959.9M) ***
[03/14 13:41:59   2026s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.6
[03/14 13:41:59   2026s] OPERPROF: Finished RefinePlace at level 1, CPU:0.630, REAL:0.624, MEM:1959.9M
[03/14 13:41:59   2026s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1959.9M
[03/14 13:41:59   2026s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.068, MEM:1959.9M
[03/14 13:41:59   2026s] Finished re-routing un-routed nets (0:00:00.0 1959.9M)
[03/14 13:41:59   2026s] 
[03/14 13:42:00   2026s] OPERPROF: Starting DPlace-Init at level 1, MEM:1959.9M
[03/14 13:42:00   2026s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1959.9M
[03/14 13:42:00   2026s] OPERPROF:     Starting CMU at level 3, MEM:1959.9M
[03/14 13:42:00   2026s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1959.9M
[03/14 13:42:00   2026s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:1959.9M
[03/14 13:42:00   2026s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.122, MEM:1959.9M
[03/14 13:42:00   2026s] 
[03/14 13:42:00   2026s] Density : 0.5540
[03/14 13:42:00   2026s] Max route overflow : 0.0000
[03/14 13:42:00   2026s] 
[03/14 13:42:00   2026s] 
[03/14 13:42:00   2026s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1959.9M) ***
[03/14 13:42:00   2026s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.4
[03/14 13:42:00   2026s] ** GigaOpt Optimizer WNS Slack -0.690 TNS Slack -829.646 Density 55.40
[03/14 13:42:00   2026s] Optimizer WNS Pass 3
[03/14 13:42:00   2026s] OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.018|   0.000|
|reg2reg   |-0.690|-829.646|
|HEPG      |-0.690|-829.646|
|All Paths |-0.690|-829.646|
+----------+------+--------+

[03/14 13:42:00   2026s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1959.9M
[03/14 13:42:00   2026s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1959.9M
[03/14 13:42:00   2027s] Active Path Group: reg2reg  
[03/14 13:42:00   2027s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:42:00   2027s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 13:42:00   2027s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 13:42:00   2027s] |  -0.690|   -0.690|-829.646| -829.646|    55.40%|   0:00:00.0| 1959.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:42:00   2027s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:44:57   2203s] |  -0.684|   -0.684|-827.961| -827.961|    55.45%|   0:02:57.0| 1959.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:44:57   2203s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:47:00   2327s] |  -0.684|   -0.684|-826.173| -826.173|    55.46%|   0:02:03.0| 1959.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:47:00   2327s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:47:08   2334s] |  -0.684|   -0.684|-826.129| -826.129|    55.45%|   0:00:08.0| 1959.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 13:47:08   2334s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:47:35   2361s] |  -0.683|   -0.683|-825.875| -825.875|    55.59%|   0:00:27.0| 1959.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:47:35   2361s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:48:46   2433s] |  -0.683|   -0.683|-825.702| -825.702|    55.59%|   0:01:11.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:48:46   2433s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:49:03   2450s] |  -0.683|   -0.683|-825.368| -825.368|    55.59%|   0:00:17.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:49:03   2450s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:49:09   2455s] |  -0.685|   -0.685|-825.241| -825.241|    55.66%|   0:00:06.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:49:09   2455s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:49:09   2456s] |  -0.683|   -0.683|-824.632| -824.632|    55.66%|   0:00:00.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:49:09   2456s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:49:09   2456s] |  -0.683|   -0.683|-824.511| -824.511|    55.67%|   0:00:00.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:49:09   2456s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:50:25   2532s] |  -0.683|   -0.683|-824.479| -824.479|    55.74%|   0:01:16.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:50:25   2532s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:50:33   2540s] |  -0.683|   -0.683|-824.310| -824.310|    55.76%|   0:00:08.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:50:33   2540s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:50:34   2541s] |  -0.683|   -0.683|-824.252| -824.252|    55.77%|   0:00:01.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:50:34   2541s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:50:34   2541s] Starting generalSmallTnsOpt
[03/14 13:50:34   2541s] Ending generalSmallTnsOpt End
[03/14 13:50:34   2541s] Analyzing useful skew in preCTS mode ...
[03/14 13:50:34   2541s] The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.515146)
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
[03/14 13:50:34   2541s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
[03/14 13:50:34   2541s]  ** Useful skew failure reasons **
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 13:50:34   2541s] Finish useful skew analysis
[03/14 13:56:19   2886s] |  -0.676|   -0.676|-818.671| -822.405|    55.77%|   0:05:45.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:56:19   2886s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:56:41   2909s] |  -0.676|   -0.676|-818.392| -822.126|    55.77%|   0:00:22.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:56:41   2909s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:56:46   2913s] |  -0.675|   -0.675|-816.713| -820.447|    55.92%|   0:00:05.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:56:46   2913s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:57:03   2930s] |  -0.674|   -0.674|-815.562| -819.296|    55.98%|   0:00:17.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:57:03   2930s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:57:37   2965s] |  -0.673|   -0.673|-815.108| -818.842|    55.97%|   0:00:34.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:57:37   2965s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:57:53   2980s] |  -0.673|   -0.673|-815.079| -818.813|    55.98%|   0:00:16.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 13:57:53   2980s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 13:57:55   2982s] |  -0.673|   -0.673|-814.467| -818.201|    56.05%|   0:00:02.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:57:55   2982s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:57:58   2985s] |  -0.673|   -0.673|-814.348| -818.082|    56.06%|   0:00:03.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:57:58   2985s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:58:04   2991s] |  -0.673|   -0.673|-814.337| -818.071|    56.09%|   0:00:06.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 13:58:04   2991s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:58:06   2993s] |  -0.672|   -0.672|-814.212| -817.946|    56.11%|   0:00:02.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:58:06   2993s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:58:40   3028s] |  -0.672|   -0.672|-814.015| -817.749|    56.11%|   0:00:34.0| 1923.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:58:40   3028s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:58:44   3031s] |  -0.672|   -0.672|-813.958| -817.692|    56.11%|   0:00:04.0| 1923.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 13:58:44   3031s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:58:46   3034s] |  -0.672|   -0.672|-813.317| -817.052|    56.16%|   0:00:02.0| 1923.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:58:46   3034s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:58:49   3036s] |  -0.672|   -0.672|-813.309| -817.043|    56.18%|   0:00:03.0| 1926.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:58:49   3036s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 13:59:54   3102s] |  -0.673|   -0.673|-811.720| -815.454|    56.23%|   0:01:05.0| 1939.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 13:59:54   3102s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:00:02   3109s] |  -0.673|   -0.673|-811.494| -815.228|    56.25%|   0:00:08.0| 1939.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:00:02   3109s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:00:02   3110s] Starting generalSmallTnsOpt
[03/14 14:00:03   3110s] Ending generalSmallTnsOpt End
[03/14 14:00:03   3110s] Analyzing useful skew in preCTS mode ...
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
[03/14 14:00:03   3110s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
[03/14 14:00:03   3110s]  ** Useful skew failure reasons **
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s]  ** Useful skew failure reasons **
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s]  ** Useful skew failure reasons **
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:00:03   3110s] Finish useful skew analysis
[03/14 14:03:10   3298s] |  -0.665|   -0.665|-806.239| -816.047|    56.26%|   0:03:08.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:03:10   3298s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:03:20   3307s] |  -0.665|   -0.665|-806.186| -815.994|    56.27%|   0:00:10.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:03:20   3307s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:03:21   3308s] |  -0.665|   -0.665|-806.169| -815.977|    56.27%|   0:00:01.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:03:21   3308s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:03:25   3313s] |  -0.665|   -0.665|-804.679| -814.487|    56.40%|   0:00:04.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:03:25   3313s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:03:37   3325s] |  -0.665|   -0.665|-803.977| -813.785|    56.48%|   0:00:12.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:03:37   3325s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:03:37   3325s] |  -0.665|   -0.665|-803.500| -813.309|    56.49%|   0:00:00.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:03:37   3325s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:03:49   3337s] |  -0.665|   -0.665|-803.252| -813.060|    56.53%|   0:00:12.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:03:49   3337s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:03:56   3344s] |  -0.665|   -0.665|-803.241| -813.049|    56.56%|   0:00:07.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:03:56   3344s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:03:56   3344s] Starting generalSmallTnsOpt
[03/14 14:03:56   3344s] Ending generalSmallTnsOpt End
[03/14 14:03:57   3344s] Analyzing useful skew in preCTS mode ...
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
[03/14 14:03:57   3344s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
[03/14 14:03:57   3344s]  ** Useful skew failure reasons **
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3344s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s]  ** Useful skew failure reasons **
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s]  ** Useful skew failure reasons **
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:03:57   3345s] Finish useful skew analysis
[03/14 14:05:37   3445s] |  -0.659|   -0.659|-798.270| -813.221|    56.56%|   0:01:41.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:05:37   3445s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:05:52   3459s] |  -0.659|   -0.659|-797.899| -812.849|    56.56%|   0:00:15.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:05:52   3459s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:05:56   3464s] |  -0.659|   -0.659|-796.521| -811.472|    56.70%|   0:00:04.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:05:56   3464s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:06:11   3479s] |  -0.660|   -0.660|-796.448| -811.398|    56.75%|   0:00:15.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:06:11   3479s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:06:11   3479s] |  -0.659|   -0.659|-795.622| -810.572|    56.75%|   0:00:00.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:06:11   3479s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:06:20   3487s] |  -0.659|   -0.659|-795.258| -810.208|    56.78%|   0:00:09.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:06:20   3487s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:06:23   3491s] |  -0.659|   -0.659|-795.238| -810.188|    56.79%|   0:00:03.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:06:23   3491s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:06:23   3491s] Starting generalSmallTnsOpt
[03/14 14:06:23   3491s] Ending generalSmallTnsOpt End
[03/14 14:06:24   3491s] Analyzing useful skew in preCTS mode ...
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
[03/14 14:06:24   3492s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
[03/14 14:06:24   3492s]  ** Useful skew failure reasons **
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s]  ** Useful skew failure reasons **
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s]  ** Useful skew failure reasons **
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:06:24   3492s] Finish useful skew analysis
[03/14 14:06:46   3514s] |  -0.653|   -0.653|-792.856| -811.014|    56.80%|   0:00:23.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:06:46   3514s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:06:47   3515s] |  -0.653|   -0.653|-792.837| -810.995|    56.80%|   0:00:01.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:06:47   3515s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:06:51   3518s] |  -0.652|   -0.652|-792.973| -811.132|    56.95%|   0:00:04.0| 1961.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:06:51   3518s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:06:57   3525s] |  -0.652|   -0.652|-791.215| -809.374|    56.96%|   0:00:06.0| 1958.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:06:57   3525s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:06:57   3525s] |  -0.652|   -0.652|-791.171| -809.330|    56.96%|   0:00:00.0| 1958.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:06:57   3525s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:06:59   3526s] |  -0.652|   -0.652|-791.016| -809.174|    57.02%|   0:00:02.0| 1958.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:06:59   3526s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:07:04   3532s] Starting generalSmallTnsOpt
[03/14 14:07:04   3532s] Ending generalSmallTnsOpt End
[03/14 14:07:05   3532s] Analyzing useful skew in preCTS mode ...
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
[03/14 14:07:05   3532s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
[03/14 14:07:05   3532s]  ** Useful skew failure reasons **
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3532s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s]  ** Useful skew failure reasons **
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s]  ** Useful skew failure reasons **
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:05   3533s] Finish useful skew analysis
[03/14 14:07:22   3550s] |  -0.647|   -0.647|-785.835| -809.122|    57.16%|   0:00:23.0| 1963.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:07:22   3550s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:07:26   3554s] |  -0.647|   -0.647|-784.967| -808.254|    57.28%|   0:00:04.0| 1963.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:07:26   3554s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:07:27   3555s] |  -0.647|   -0.647|-784.933| -808.220|    57.31%|   0:00:01.0| 1963.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:07:27   3555s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:07:28   3556s] |  -0.647|   -0.647|-784.835| -808.122|    57.31%|   0:00:01.0| 1963.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:07:28   3556s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:07:30   3558s] |  -0.648|   -0.648|-784.194| -807.481|    57.35%|   0:00:02.0| 1963.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:07:30   3558s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:07:32   3560s] Starting generalSmallTnsOpt
[03/14 14:07:32   3560s] Ending generalSmallTnsOpt End
[03/14 14:07:32   3560s] Analyzing useful skew in preCTS mode ...
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
[03/14 14:07:32   3560s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
[03/14 14:07:32   3560s]  ** Useful skew failure reasons **
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:32   3560s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s]  ** Useful skew failure reasons **
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s]  ** Useful skew failure reasons **
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:07:33   3560s] Finish useful skew analysis
[03/14 14:07:57   3585s] |  -0.642|   -0.642|-780.034| -807.703|    57.38%|   0:00:27.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:07:57   3585s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:07:58   3586s] |  -0.642|   -0.642|-780.026| -807.695|    57.38%|   0:00:01.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:07:58   3586s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:08:00   3588s] |  -0.643|   -0.643|-779.199| -806.868|    57.47%|   0:00:02.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:08:00   3588s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:08:01   3589s] |  -0.641|   -0.641|-778.285| -805.953|    57.49%|   0:00:01.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:08:01   3589s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:08:05   3592s] |  -0.641|   -0.641|-777.126| -804.794|    57.50%|   0:00:04.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:08:05   3592s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:08:05   3593s] |  -0.641|   -0.641|-777.016| -804.684|    57.50%|   0:00:00.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:08:05   3593s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:08:10   3598s] |  -0.641|   -0.641|-776.290| -803.958|    57.62%|   0:00:05.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:08:10   3598s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:08:12   3600s] |  -0.641|   -0.641|-776.289| -803.957|    57.65%|   0:00:02.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:08:12   3600s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:08:14   3602s] |  -0.641|   -0.641|-776.002| -803.670|    57.69%|   0:00:02.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:08:14   3602s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:08:15   3603s] Starting generalSmallTnsOpt
[03/14 14:08:15   3603s] Ending generalSmallTnsOpt End
[03/14 14:08:15   3603s] Analyzing useful skew in preCTS mode ...
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
[03/14 14:08:15   3603s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
[03/14 14:08:15   3603s]  ** Useful skew failure reasons **
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s]  ** Useful skew failure reasons **
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s]  ** Useful skew failure reasons **
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:08:15   3603s] Finish useful skew analysis
[03/14 14:08:33   3620s] |  -0.634|   -0.634|-773.125| -805.002|    57.69%|   0:00:19.0| 1969.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:08:33   3620s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:08:40   3628s] |  -0.634|   -0.634|-772.470| -804.347|    57.69%|   0:00:07.0| 1965.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:08:40   3628s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:08:43   3631s] |  -0.634|   -0.634|-772.133| -804.010|    57.80%|   0:00:03.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:08:43   3631s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:08:47   3635s] |  -0.633|   -0.633|-770.987| -802.863|    57.84%|   0:00:04.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:08:47   3635s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:08:56   3644s] |  -0.633|   -0.633|-770.792| -802.669|    57.84%|   0:00:09.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:08:56   3644s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:08:57   3645s] |  -0.633|   -0.633|-770.532| -802.409|    57.87%|   0:00:01.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:08:57   3645s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:08:57   3645s] |  -0.633|   -0.633|-770.370| -802.247|    57.88%|   0:00:00.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:08:57   3645s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:08:57   3645s] |  -0.633|   -0.633|-770.336| -802.213|    57.88%|   0:00:00.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:08:57   3645s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:08:59   3647s] |  -0.634|   -0.634|-769.714| -801.591|    57.93%|   0:00:02.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:08:59   3647s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:09:01   3649s] |  -0.634|   -0.634|-769.820| -801.697|    57.96%|   0:00:02.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:09:01   3649s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:09:01   3649s] Starting generalSmallTnsOpt
[03/14 14:09:02   3650s] Ending generalSmallTnsOpt End
[03/14 14:09:02   3650s] Analyzing useful skew in preCTS mode ...
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
[03/14 14:09:02   3650s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
[03/14 14:09:02   3650s]  ** Useful skew failure reasons **
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s]  ** Useful skew failure reasons **
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s]  ** Useful skew failure reasons **
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:09:02   3650s] Finish useful skew analysis
[03/14 14:09:18   3666s] |  -0.629|   -0.629|-766.750| -801.030|    57.95%|   0:00:17.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:09:18   3666s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:09:19   3667s] |  -0.629|   -0.629|-766.746| -801.026|    57.95%|   0:00:01.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:09:19   3667s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:09:20   3668s] |  -0.628|   -0.628|-767.659| -801.939|    58.02%|   0:00:01.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:09:20   3668s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:09:24   3672s] |  -0.628|   -0.628|-766.034| -800.314|    58.02%|   0:00:04.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:09:24   3672s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:09:25   3673s] |  -0.627|   -0.627|-765.781| -800.061|    58.07%|   0:00:01.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:09:25   3673s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:09:52   3700s] |  -0.627|   -0.627|-765.183| -799.463|    58.07%|   0:00:27.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:09:52   3700s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:09:52   3700s] |  -0.627|   -0.627|-765.138| -799.418|    58.07%|   0:00:00.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:09:52   3700s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:09:53   3701s] |  -0.626|   -0.626|-764.591| -798.871|    58.11%|   0:00:01.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:09:53   3701s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:13   3721s] |  -0.626|   -0.626|-763.820| -798.100|    58.11%|   0:00:20.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:10:13   3721s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:16   3724s] |  -0.626|   -0.626|-762.881| -797.161|    58.16%|   0:00:03.0| 1974.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:10:16   3724s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:18   3726s] |  -0.625|   -0.625|-762.144| -796.424|    58.18%|   0:00:02.0| 1974.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:10:18   3726s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:21   3729s] |  -0.625|   -0.625|-762.115| -796.396|    58.19%|   0:00:03.0| 1974.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:10:21   3729s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:21   3729s] |  -0.625|   -0.625|-761.975| -796.255|    58.19%|   0:00:00.0| 1974.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:10:21   3729s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:22   3730s] |  -0.626|   -0.626|-761.604| -795.885|    58.21%|   0:00:01.0| 1974.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:10:22   3730s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:23   3731s] Starting generalSmallTnsOpt
[03/14 14:10:23   3731s] Ending generalSmallTnsOpt End
[03/14 14:10:23   3731s] Analyzing useful skew in preCTS mode ...
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
[03/14 14:10:23   3731s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
[03/14 14:10:23   3731s]  ** Useful skew failure reasons **
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s]  ** Useful skew failure reasons **
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s]  ** Useful skew failure reasons **
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:23   3731s] Finish useful skew analysis
[03/14 14:10:40   3748s] |  -0.620|   -0.620|-759.926| -797.018|    58.22%|   0:00:18.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:10:40   3748s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:41   3749s] |  -0.620|   -0.620|-759.438| -796.530|    58.22%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:10:41   3749s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:42   3751s] |  -0.619|   -0.619|-758.581| -795.673|    58.30%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:10:42   3751s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:49   3757s] |  -0.619|   -0.619|-757.833| -794.925|    58.28%|   0:00:07.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:10:49   3757s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:49   3757s] |  -0.619|   -0.619|-757.826| -794.917|    58.28%|   0:00:00.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:10:49   3757s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:50   3758s] |  -0.618|   -0.618|-757.260| -794.352|    58.33%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:10:50   3758s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:55   3763s] |  -0.618|   -0.618|-756.660| -793.752|    58.32%|   0:00:05.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:10:55   3763s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:55   3763s] |  -0.618|   -0.618|-756.571| -793.663|    58.32%|   0:00:00.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:10:55   3763s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:56   3764s] |  -0.618|   -0.618|-756.309| -793.401|    58.36%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:10:56   3764s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:56   3764s] |  -0.618|   -0.618|-756.023| -793.115|    58.37%|   0:00:00.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:10:56   3764s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:57   3765s] |  -0.618|   -0.618|-755.255| -792.347|    58.38%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:10:57   3765s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:58   3766s] |  -0.618|   -0.618|-755.245| -792.337|    58.39%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:10:58   3766s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:58   3766s] |  -0.618|   -0.618|-755.231| -792.323|    58.39%|   0:00:00.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:10:58   3766s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:59   3767s] |  -0.618|   -0.618|-755.213| -792.305|    58.40%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:10:59   3767s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:10:59   3767s] Starting generalSmallTnsOpt
[03/14 14:10:59   3767s] Ending generalSmallTnsOpt End
[03/14 14:10:59   3767s] Analyzing useful skew in preCTS mode ...
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
[03/14 14:10:59   3767s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
[03/14 14:10:59   3767s]  ** Useful skew failure reasons **
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:10:59   3767s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s]  ** Useful skew failure reasons **
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s]  ** Useful skew failure reasons **
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:00   3768s] Finish useful skew analysis
[03/14 14:11:17   3785s] |  -0.612|   -0.612|-753.348| -793.211|    58.40%|   0:00:18.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:11:17   3785s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:11:19   3787s] |  -0.612|   -0.612|-753.158| -793.021|    58.40%|   0:00:02.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:11:19   3787s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:11:22   3790s] |  -0.611|   -0.611|-753.171| -793.034|    58.52%|   0:00:03.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:11:22   3790s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:11:38   3806s] |  -0.611|   -0.611|-752.452| -792.315|    58.52%|   0:00:16.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:11:38   3806s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:11:42   3810s] |  -0.610|   -0.610|-751.807| -791.670|    58.57%|   0:00:04.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:11:42   3810s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:11:53   3821s] |  -0.610|   -0.610|-751.197| -791.060|    58.57%|   0:00:11.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:11:53   3821s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:11:54   3822s] |  -0.610|   -0.610|-750.940| -790.803|    58.61%|   0:00:01.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:11:54   3822s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:11:54   3822s] |  -0.610|   -0.610|-750.893| -790.756|    58.63%|   0:00:00.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:11:54   3822s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:11:56   3824s] |  -0.610|   -0.610|-750.760| -790.623|    58.65%|   0:00:02.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:11:56   3824s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:11:57   3825s] |  -0.610|   -0.610|-750.628| -790.492|    58.68%|   0:00:01.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:11:57   3825s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:11:57   3825s] |  -0.610|   -0.610|-750.612| -790.475|    58.68%|   0:00:00.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:11:57   3825s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:11:57   3825s] Starting generalSmallTnsOpt
[03/14 14:11:58   3826s] Ending generalSmallTnsOpt End
[03/14 14:11:58   3826s] Analyzing useful skew in preCTS mode ...
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
[03/14 14:11:58   3826s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
[03/14 14:11:58   3826s]  ** Useful skew failure reasons **
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s]  ** Useful skew failure reasons **
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s]  ** Useful skew failure reasons **
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:11:58   3826s] Finish useful skew analysis
[03/14 14:12:33   3861s] |  -0.604|   -0.604|-747.712| -789.937|    58.67%|   0:00:36.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:12:33   3861s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:12:33   3861s] |  -0.604|   -0.604|-747.662| -789.888|    58.67%|   0:00:00.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:12:33   3861s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:12:35   3864s] |  -0.604|   -0.604|-746.553| -788.779|    58.76%|   0:00:02.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:12:35   3864s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:12:37   3866s] |  -0.604|   -0.604|-745.988| -788.214|    58.80%|   0:00:02.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:12:37   3866s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:12:41   3869s] |  -0.603|   -0.603|-745.413| -787.639|    58.81%|   0:00:04.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:12:41   3869s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:12:50   3878s] |  -0.603|   -0.603|-745.231| -787.456|    58.81%|   0:00:09.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:12:50   3878s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:13:05   3893s] |  -0.603|   -0.603|-744.574| -786.800|    58.86%|   0:00:15.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:13:05   3893s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:13:05   3893s] |  -0.603|   -0.603|-743.421| -785.646|    58.87%|   0:00:00.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:13:05   3893s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:13:07   3895s] |  -0.604|   -0.604|-743.022| -785.248|    58.90%|   0:00:02.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:13:07   3895s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:13:08   3896s] |  -0.603|   -0.603|-742.839| -785.065|    58.92%|   0:00:01.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:13:08   3896s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:13:08   3896s] |  -0.603|   -0.603|-742.791| -785.016|    58.94%|   0:00:00.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:13:08   3896s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:13:08   3896s] Starting generalSmallTnsOpt
[03/14 14:13:08   3896s] Ending generalSmallTnsOpt End
[03/14 14:13:08   3897s] Analyzing useful skew in preCTS mode ...
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
[03/14 14:13:09   3897s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
[03/14 14:13:09   3897s]  ** Useful skew failure reasons **
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s]  ** Useful skew failure reasons **
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s]  ** Useful skew failure reasons **
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:09   3897s] Finish useful skew analysis
[03/14 14:13:28   3916s] |  -0.598|   -0.598|-740.458| -784.952|    58.92%|   0:00:20.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:13:28   3916s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:13:28   3916s] |  -0.598|   -0.598|-739.767| -784.260|    58.91%|   0:00:00.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:13:28   3916s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:13:29   3917s] |  -0.598|   -0.598|-739.735| -784.228|    58.91%|   0:00:01.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:13:29   3917s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:13:30   3918s] |  -0.598|   -0.598|-738.233| -782.726|    59.00%|   0:00:01.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:13:30   3918s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:13:31   3919s] |  -0.598|   -0.598|-738.172| -782.665|    59.02%|   0:00:01.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:13:31   3919s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:13:31   3919s] |  -0.598|   -0.598|-738.000| -782.494|    59.02%|   0:00:00.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:13:31   3919s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:13:33   3921s] |  -0.598|   -0.598|-737.872| -782.366|    59.05%|   0:00:02.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:13:33   3921s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:13:34   3922s] Starting generalSmallTnsOpt
[03/14 14:13:34   3922s] Ending generalSmallTnsOpt End
[03/14 14:13:34   3922s] Analyzing useful skew in preCTS mode ...
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
[03/14 14:13:34   3922s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
[03/14 14:13:34   3922s]  ** Useful skew failure reasons **
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3922s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s]  ** Useful skew failure reasons **
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s]  ** Useful skew failure reasons **
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:13:34   3923s] Finish useful skew analysis
[03/14 14:13:48   3936s] |  -0.592|   -0.592|-734.663| -782.145|    59.07%|   0:00:15.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:13:48   3936s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:13:53   3942s] |  -0.592|   -0.592|-734.419| -781.902|    59.07%|   0:00:05.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:13:53   3942s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:00   3948s] |  -0.592|   -0.592|-734.412| -781.894|    59.07%|   0:00:07.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:14:00   3948s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:02   3950s] |  -0.591|   -0.591|-733.146| -780.629|    59.13%|   0:00:02.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:14:02   3950s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:05   3953s] |  -0.591|   -0.591|-732.419| -779.902|    59.17%|   0:00:03.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:14:05   3953s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:06   3954s] |  -0.591|   -0.591|-732.314| -779.797|    59.17%|   0:00:01.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:14:06   3954s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:06   3954s] |  -0.591|   -0.591|-732.247| -779.729|    59.17%|   0:00:00.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:14:06   3954s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:06   3955s] |  -0.590|   -0.590|-731.428| -778.910|    59.19%|   0:00:00.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:14:06   3955s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:12   3960s] |  -0.590|   -0.590|-730.563| -778.045|    59.18%|   0:00:06.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:14:12   3960s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:13   3961s] |  -0.590|   -0.590|-730.501| -777.983|    59.18%|   0:00:01.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:14:13   3961s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:14   3962s] |  -0.589|   -0.589|-729.843| -777.326|    59.21%|   0:00:01.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:14:14   3962s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:14   3963s] |  -0.588|   -0.588|-729.461| -776.944|    59.23%|   0:00:00.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:14:14   3963s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:20   3968s] |  -0.588|   -0.588|-729.389| -776.871|    59.22%|   0:00:06.0| 1999.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:14:20   3968s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:21   3969s] |  -0.588|   -0.588|-729.141| -776.623|    59.26%|   0:00:01.0| 1999.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:14:21   3969s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:22   3971s] |  -0.588|   -0.588|-728.949| -776.431|    59.28%|   0:00:01.0| 1999.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:14:22   3971s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:23   3971s] Starting generalSmallTnsOpt
[03/14 14:14:23   3971s] Ending generalSmallTnsOpt End
[03/14 14:14:23   3971s] Analyzing useful skew in preCTS mode ...
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
[03/14 14:14:23   3971s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
[03/14 14:14:23   3971s]  ** Useful skew failure reasons **
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s]  ** Useful skew failure reasons **
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s]  ** Useful skew failure reasons **
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:23   3971s] Finish useful skew analysis
[03/14 14:14:44   3992s] |  -0.583|   -0.583|-726.148| -775.569|    59.28%|   0:00:22.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:14:44   3992s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:44   3992s] |  -0.583|   -0.583|-726.078| -775.498|    59.28%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:14:44   3992s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:46   3994s] |  -0.582|   -0.582|-724.761| -774.182|    59.34%|   0:00:02.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:14:46   3994s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:55   4004s] |  -0.582|   -0.582|-724.555| -773.975|    59.33%|   0:00:09.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:14:55   4004s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:56   4004s] |  -0.582|   -0.582|-724.187| -773.608|    59.37%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:14:56   4004s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:57   4005s] |  -0.582|   -0.582|-724.149| -773.570|    59.37%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:14:57   4005s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:57   4005s] |  -0.582|   -0.582|-724.046| -773.467|    59.37%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:14:57   4005s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:58   4006s] |  -0.582|   -0.582|-723.954| -773.375|    59.40%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:14:58   4006s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:58   4006s] |  -0.582|   -0.582|-723.895| -773.316|    59.41%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:14:58   4006s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:14:58   4006s] Starting generalSmallTnsOpt
[03/14 14:14:58   4006s] Ending generalSmallTnsOpt End
[03/14 14:14:58   4006s] Analyzing useful skew in preCTS mode ...
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
[03/14 14:14:58   4006s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
[03/14 14:14:58   4007s]  ** Useful skew failure reasons **
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s]  ** Useful skew failure reasons **
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s]  ** Useful skew failure reasons **
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:14:58   4007s] Finish useful skew analysis
[03/14 14:15:11   4019s] |  -0.577|   -0.577|-720.365| -772.311|    59.41%|   0:00:13.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:15:11   4019s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:15:11   4020s] |  -0.577|   -0.577|-720.320| -772.266|    59.41%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:15:11   4020s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:15:12   4021s] |  -0.577|   -0.577|-719.500| -771.446|    59.46%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:15:12   4021s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:15:14   4022s] |  -0.577|   -0.577|-719.286| -771.232|    59.48%|   0:00:02.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:15:14   4022s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:15:14   4022s] |  -0.577|   -0.577|-719.086| -771.032|    59.48%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:15:14   4022s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:15:15   4023s] |  -0.577|   -0.577|-718.986| -770.932|    59.49%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:15:15   4023s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:15:15   4023s] Starting generalSmallTnsOpt
[03/14 14:15:15   4023s] Ending generalSmallTnsOpt End
[03/14 14:15:15   4023s] Analyzing useful skew in preCTS mode ...
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
[03/14 14:15:15   4024s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
[03/14 14:15:15   4024s]  ** Useful skew failure reasons **
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s]  ** Useful skew failure reasons **
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:15   4024s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s]  ** Useful skew failure reasons **
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:16   4024s] Finish useful skew analysis
[03/14 14:15:41   4050s] |  -0.571|   -0.571|-716.203| -770.456|    59.48%|   0:00:26.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:15:41   4050s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:15:42   4050s] |  -0.571|   -0.571|-715.994| -770.246|    59.49%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:15:42   4050s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:15:43   4051s] |  -0.572|   -0.572|-714.829| -769.081|    59.50%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:15:43   4051s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:15:43   4051s] |  -0.570|   -0.570|-714.010| -768.262|    59.52%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:15:43   4051s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:15:56   4064s] |  -0.570|   -0.570|-713.532| -767.784|    59.52%|   0:00:13.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:15:56   4064s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:15:57   4065s] |  -0.570|   -0.570|-713.126| -767.378|    59.54%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:15:57   4065s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:15:57   4066s] |  -0.570|   -0.570|-712.707| -766.959|    59.54%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:15:57   4066s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:15:58   4066s] |  -0.570|   -0.570|-712.698| -766.950|    59.54%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:15:58   4066s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:15:58   4066s] Starting generalSmallTnsOpt
[03/14 14:15:58   4066s] Ending generalSmallTnsOpt End
[03/14 14:15:58   4067s] Analyzing useful skew in preCTS mode ...
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
[03/14 14:15:58   4067s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
[03/14 14:15:58   4067s]  ** Useful skew failure reasons **
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:58   4067s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s]  ** Useful skew failure reasons **
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s]  ** Useful skew failure reasons **
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:15:59   4067s] Finish useful skew analysis
[03/14 14:16:17   4085s] |  -0.562|   -0.562|-697.854| -754.909|    59.54%|   0:00:19.0| 2010.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:16:17   4085s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:16:17   4085s] |  -0.562|   -0.562|-697.570| -754.625|    59.53%|   0:00:00.0| 2010.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:16:17   4085s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:16:18   4086s] |  -0.562|   -0.562|-696.714| -753.769|    59.56%|   0:00:01.0| 2010.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:16:18   4086s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:16:18   4087s] |  -0.562|   -0.562|-696.040| -753.095|    59.56%|   0:00:00.0| 2010.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:16:18   4087s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:16:18   4087s] |  -0.562|   -0.562|-695.610| -752.666|    59.57%|   0:00:00.0| 2010.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:16:18   4087s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:20   4089s] |  -0.562|   -0.562|-694.717| -751.772|    59.60%|   0:00:02.0| 2010.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:16:20   4089s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:20   4089s] Starting generalSmallTnsOpt
[03/14 14:16:20   4089s] Ending generalSmallTnsOpt End
[03/14 14:16:21   4089s] Analyzing useful skew in preCTS mode ...
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
[03/14 14:16:21   4089s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
[03/14 14:16:21   4089s]  ** Useful skew failure reasons **
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s]  ** Useful skew failure reasons **
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s]  ** Useful skew failure reasons **
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:21   4089s] Finish useful skew analysis
[03/14 14:16:21   4090s] |  -0.551|   -0.551|-677.148| -736.207|    59.60%|   0:00:01.0| 2013.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:16:21   4090s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:21   4090s] |  -0.549|   -0.549|-676.351| -735.409|    59.60%|   0:00:00.0| 2013.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:16:21   4090s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:26   4095s] |  -0.548|   -0.548|-672.872| -731.931|    59.60%|   0:00:05.0| 2013.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:16:26   4095s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:27   4095s] |  -0.547|   -0.547|-671.384| -730.443|    59.60%|   0:00:01.0| 2013.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:16:27   4095s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:30   4098s] |  -0.545|   -0.545|-670.699| -729.758|    59.60%|   0:00:03.0| 2013.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:16:30   4098s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:16:33   4101s] |  -0.545|   -0.545|-669.960| -729.019|    59.62%|   0:00:03.0| 2013.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:16:33   4101s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:33   4102s] |  -0.545|   -0.545|-669.407| -728.466|    59.62%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:16:33   4102s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:34   4102s] |  -0.545|   -0.545|-669.031| -728.090|    59.62%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:16:34   4102s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:34   4102s] Starting generalSmallTnsOpt
[03/14 14:16:34   4102s] |  -0.543|   -0.543|-668.824| -727.883|    59.62%|   0:00:00.0| 2011.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/14 14:16:34   4102s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_16_/Q                             |
[03/14 14:16:34   4102s] Ending generalSmallTnsOpt End
[03/14 14:16:34   4102s] Analyzing useful skew in preCTS mode ...
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
[03/14 14:16:34   4102s] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
[03/14 14:16:34   4102s]  ** Useful skew failure reasons **
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s]  ** Useful skew failure reasons **
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s]  ** Useful skew failure reasons **
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:34   4102s] Finish useful skew analysis
[03/14 14:16:34   4102s] |  -0.532|   -0.532|-635.247| -695.712|    59.62%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:16:34   4102s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:34   4103s] |  -0.530|   -0.530|-631.174| -691.638|    59.62%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:16:34   4103s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:16:34   4103s] |  -0.529|   -0.529|-630.502| -690.967|    59.62%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:16:34   4103s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:35   4103s] |  -0.526|   -0.526|-629.787| -690.252|    59.62%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:16:35   4103s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:35   4104s] |  -0.523|   -0.523|-627.882| -688.346|    59.62%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:16:35   4104s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:16:36   4104s] |  -0.522|   -0.522|-626.761| -687.226|    59.62%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:16:36   4104s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:36   4104s] |  -0.522|   -0.522|-625.868| -686.333|    59.62%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:16:36   4104s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:37   4105s] |  -0.522|   -0.522|-623.931| -684.396|    59.62%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:16:37   4105s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:37   4105s] |  -0.517|   -0.517|-620.997| -681.461|    59.62%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:16:37   4105s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:38   4106s] |  -0.514|   -0.514|-618.898| -679.363|    59.62%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:16:38   4106s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:38   4107s] |  -0.513|   -0.513|-618.182| -678.646|    59.62%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:16:38   4107s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:41   4109s] |  -0.512|   -0.512|-615.969| -676.434|    59.62%|   0:00:03.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:16:41   4109s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:42   4110s] |  -0.512|   -0.512|-614.701| -675.166|    59.62%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:16:42   4110s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:42   4110s] |  -0.509|   -0.509|-611.618| -672.083|    59.62%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:16:42   4110s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:42   4111s] |  -0.509|   -0.509|-611.371| -671.836|    59.62%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:16:42   4111s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:43   4111s] |  -0.506|   -0.506|-608.797| -669.262|    59.63%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:16:43   4111s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:44   4112s] |  -0.506|   -0.506|-608.418| -668.883|    59.63%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:16:44   4112s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:44   4112s] |  -0.502|   -0.502|-606.146| -666.611|    59.63%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:16:44   4112s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:46   4115s] |  -0.502|   -0.502|-604.750| -665.215|    59.63%|   0:00:02.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:16:46   4115s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:47   4116s] |  -0.502|   -0.502|-603.538| -664.003|    59.64%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:16:47   4116s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:52   4120s] |  -0.501|   -0.501|-603.535| -664.000|    59.64%|   0:00:05.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:16:52   4120s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:54   4122s] |  -0.501|   -0.501|-603.369| -663.834|    59.64%|   0:00:02.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:16:54   4122s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:54   4122s] |  -0.501|   -0.501|-603.125| -663.590|    59.64%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:16:54   4122s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:54   4123s] |  -0.501|   -0.501|-603.068| -663.532|    59.65%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:16:54   4123s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:54   4123s] |  -0.501|   -0.501|-603.066| -663.531|    59.65%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:16:54   4123s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:55   4123s] |  -0.501|   -0.501|-603.042| -663.507|    59.65%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:16:55   4123s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:55   4123s] Starting generalSmallTnsOpt
[03/14 14:16:55   4123s] Ending generalSmallTnsOpt End
[03/14 14:16:55   4123s] Analyzing useful skew in preCTS mode ...
[03/14 14:16:55   4123s] skewClock did not found any end points to delay or to advance
[03/14 14:16:55   4123s]  ** Useful skew failure reasons **
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] skewClock did not found any end points to delay or to advance
[03/14 14:16:55   4123s]  ** Useful skew failure reasons **
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] skewClock did not found any end points to delay or to advance
[03/14 14:16:55   4123s]  ** Useful skew failure reasons **
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:16:55   4123s] skewClock did not found any end points to delay or to advance
[03/14 14:16:55   4123s] Finish useful skew analysis
[03/14 14:16:55   4124s] |  -0.501|   -0.501|-603.184| -663.649|    59.65%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:16:55   4124s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:55   4124s] |  -0.501|   -0.501|-603.184| -663.649|    59.65%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:16:55   4124s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:16:55   4124s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:16:55   4124s] 
[03/14 14:16:55   4124s] *** Finish Core Optimize Step (cpu=0:34:57 real=0:34:55 mem=2009.4M) ***
[03/14 14:16:55   4124s] Active Path Group: default 
[03/14 14:16:55   4124s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:16:55   4124s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:16:55   4124s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:16:55   4124s] |  -0.177|   -0.501| -94.734| -663.649|    59.65%|   0:00:00.0| 2009.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/14 14:16:55   4124s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/E                             |
[03/14 14:16:56   4124s] |  -0.152|   -0.501| -86.587| -655.502|    59.65%|   0:00:01.0| 2009.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/14 14:16:56   4124s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
[03/14 14:16:56   4124s] |  -0.140|   -0.501| -77.577| -647.958|    59.65%|   0:00:00.0| 2009.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/14 14:16:56   4124s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
[03/14 14:16:56   4124s] |  -0.125|   -0.501| -61.147| -631.440|    59.65%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/14 14:16:56   4124s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_46_/D                           |
[03/14 14:16:56   4124s] |  -0.118|   -0.501| -53.397| -625.997|    59.65%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/14 14:16:56   4124s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
[03/14 14:16:56   4125s] |  -0.105|   -0.501| -48.884| -621.484|    59.65%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/14 14:16:56   4125s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_10_/E                             |
[03/14 14:16:56   4125s] |  -0.088|   -0.501| -28.618| -599.753|    59.66%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/14 14:16:56   4125s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
[03/14 14:16:57   4125s] |  -0.077|   -0.501| -21.619| -592.774|    59.66%|   0:00:01.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/14 14:16:57   4125s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_60_/D                           |
[03/14 14:16:57   4125s] |  -0.069|   -0.501| -16.589| -587.744|    59.66%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/14 14:16:57   4125s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
[03/14 14:16:57   4125s] |  -0.057|   -0.501| -11.404| -582.443|    59.66%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/14 14:16:57   4125s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
[03/14 14:16:57   4125s] |  -0.043|   -0.501|  -9.292| -580.246|    59.66%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/14 14:16:57   4125s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
[03/14 14:16:57   4125s] |  -0.035|   -0.501|  -5.323| -576.277|    59.66%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/14 14:16:57   4125s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_7_/D                              |
[03/14 14:16:57   4126s] |  -0.027|   -0.501|  -3.452| -575.028|    59.67%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/14 14:16:57   4126s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
[03/14 14:16:58   4126s] |  -0.017|   -0.501|  -1.659| -573.161|    59.67%|   0:00:01.0| 2026.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/14 14:16:58   4126s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_43_/D                             |
[03/14 14:16:58   4126s] |  -0.010|   -0.501|  -0.700| -570.659|    59.67%|   0:00:00.0| 2026.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/14 14:16:58   4126s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_39_/E                             |
[03/14 14:16:59   4127s] |  -0.002|   -0.501|  -0.003| -566.168|    59.68%|   0:00:01.0| 2027.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/14 14:16:59   4127s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_49_/D                             |
[03/14 14:17:00   4128s] |   0.002|   -0.501|   0.000| -566.166|    59.68%|   0:00:01.0| 2027.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 14:17:00   4128s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/E                             |
[03/14 14:17:00   4129s] |   0.005|   -0.501|   0.000| -566.149|    59.69%|   0:00:00.0| 2027.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:17:00   4129s] |        |         |        |         |          |            |        |          |         | q1_reg_1_/D                                        |
[03/14 14:17:00   4129s] |   0.014|   -0.501|   0.000| -561.721|    59.69%|   0:00:00.0| 2027.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/14 14:17:00   4129s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_10_/E                             |
[03/14 14:17:01   4129s] |   0.020|   -0.501|   0.000| -561.633|    59.70%|   0:00:01.0| 2027.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:17:01   4129s] |        |         |        |         |          |            |        |          |         | q11_reg_0_/D                                       |
[03/14 14:17:01   4129s] |   0.020|   -0.501|   0.000| -561.633|    59.70%|   0:00:00.0| 2027.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:17:01   4129s] |        |         |        |         |          |            |        |          |         | q11_reg_0_/D                                       |
[03/14 14:17:01   4129s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:17:01   4129s] 
[03/14 14:17:01   4129s] *** Finish Core Optimize Step (cpu=0:00:05.5 real=0:00:06.0 mem=2027.5M) ***
[03/14 14:17:01   4129s] 
[03/14 14:17:01   4129s] *** Finished Optimize Step Cumulative (cpu=0:35:03 real=0:35:01 mem=2027.5M) ***
[03/14 14:17:01   4129s] OptDebug: End of Optimizer WNS Pass 3:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.020|   0.000|
|reg2reg   |-0.501|-561.633|
|HEPG      |-0.501|-561.633|
|All Paths |-0.501|-561.633|
+----------+------+--------+

[03/14 14:17:01   4129s] ** GigaOpt Optimizer WNS Slack -0.501 TNS Slack -561.633 Density 59.70
[03/14 14:17:01   4129s] Placement Snapshot: Density distribution:
[03/14 14:17:01   4129s] [1.00 -  +++]: 150 (24.00%)
[03/14 14:17:01   4129s] [0.95 - 1.00]: 5 (0.80%)
[03/14 14:17:01   4129s] [0.90 - 0.95]: 4 (0.64%)
[03/14 14:17:01   4129s] [0.85 - 0.90]: 2 (0.32%)
[03/14 14:17:01   4129s] [0.80 - 0.85]: 8 (1.28%)
[03/14 14:17:01   4129s] [0.75 - 0.80]: 3 (0.48%)
[03/14 14:17:01   4129s] [0.70 - 0.75]: 5 (0.80%)
[03/14 14:17:01   4129s] [0.65 - 0.70]: 8 (1.28%)
[03/14 14:17:01   4129s] [0.60 - 0.65]: 10 (1.60%)
[03/14 14:17:01   4129s] [0.55 - 0.60]: 10 (1.60%)
[03/14 14:17:01   4129s] [0.50 - 0.55]: 3 (0.48%)
[03/14 14:17:01   4129s] [0.45 - 0.50]: 6 (0.96%)
[03/14 14:17:01   4129s] [0.40 - 0.45]: 8 (1.28%)
[03/14 14:17:01   4129s] [0.35 - 0.40]: 23 (3.68%)
[03/14 14:17:01   4129s] [0.30 - 0.35]: 67 (10.72%)
[03/14 14:17:01   4129s] [0.25 - 0.30]: 135 (21.60%)
[03/14 14:17:01   4129s] [0.20 - 0.25]: 34 (5.44%)
[03/14 14:17:01   4129s] [0.15 - 0.20]: 14 (2.24%)
[03/14 14:17:01   4129s] [0.10 - 0.15]: 23 (3.68%)
[03/14 14:17:01   4129s] [0.05 - 0.10]: 25 (4.00%)
[03/14 14:17:01   4129s] [0.00 - 0.05]: 82 (13.12%)
[03/14 14:17:01   4129s] Begin: Area Reclaim Optimization
[03/14 14:17:01   4129s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:08:49.8/1:09:10.8 (1.0), mem = 2027.5M
[03/14 14:17:01   4130s] (I,S,L,T): WC_VIEW: 77.5668, 20.1518, 1.06188, 98.7805
[03/14 14:17:02   4131s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2027.5M
[03/14 14:17:02   4131s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2027.5M
[03/14 14:17:03   4131s] Reclaim Optimization WNS Slack -0.501  TNS Slack -561.633 Density 59.70
[03/14 14:17:03   4131s] +----------+---------+--------+--------+------------+--------+
[03/14 14:17:03   4131s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 14:17:03   4131s] +----------+---------+--------+--------+------------+--------+
[03/14 14:17:03   4131s] |    59.70%|        -|  -0.501|-561.633|   0:00:00.0| 2027.5M|
[03/14 14:17:03   4131s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 14:17:06   4134s] |    59.46%|      245|  -0.501|-561.578|   0:00:03.0| 2027.5M|
[03/14 14:17:16   4144s] |    58.57%|     1630|  -0.500|-554.929|   0:00:10.0| 2027.5M|
[03/14 14:17:16   4145s] |    58.57%|       10|  -0.500|-554.933|   0:00:00.0| 2027.5M|
[03/14 14:17:17   4145s] |    58.57%|        0|  -0.500|-554.933|   0:00:01.0| 2027.5M|
[03/14 14:17:17   4145s] +----------+---------+--------+--------+------------+--------+
[03/14 14:17:17   4145s] Reclaim Optimization End WNS Slack -0.500  TNS Slack -554.933 Density 58.57
[03/14 14:17:17   4145s] 
[03/14 14:17:17   4145s] ** Summary: Restruct = 0 Buffer Deletion = 225 Declone = 28 Resize = 1272 **
[03/14 14:17:17   4145s] --------------------------------------------------------------
[03/14 14:17:17   4145s] |                                   | Total     | Sequential |
[03/14 14:17:17   4145s] --------------------------------------------------------------
[03/14 14:17:17   4145s] | Num insts resized                 |    1262  |       0    |
[03/14 14:17:17   4145s] | Num insts undone                  |     368  |       0    |
[03/14 14:17:17   4145s] | Num insts Downsized               |    1262  |       0    |
[03/14 14:17:17   4145s] | Num insts Samesized               |       0  |       0    |
[03/14 14:17:17   4145s] | Num insts Upsized                 |       0  |       0    |
[03/14 14:17:17   4145s] | Num multiple commits+uncommits    |      10  |       -    |
[03/14 14:17:17   4145s] --------------------------------------------------------------
[03/14 14:17:17   4145s] **** Begin NDR-Layer Usage Statistics ****
[03/14 14:17:17   4145s] Layer 7 has 358 constrained nets 
[03/14 14:17:17   4145s] **** End NDR-Layer Usage Statistics ****
[03/14 14:17:17   4145s] End: Core Area Reclaim Optimization (cpu = 0:00:15.7) (real = 0:00:16.0) **
[03/14 14:17:17   4145s] (I,S,L,T): WC_VIEW: 76.9885, 19.859, 1.02907, 97.8766
[03/14 14:17:17   4145s] *** AreaOpt [finish] : cpu/real = 0:00:15.9/0:00:15.9 (1.0), totSession cpu/real = 1:09:05.7/1:09:26.7 (1.0), mem = 2027.5M
[03/14 14:17:17   4145s] 
[03/14 14:17:17   4145s] =============================================================================================
[03/14 14:17:17   4145s]  Step TAT Report for AreaOpt #5
[03/14 14:17:17   4145s] =============================================================================================
[03/14 14:17:17   4145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 14:17:17   4145s] ---------------------------------------------------------------------------------------------
[03/14 14:17:17   4145s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 14:17:17   4145s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:17:17   4145s] [ OptSingleIteration     ]      4   0:00:00.4  (   2.5 % )     0:00:13.7 /  0:00:13.7    1.0
[03/14 14:17:17   4145s] [ OptGetWeight           ]    170   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/14 14:17:17   4145s] [ OptEval                ]    170   0:00:07.8  (  49.5 % )     0:00:07.8 /  0:00:07.8    1.0
[03/14 14:17:17   4145s] [ OptCommit              ]    170   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.5    1.1
[03/14 14:17:17   4145s] [ IncrTimingUpdate       ]     94   0:00:02.1  (  13.1 % )     0:00:02.1 /  0:00:02.1    1.0
[03/14 14:17:17   4145s] [ PostCommitDelayUpdate  ]    201   0:00:00.6  (   4.0 % )     0:00:02.9 /  0:00:02.8    1.0
[03/14 14:17:17   4145s] [ IncrDelayCalc          ]    302   0:00:02.2  (  14.0 % )     0:00:02.2 /  0:00:02.2    1.0
[03/14 14:17:17   4145s] [ MISC                   ]          0:00:02.0  (  12.7 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 14:17:17   4145s] ---------------------------------------------------------------------------------------------
[03/14 14:17:17   4145s]  AreaOpt #5 TOTAL                   0:00:15.9  ( 100.0 % )     0:00:15.9 /  0:00:15.9    1.0
[03/14 14:17:17   4145s] ---------------------------------------------------------------------------------------------
[03/14 14:17:17   4145s] 
[03/14 14:17:17   4145s] End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2008.51M, totSessionCpu=1:09:06).
[03/14 14:17:17   4145s] Placement Snapshot: Density distribution:
[03/14 14:17:17   4145s] [1.00 -  +++]: 150 (24.00%)
[03/14 14:17:17   4145s] [0.95 - 1.00]: 5 (0.80%)
[03/14 14:17:17   4145s] [0.90 - 0.95]: 4 (0.64%)
[03/14 14:17:17   4145s] [0.85 - 0.90]: 2 (0.32%)
[03/14 14:17:17   4145s] [0.80 - 0.85]: 8 (1.28%)
[03/14 14:17:17   4145s] [0.75 - 0.80]: 3 (0.48%)
[03/14 14:17:17   4145s] [0.70 - 0.75]: 5 (0.80%)
[03/14 14:17:17   4145s] [0.65 - 0.70]: 9 (1.44%)
[03/14 14:17:17   4145s] [0.60 - 0.65]: 9 (1.44%)
[03/14 14:17:17   4145s] [0.55 - 0.60]: 11 (1.76%)
[03/14 14:17:17   4145s] [0.50 - 0.55]: 2 (0.32%)
[03/14 14:17:17   4145s] [0.45 - 0.50]: 7 (1.12%)
[03/14 14:17:17   4145s] [0.40 - 0.45]: 9 (1.44%)
[03/14 14:17:17   4145s] [0.35 - 0.40]: 21 (3.36%)
[03/14 14:17:17   4145s] [0.30 - 0.35]: 71 (11.36%)
[03/14 14:17:17   4145s] [0.25 - 0.30]: 135 (21.60%)
[03/14 14:17:17   4145s] [0.20 - 0.25]: 35 (5.60%)
[03/14 14:17:17   4145s] [0.15 - 0.20]: 15 (2.40%)
[03/14 14:17:17   4145s] [0.10 - 0.15]: 32 (5.12%)
[03/14 14:17:17   4145s] [0.05 - 0.10]: 44 (7.04%)
[03/14 14:17:17   4145s] [0.00 - 0.05]: 48 (7.68%)
[03/14 14:17:17   4145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.5
[03/14 14:17:17   4145s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2008.5M
[03/14 14:17:17   4145s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.069, MEM:2008.5M
[03/14 14:17:17   4145s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2008.5M
[03/14 14:17:17   4145s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2008.5M
[03/14 14:17:17   4145s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2008.5M
[03/14 14:17:17   4146s] OPERPROF:       Starting CMU at level 4, MEM:2008.5M
[03/14 14:17:17   4146s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:2008.5M
[03/14 14:17:17   4146s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.099, MEM:2008.5M
[03/14 14:17:17   4146s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.140, MEM:2008.5M
[03/14 14:17:17   4146s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.140, MEM:2008.5M
[03/14 14:17:17   4146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.7
[03/14 14:17:17   4146s] OPERPROF: Starting RefinePlace at level 1, MEM:2008.5M
[03/14 14:17:17   4146s] *** Starting refinePlace (1:09:06 mem=2008.5M) ***
[03/14 14:17:17   4146s] Total net bbox length = 3.313e+05 (1.574e+05 1.739e+05) (ext = 7.940e+03)
[03/14 14:17:17   4146s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:17:17   4146s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:17:17   4146s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2008.5M
[03/14 14:17:17   4146s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2008.5M
[03/14 14:17:17   4146s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.014, MEM:2008.5M
[03/14 14:17:17   4146s] default core: bins with density > 0.750 = 48.64 % ( 304 / 625 )
[03/14 14:17:17   4146s] Density distribution unevenness ratio = 27.660%
[03/14 14:17:17   4146s] RPlace IncrNP: Rollback Lev = -3
[03/14 14:17:17   4146s] RPlace: Density =1.141111, incremental np is triggered.
[03/14 14:17:17   4146s] OPERPROF:     Starting spMPad at level 3, MEM:2008.5M
[03/14 14:17:17   4146s] OPERPROF:       Starting spContextMPad at level 4, MEM:2008.5M
[03/14 14:17:17   4146s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2008.5M
[03/14 14:17:17   4146s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.005, MEM:2008.5M
[03/14 14:17:17   4146s] nrCritNet: 1.95% ( 492 / 25179 ) cutoffSlk: -507.6ps stdDelay: 14.5ps
[03/14 14:17:17   4146s] OPERPROF:     Starting npMain at level 3, MEM:2008.5M
[03/14 14:17:17   4146s] incrNP th 1.000, 0.100
[03/14 14:17:18   4146s] limitMaxMove 0, priorityInstMaxMove -1
[03/14 14:17:18   4146s] SP #FI/SF FL/PI 0/11759 0/0
[03/14 14:17:18   4146s] OPERPROF:       Starting npPlace at level 4, MEM:2021.8M
[03/14 14:17:18   4146s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 14:17:18   4146s] No instances found in the vector
[03/14 14:17:18   4146s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2090.8M, DRC: 0)
[03/14 14:17:18   4146s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:17:24   4152s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 14:17:24   4152s] No instances found in the vector
[03/14 14:17:24   4152s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2099.6M, DRC: 0)
[03/14 14:17:24   4152s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:17:26   4155s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 14:17:26   4155s] No instances found in the vector
[03/14 14:17:26   4155s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2100.6M, DRC: 0)
[03/14 14:17:26   4155s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:17:28   4156s] OPERPROF:       Finished npPlace at level 4, CPU:10.320, REAL:10.288, MEM:2101.6M
[03/14 14:17:28   4157s] OPERPROF:     Finished npMain at level 3, CPU:10.750, REAL:10.712, MEM:2101.6M
[03/14 14:17:28   4157s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2101.6M
[03/14 14:17:28   4157s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.014, MEM:2101.6M
[03/14 14:17:28   4157s] default core: bins with density > 0.750 = 52.80 % ( 330 / 625 )
[03/14 14:17:28   4157s] Density distribution unevenness ratio = 24.540%
[03/14 14:17:28   4157s] RPlace postIncrNP: Density = 1.141111 -> 0.994444.
[03/14 14:17:28   4157s] RPlace postIncrNP Info: Density distribution changes:
[03/14 14:17:28   4157s] [1.10+      ] :	 5 (0.80%) -> 0 (0.00%)
[03/14 14:17:28   4157s] [1.05 - 1.10] :	 11 (1.76%) -> 0 (0.00%)
[03/14 14:17:28   4157s] [1.00 - 1.05] :	 36 (5.76%) -> 0 (0.00%)
[03/14 14:17:28   4157s] [0.95 - 1.00] :	 41 (6.56%) -> 5 (0.80%)
[03/14 14:17:28   4157s] [0.90 - 0.95] :	 26 (4.16%) -> 5 (0.80%)
[03/14 14:17:28   4157s] [0.85 - 0.90] :	 19 (3.04%) -> 65 (10.40%)
[03/14 14:17:28   4157s] [0.80 - 0.85] :	 33 (5.28%) -> 117 (18.72%)
[03/14 14:17:28   4157s] [CPU] RefinePlace/IncrNP (cpu=0:00:11.0, real=0:00:11.0, mem=2101.6MB) @(1:09:06 - 1:09:17).
[03/14 14:17:28   4157s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:10.980, REAL:10.943, MEM:2101.6M
[03/14 14:17:28   4157s] Move report: incrNP moves 12142 insts, mean move: 11.43 um, max move: 154.60 um
[03/14 14:17:28   4157s] 	Max move on inst (core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OCPC1395_array_out_92): (245.40, 425.80) --> (173.60, 343.00)
[03/14 14:17:28   4157s] Move report: Timing Driven Placement moves 12142 insts, mean move: 11.43 um, max move: 154.60 um
[03/14 14:17:28   4157s] 	Max move on inst (core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OCPC1395_array_out_92): (245.40, 425.80) --> (173.60, 343.00)
[03/14 14:17:28   4157s] 	Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 2101.6MB
[03/14 14:17:28   4157s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2101.6M
[03/14 14:17:28   4157s] Starting refinePlace ...
[03/14 14:17:28   4157s] ** Cut row section cpu time 0:00:00.0.
[03/14 14:17:28   4157s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 14:17:29   4157s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2101.6MB) @(1:09:17 - 1:09:18).
[03/14 14:17:29   4157s] Move report: preRPlace moves 5319 insts, mean move: 0.55 um, max move: 6.00 um
[03/14 14:17:29   4157s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_2450_0): (265.80, 362.80) --> (270.00, 364.60)
[03/14 14:17:29   4157s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/14 14:17:29   4157s] Move report: Detail placement moves 5319 insts, mean move: 0.55 um, max move: 6.00 um
[03/14 14:17:29   4157s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_2450_0): (265.80, 362.80) --> (270.00, 364.60)
[03/14 14:17:29   4157s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2101.6MB
[03/14 14:17:29   4157s] Statistics of distance of Instance movement in refine placement:
[03/14 14:17:29   4157s]   maximum (X+Y) =       154.60 um
[03/14 14:17:29   4157s]   inst (core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OCPC1395_array_out_92) with max move: (245.4, 425.8) -> (173.6, 343)
[03/14 14:17:29   4157s]   mean    (X+Y) =        10.81 um
[03/14 14:17:29   4157s] Total instances flipped for legalization: 29
[03/14 14:17:29   4157s] Summary Report:
[03/14 14:17:29   4157s] Instances move: 12920 (out of 23946 movable)
[03/14 14:17:29   4157s] Instances flipped: 29
[03/14 14:17:29   4157s] Mean displacement: 10.81 um
[03/14 14:17:29   4157s] Max displacement: 154.60 um (Instance: core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OCPC1395_array_out_92) (245.4, 425.8) -> (173.6, 343)
[03/14 14:17:29   4157s] 	Length: 29 sites, height: 1 rows, site name: core, cell type: BUFFD16
[03/14 14:17:29   4157s] Total instances moved : 12920
[03/14 14:17:29   4157s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.540, REAL:0.541, MEM:2101.6M
[03/14 14:17:29   4157s] Total net bbox length = 3.466e+05 (1.693e+05 1.772e+05) (ext = 7.937e+03)
[03/14 14:17:29   4157s] Runtime: CPU: 0:00:11.6 REAL: 0:00:12.0 MEM: 2101.6MB
[03/14 14:17:29   4157s] [CPU] RefinePlace/total (cpu=0:00:11.6, real=0:00:12.0, mem=2101.6MB) @(1:09:06 - 1:09:18).
[03/14 14:17:29   4157s] *** Finished refinePlace (1:09:18 mem=2101.6M) ***
[03/14 14:17:29   4157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.7
[03/14 14:17:29   4157s] OPERPROF: Finished RefinePlace at level 1, CPU:11.610, REAL:11.578, MEM:2101.6M
[03/14 14:17:29   4157s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2101.6M
[03/14 14:17:29   4157s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.055, MEM:2101.6M
[03/14 14:17:29   4158s] Finished re-routing un-routed nets (0:00:00.3 2101.6M)
[03/14 14:17:29   4158s] 
[03/14 14:17:31   4160s] OPERPROF: Starting DPlace-Init at level 1, MEM:2101.6M
[03/14 14:17:31   4160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2101.6M
[03/14 14:17:31   4160s] OPERPROF:     Starting CMU at level 3, MEM:2101.6M
[03/14 14:17:31   4160s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2101.6M
[03/14 14:17:31   4160s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.095, MEM:2101.6M
[03/14 14:17:31   4160s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.138, MEM:2101.6M
[03/14 14:17:32   4160s] 
[03/14 14:17:32   4160s] Density : 0.5857
[03/14 14:17:32   4160s] Max route overflow : 0.0000
[03/14 14:17:32   4160s] 
[03/14 14:17:32   4160s] 
[03/14 14:17:32   4160s] *** Finish Physical Update (cpu=0:00:14.8 real=0:00:15.0 mem=2101.6M) ***
[03/14 14:17:32   4160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.5
[03/14 14:17:32   4160s] ** GigaOpt Optimizer WNS Slack -0.624 TNS Slack -589.635 Density 58.57
[03/14 14:17:32   4160s] Skipped Place ECO bump recovery (WNS opt)
[03/14 14:17:32   4160s] Optimizer WNS Pass 4
[03/14 14:17:32   4160s] OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.004|   0.000|
|reg2reg   |-0.624|-589.635|
|HEPG      |-0.624|-589.635|
|All Paths |-0.624|-589.635|
+----------+------+--------+

[03/14 14:17:32   4160s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2101.6M
[03/14 14:17:32   4160s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2101.6M
[03/14 14:17:32   4161s] Active Path Group: reg2reg  
[03/14 14:17:32   4161s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:17:32   4161s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:17:32   4161s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:17:32   4161s] |  -0.624|   -0.624|-589.635| -589.635|    58.57%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:17:32   4161s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:17:32   4161s] |  -0.612|   -0.612|-588.736| -588.736|    58.57%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:17:32   4161s] |        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/14 14:17:32   4161s] |  -0.597|   -0.597|-588.010| -588.010|    58.57%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:17:32   4161s] |        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/14 14:17:33   4161s] |  -0.580|   -0.580|-587.496| -587.496|    58.57%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:17:33   4161s] |        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
[03/14 14:17:33   4161s] |  -0.571|   -0.571|-587.239| -587.239|    58.57%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:17:33   4161s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:17:33   4161s] |  -0.563|   -0.563|-586.480| -586.480|    58.57%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:17:33   4161s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:17:38   4166s] |  -0.556|   -0.556|-583.709| -583.709|    58.57%|   0:00:05.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:17:38   4166s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:17:40   4169s] |  -0.551|   -0.551|-582.803| -582.803|    58.57%|   0:00:02.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:17:40   4169s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:17:52   4180s] |  -0.542|   -0.542|-580.279| -580.279|    58.57%|   0:00:12.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:17:52   4180s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:17:59   4188s] |  -0.537|   -0.537|-579.864| -579.864|    58.57%|   0:00:07.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:17:59   4188s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:12   4200s] |  -0.533|   -0.533|-578.867| -578.867|    58.57%|   0:00:13.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:12   4200s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:12   4201s] |  -0.533|   -0.533|-578.729| -578.729|    58.57%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:12   4201s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:13   4201s] |  -0.530|   -0.530|-578.089| -578.089|    58.58%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:13   4201s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:13   4202s] |  -0.529|   -0.529|-577.974| -577.974|    58.58%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:13   4202s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:14   4202s] |  -0.527|   -0.527|-577.701| -577.701|    58.60%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:14   4202s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:14   4203s] |  -0.527|   -0.527|-576.550| -576.550|    58.60%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:14   4203s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:15   4203s] |  -0.526|   -0.526|-576.054| -576.054|    58.62%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:15   4203s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:15   4203s] |  -0.526|   -0.526|-576.049| -576.049|    58.62%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:15   4203s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:15   4203s] |  -0.521|   -0.521|-575.823| -575.823|    58.63%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:15   4203s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:17   4206s] |  -0.521|   -0.521|-575.349| -575.349|    58.63%|   0:00:02.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:17   4206s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:18   4206s] |  -0.521|   -0.521|-575.339| -575.339|    58.63%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:18   4206s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:18   4207s] |  -0.515|   -0.515|-573.062| -573.062|    58.65%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:18   4207s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:19   4207s] |  -0.514|   -0.514|-573.044| -573.044|    58.65%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:18:19   4207s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:21   4209s] |  -0.512|   -0.512|-571.995| -571.995|    58.68%|   0:00:02.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:21   4209s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:23   4212s] |  -0.512|   -0.512|-571.726| -571.726|    58.69%|   0:00:02.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:23   4212s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:24   4212s] |  -0.509|   -0.509|-570.954| -570.954|    58.72%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:24   4212s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:25   4213s] |  -0.509|   -0.509|-570.791| -570.791|    58.72%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:25   4213s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:38   4226s] |  -0.510|   -0.510|-569.987| -569.987|    58.75%|   0:00:13.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:38   4226s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:38   4226s] |  -0.508|   -0.508|-569.989| -569.989|    58.75%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:38   4226s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:39   4227s] |  -0.508|   -0.508|-569.757| -569.757|    58.76%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:39   4227s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:39   4227s] |  -0.506|   -0.506|-568.941| -568.941|    58.77%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:39   4227s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:39   4228s] |  -0.506|   -0.506|-568.734| -568.734|    58.78%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:18:39   4228s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:40   4229s] |  -0.502|   -0.502|-568.084| -568.084|    58.79%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:18:40   4229s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 14:18:42   4230s] |  -0.498|   -0.498|-566.536| -566.536|    58.79%|   0:00:02.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:18:42   4230s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:46   4234s] |  -0.498|   -0.498|-565.842| -565.842|    58.79%|   0:00:04.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:18:46   4234s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:54   4243s] |  -0.497|   -0.497|-564.929| -564.929|    58.85%|   0:00:08.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:18:54   4243s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:18:55   4244s] |  -0.497|   -0.497|-562.067| -562.067|    58.86%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:18:55   4244s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:19:01   4250s] |  -0.495|   -0.495|-560.779| -560.779|    58.88%|   0:00:06.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:19:01   4250s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:19:03   4251s] |  -0.495|   -0.495|-560.460| -560.460|    58.88%|   0:00:02.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:19:03   4251s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:19:08   4256s] |  -0.494|   -0.494|-559.913| -559.913|    58.91%|   0:00:05.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:19:08   4256s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:19:09   4258s] |  -0.493|   -0.493|-559.501| -559.501|    58.91%|   0:00:01.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:19:09   4258s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:19:11   4260s] |  -0.491|   -0.491|-558.753| -558.753|    58.96%|   0:00:02.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:19:11   4260s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:19:13   4262s] |  -0.491|   -0.491|-557.929| -557.929|    58.96%|   0:00:02.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:19:13   4262s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:19:25   4273s] |  -0.490|   -0.490|-556.676| -556.676|    59.01%|   0:00:12.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:19:25   4273s] |        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
[03/14 14:19:28   4277s] |  -0.490|   -0.490|-556.361| -556.361|    59.00%|   0:00:03.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:19:28   4277s] |        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
[03/14 14:19:43   4292s] |  -0.489|   -0.489|-555.508| -555.508|    59.07%|   0:00:15.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:19:43   4292s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:19:45   4293s] |  -0.489|   -0.489|-555.257| -555.257|    59.07%|   0:00:02.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:19:45   4293s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:19:46   4294s] |  -0.488|   -0.488|-554.517| -554.517|    59.11%|   0:00:01.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:19:46   4294s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:19:47   4295s] |  -0.488|   -0.488|-554.262| -554.262|    59.11%|   0:00:01.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:19:47   4295s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:19:57   4305s] |  -0.487|   -0.487|-554.223| -554.223|    59.16%|   0:00:10.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:19:57   4305s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:19:58   4306s] |  -0.487|   -0.487|-553.859| -553.859|    59.15%|   0:00:01.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:19:58   4306s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:20:09   4317s] |  -0.486|   -0.486|-552.888| -552.888|    59.18%|   0:00:11.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:20:09   4317s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:20:20   4328s] |  -0.485|   -0.485|-552.510| -552.510|    59.21%|   0:00:11.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:20:20   4328s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:20:23   4331s] |  -0.485|   -0.485|-551.055| -551.055|    59.23%|   0:00:03.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:20:23   4331s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:20:30   4339s] |  -0.487|   -0.487|-550.715| -550.715|    59.34%|   0:00:07.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:20:30   4339s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:20:31   4340s] |  -0.485|   -0.485|-550.535| -550.535|    59.35%|   0:00:01.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:20:31   4340s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:20:32   4340s] |  -0.485|   -0.485|-550.510| -550.510|    59.36%|   0:00:01.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:20:32   4340s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:20:32   4341s] |  -0.485|   -0.485|-550.450| -550.450|    59.36%|   0:00:00.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:20:32   4341s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:20:36   4345s] Starting generalSmallTnsOpt
[03/14 14:20:36   4345s] Ending generalSmallTnsOpt End
[03/14 14:20:36   4345s] Analyzing useful skew in preCTS mode ...
[03/14 14:20:37   4345s] skewClock did not found any end points to delay or to advance
[03/14 14:20:37   4345s]  ** Useful skew failure reasons **
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] skewClock did not found any end points to delay or to advance
[03/14 14:20:37   4345s]  ** Useful skew failure reasons **
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] skewClock did not found any end points to delay or to advance
[03/14 14:20:37   4345s]  ** Useful skew failure reasons **
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:20:37   4345s] skewClock did not found any end points to delay or to advance
[03/14 14:20:37   4345s] Finish useful skew analysis
[03/14 14:20:38   4347s] |  -0.485|   -0.485|-550.697| -550.697|    59.54%|   0:00:06.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:20:38   4347s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/14 14:20:38   4347s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:20:38   4347s] 
[03/14 14:20:38   4347s] *** Finish Core Optimize Step (cpu=0:03:06 real=0:03:06 mem=2096.6M) ***
[03/14 14:20:38   4347s] Active Path Group: default 
[03/14 14:20:38   4347s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:20:38   4347s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:20:38   4347s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:20:38   4347s] |   0.004|   -0.485|   0.000| -550.697|    59.54%|   0:00:00.0| 2096.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/14 14:20:38   4347s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/E                             |
[03/14 14:20:39   4347s] |   0.013|   -0.485|   0.000| -550.697|    59.54%|   0:00:01.0| 2096.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:20:39   4347s] |        |         |        |         |          |            |        |          |         | q0_reg_0_/D                                        |
[03/14 14:20:39   4348s] |   0.018|   -0.485|   0.000| -550.230|    59.55%|   0:00:00.0| 2115.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_10_/D        |
[03/14 14:20:39   4348s] |   0.018|   -0.485|   0.000| -550.230|    59.55%|   0:00:00.0| 2115.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_10_/D        |
[03/14 14:20:39   4348s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:20:39   4348s] 
[03/14 14:20:39   4348s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2115.7M) ***
[03/14 14:20:39   4348s] 
[03/14 14:20:39   4348s] *** Finished Optimize Step Cumulative (cpu=0:03:07 real=0:03:07 mem=2115.7M) ***
[03/14 14:20:39   4348s] OptDebug: End of Optimizer WNS Pass 4:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.018|   0.000|
|reg2reg   |-0.485|-550.230|
|HEPG      |-0.485|-550.230|
|All Paths |-0.485|-550.230|
+----------+------+--------+

[03/14 14:20:39   4348s] ** GigaOpt Optimizer WNS Slack -0.485 TNS Slack -550.230 Density 59.55
[03/14 14:20:39   4348s] Placement Snapshot: Density distribution:
[03/14 14:20:39   4348s] [1.00 -  +++]: 129 (20.64%)
[03/14 14:20:39   4348s] [0.95 - 1.00]: 4 (0.64%)
[03/14 14:20:39   4348s] [0.90 - 0.95]: 6 (0.96%)
[03/14 14:20:39   4348s] [0.85 - 0.90]: 2 (0.32%)
[03/14 14:20:39   4348s] [0.80 - 0.85]: 7 (1.12%)
[03/14 14:20:39   4348s] [0.75 - 0.80]: 4 (0.64%)
[03/14 14:20:39   4348s] [0.70 - 0.75]: 7 (1.12%)
[03/14 14:20:39   4348s] [0.65 - 0.70]: 6 (0.96%)
[03/14 14:20:39   4348s] [0.60 - 0.65]: 9 (1.44%)
[03/14 14:20:39   4348s] [0.55 - 0.60]: 11 (1.76%)
[03/14 14:20:39   4348s] [0.50 - 0.55]: 4 (0.64%)
[03/14 14:20:39   4348s] [0.45 - 0.50]: 3 (0.48%)
[03/14 14:20:39   4348s] [0.40 - 0.45]: 8 (1.28%)
[03/14 14:20:39   4348s] [0.35 - 0.40]: 19 (3.04%)
[03/14 14:20:39   4348s] [0.30 - 0.35]: 66 (10.56%)
[03/14 14:20:39   4348s] [0.25 - 0.30]: 137 (21.92%)
[03/14 14:20:39   4348s] [0.20 - 0.25]: 84 (13.44%)
[03/14 14:20:39   4348s] [0.15 - 0.20]: 71 (11.36%)
[03/14 14:20:39   4348s] [0.10 - 0.15]: 30 (4.80%)
[03/14 14:20:39   4348s] [0.05 - 0.10]: 13 (2.08%)
[03/14 14:20:39   4348s] [0.00 - 0.05]: 5 (0.80%)
[03/14 14:20:39   4348s] Begin: Area Reclaim Optimization
[03/14 14:20:39   4348s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:12:28.2/1:12:49.0 (1.0), mem = 2115.7M
[03/14 14:20:40   4348s] (I,S,L,T): WC_VIEW: 77.7087, 20.5652, 1.05602, 99.3299
[03/14 14:20:40   4349s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2115.7M
[03/14 14:20:40   4349s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2115.7M
[03/14 14:20:41   4349s] Reclaim Optimization WNS Slack -0.485  TNS Slack -550.230 Density 59.55
[03/14 14:20:41   4349s] +----------+---------+--------+--------+------------+--------+
[03/14 14:20:41   4349s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 14:20:41   4349s] +----------+---------+--------+--------+------------+--------+
[03/14 14:20:41   4349s] |    59.55%|        -|  -0.485|-550.230|   0:00:00.0| 2115.7M|
[03/14 14:20:41   4349s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 14:20:44   4353s] |    59.34%|      215|  -0.485|-550.276|   0:00:03.0| 2115.7M|
[03/14 14:20:51   4360s] |    58.96%|      917|  -0.485|-549.048|   0:00:07.0| 2115.7M|
[03/14 14:20:52   4360s] |    58.96%|        4|  -0.485|-549.050|   0:00:01.0| 2115.7M|
[03/14 14:20:52   4361s] |    58.96%|        0|  -0.485|-549.050|   0:00:00.0| 2115.7M|
[03/14 14:20:52   4361s] +----------+---------+--------+--------+------------+--------+
[03/14 14:20:52   4361s] Reclaim Optimization End WNS Slack -0.485  TNS Slack -549.050 Density 58.96
[03/14 14:20:52   4361s] 
[03/14 14:20:52   4361s] ** Summary: Restruct = 0 Buffer Deletion = 191 Declone = 36 Resize = 663 **
[03/14 14:20:52   4361s] --------------------------------------------------------------
[03/14 14:20:52   4361s] |                                   | Total     | Sequential |
[03/14 14:20:52   4361s] --------------------------------------------------------------
[03/14 14:20:52   4361s] | Num insts resized                 |     659  |       0    |
[03/14 14:20:52   4361s] | Num insts undone                  |     258  |       0    |
[03/14 14:20:52   4361s] | Num insts Downsized               |     659  |       0    |
[03/14 14:20:52   4361s] | Num insts Samesized               |       0  |       0    |
[03/14 14:20:52   4361s] | Num insts Upsized                 |       0  |       0    |
[03/14 14:20:52   4361s] | Num multiple commits+uncommits    |       4  |       -    |
[03/14 14:20:52   4361s] --------------------------------------------------------------
[03/14 14:20:52   4361s] **** Begin NDR-Layer Usage Statistics ****
[03/14 14:20:52   4361s] Layer 7 has 383 constrained nets 
[03/14 14:20:52   4361s] **** End NDR-Layer Usage Statistics ****
[03/14 14:20:52   4361s] End: Core Area Reclaim Optimization (cpu = 0:00:13.0) (real = 0:00:13.0) **
[03/14 14:20:52   4361s] (I,S,L,T): WC_VIEW: 77.3405, 20.3971, 1.03781, 98.7753
[03/14 14:20:52   4361s] *** AreaOpt [finish] : cpu/real = 0:00:13.2/0:00:13.2 (1.0), totSession cpu/real = 1:12:41.4/1:13:02.2 (1.0), mem = 2115.7M
[03/14 14:20:52   4361s] 
[03/14 14:20:52   4361s] =============================================================================================
[03/14 14:20:52   4361s]  Step TAT Report for AreaOpt #6
[03/14 14:20:52   4361s] =============================================================================================
[03/14 14:20:52   4361s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 14:20:52   4361s] ---------------------------------------------------------------------------------------------
[03/14 14:20:52   4361s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 14:20:52   4361s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:20:52   4361s] [ OptSingleIteration     ]      4   0:00:00.3  (   2.4 % )     0:00:11.1 /  0:00:11.1    1.0
[03/14 14:20:52   4361s] [ OptGetWeight           ]    168   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[03/14 14:20:52   4361s] [ OptEval                ]    168   0:00:07.3  (  55.4 % )     0:00:07.3 /  0:00:07.3    1.0
[03/14 14:20:52   4361s] [ OptCommit              ]    168   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 14:20:52   4361s] [ IncrTimingUpdate       ]     86   0:00:01.5  (  11.0 % )     0:00:01.5 /  0:00:01.5    1.0
[03/14 14:20:52   4361s] [ PostCommitDelayUpdate  ]    197   0:00:00.4  (   3.2 % )     0:00:01.7 /  0:00:01.7    1.0
[03/14 14:20:52   4361s] [ IncrDelayCalc          ]    271   0:00:01.3  (   9.9 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 14:20:52   4361s] [ MISC                   ]          0:00:01.9  (  14.1 % )     0:00:01.9 /  0:00:01.9    1.0
[03/14 14:20:52   4361s] ---------------------------------------------------------------------------------------------
[03/14 14:20:52   4361s]  AreaOpt #6 TOTAL                   0:00:13.2  ( 100.0 % )     0:00:13.2 /  0:00:13.2    1.0
[03/14 14:20:52   4361s] ---------------------------------------------------------------------------------------------
[03/14 14:20:52   4361s] 
[03/14 14:20:52   4361s] End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=2026.72M, totSessionCpu=1:12:41).
[03/14 14:20:52   4361s] Placement Snapshot: Density distribution:
[03/14 14:20:52   4361s] [1.00 -  +++]: 129 (20.64%)
[03/14 14:20:52   4361s] [0.95 - 1.00]: 4 (0.64%)
[03/14 14:20:52   4361s] [0.90 - 0.95]: 6 (0.96%)
[03/14 14:20:52   4361s] [0.85 - 0.90]: 2 (0.32%)
[03/14 14:20:52   4361s] [0.80 - 0.85]: 7 (1.12%)
[03/14 14:20:52   4361s] [0.75 - 0.80]: 4 (0.64%)
[03/14 14:20:52   4361s] [0.70 - 0.75]: 7 (1.12%)
[03/14 14:20:52   4361s] [0.65 - 0.70]: 7 (1.12%)
[03/14 14:20:52   4361s] [0.60 - 0.65]: 8 (1.28%)
[03/14 14:20:52   4361s] [0.55 - 0.60]: 11 (1.76%)
[03/14 14:20:52   4361s] [0.50 - 0.55]: 4 (0.64%)
[03/14 14:20:52   4361s] [0.45 - 0.50]: 4 (0.64%)
[03/14 14:20:52   4361s] [0.40 - 0.45]: 9 (1.44%)
[03/14 14:20:52   4361s] [0.35 - 0.40]: 18 (2.88%)
[03/14 14:20:52   4361s] [0.30 - 0.35]: 73 (11.68%)
[03/14 14:20:52   4361s] [0.25 - 0.30]: 137 (21.92%)
[03/14 14:20:52   4361s] [0.20 - 0.25]: 104 (16.64%)
[03/14 14:20:52   4361s] [0.15 - 0.20]: 56 (8.96%)
[03/14 14:20:52   4361s] [0.10 - 0.15]: 25 (4.00%)
[03/14 14:20:52   4361s] [0.05 - 0.10]: 6 (0.96%)
[03/14 14:20:52   4361s] [0.00 - 0.05]: 4 (0.64%)
[03/14 14:20:52   4361s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.6
[03/14 14:20:53   4361s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.073, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF:       Starting CMU at level 4, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.096, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.136, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.137, MEM:2026.7M
[03/14 14:20:53   4361s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.8
[03/14 14:20:53   4361s] OPERPROF: Starting RefinePlace at level 1, MEM:2026.7M
[03/14 14:20:53   4361s] *** Starting refinePlace (1:12:42 mem=2026.7M) ***
[03/14 14:20:53   4361s] Total net bbox length = 3.482e+05 (1.703e+05 1.779e+05) (ext = 7.937e+03)
[03/14 14:20:53   4361s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:20:53   4361s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:20:53   4361s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:2026.7M
[03/14 14:20:53   4361s] default core: bins with density > 0.750 = 53.12 % ( 332 / 625 )
[03/14 14:20:53   4361s] Density distribution unevenness ratio = 24.488%
[03/14 14:20:53   4361s] RPlace IncrNP: Rollback Lev = -3
[03/14 14:20:53   4361s] RPlace: Density =1.062222, incremental np is triggered.
[03/14 14:20:53   4361s] OPERPROF:     Starting spMPad at level 3, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF:       Starting spContextMPad at level 4, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2026.7M
[03/14 14:20:53   4361s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.005, MEM:2026.7M
[03/14 14:20:53   4362s] nrCritNet: 1.99% ( 506 / 25471 ) cutoffSlk: -499.4ps stdDelay: 14.5ps
[03/14 14:20:53   4362s] OPERPROF:     Starting npMain at level 3, MEM:2026.7M
[03/14 14:20:53   4362s] incrNP th 1.000, 0.100
[03/14 14:20:53   4362s] limitMaxMove 0, priorityInstMaxMove -1
[03/14 14:20:53   4362s] SP #FI/SF FL/PI 0/21418 0/0
[03/14 14:20:53   4362s] OPERPROF:       Starting npPlace at level 4, MEM:2037.0M
[03/14 14:20:53   4362s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 14:20:53   4362s] No instances found in the vector
[03/14 14:20:53   4362s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2096.0M, DRC: 0)
[03/14 14:20:53   4362s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:20:55   4363s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 14:20:55   4363s] No instances found in the vector
[03/14 14:20:55   4363s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2099.5M, DRC: 0)
[03/14 14:20:55   4363s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:20:56   4364s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 14:20:56   4364s] No instances found in the vector
[03/14 14:20:56   4364s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2099.5M, DRC: 0)
[03/14 14:20:56   4364s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:20:56   4365s] OPERPROF:       Finished npPlace at level 4, CPU:3.160, REAL:3.143, MEM:2099.5M
[03/14 14:20:57   4365s] OPERPROF:     Finished npMain at level 3, CPU:3.570, REAL:3.538, MEM:2099.5M
[03/14 14:20:57   4365s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2099.5M
[03/14 14:20:57   4365s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.014, MEM:2099.5M
[03/14 14:20:57   4365s] default core: bins with density > 0.750 = 53.76 % ( 336 / 625 )
[03/14 14:20:57   4365s] Density distribution unevenness ratio = 24.071%
[03/14 14:20:57   4365s] RPlace postIncrNP: Density = 1.062222 -> 0.957778.
[03/14 14:20:57   4365s] RPlace postIncrNP Info: Density distribution changes:
[03/14 14:20:57   4365s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/14 14:20:57   4365s] [1.05 - 1.10] :	 1 (0.16%) -> 0 (0.00%)
[03/14 14:20:57   4365s] [1.00 - 1.05] :	 3 (0.48%) -> 0 (0.00%)
[03/14 14:20:57   4365s] [0.95 - 1.00] :	 3 (0.48%) -> 1 (0.16%)
[03/14 14:20:57   4365s] [0.90 - 0.95] :	 25 (4.00%) -> 19 (3.04%)
[03/14 14:20:57   4365s] [0.85 - 0.90] :	 56 (8.96%) -> 51 (8.16%)
[03/14 14:20:57   4365s] [0.80 - 0.85] :	 104 (16.64%) -> 119 (19.04%)
[03/14 14:20:57   4365s] [CPU] RefinePlace/IncrNP (cpu=0:00:03.8, real=0:00:04.0, mem=2099.5MB) @(1:12:42 - 1:12:46).
[03/14 14:20:57   4365s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:3.770, REAL:3.747, MEM:2099.5M
[03/14 14:20:57   4365s] Move report: incrNP moves 2804 insts, mean move: 7.32 um, max move: 46.40 um
[03/14 14:20:57   4365s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC501_q_temp_424): (342.20, 348.40) --> (345.40, 305.20)
[03/14 14:20:57   4365s] Move report: Timing Driven Placement moves 2804 insts, mean move: 7.32 um, max move: 46.40 um
[03/14 14:20:57   4365s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC501_q_temp_424): (342.20, 348.40) --> (345.40, 305.20)
[03/14 14:20:57   4365s] 	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 2099.5MB
[03/14 14:20:57   4365s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2099.5M
[03/14 14:20:57   4365s] Starting refinePlace ...
[03/14 14:20:57   4365s] ** Cut row section cpu time 0:00:00.0.
[03/14 14:20:57   4365s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 14:20:57   4366s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2099.5MB) @(1:12:46 - 1:12:46).
[03/14 14:20:57   4366s] Move report: preRPlace moves 3164 insts, mean move: 0.69 um, max move: 5.60 um
[03/14 14:20:57   4366s] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/U42): (353.20, 438.40) --> (357.00, 436.60)
[03/14 14:20:57   4366s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
[03/14 14:20:57   4366s] Move report: Detail placement moves 3164 insts, mean move: 0.69 um, max move: 5.60 um
[03/14 14:20:57   4366s] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/U42): (353.20, 438.40) --> (357.00, 436.60)
[03/14 14:20:57   4366s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2099.5MB
[03/14 14:20:57   4366s] Statistics of distance of Instance movement in refine placement:
[03/14 14:20:57   4366s]   maximum (X+Y) =        46.40 um
[03/14 14:20:57   4366s]   inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC501_q_temp_424) with max move: (342.2, 348.4) -> (345.4, 305.2)
[03/14 14:20:57   4366s]   mean    (X+Y) =         4.38 um
[03/14 14:20:57   4366s] Total instances flipped for legalization: 4
[03/14 14:20:57   4366s] Summary Report:
[03/14 14:20:57   4366s] Instances move: 5096 (out of 24253 movable)
[03/14 14:20:57   4366s] Instances flipped: 4
[03/14 14:20:57   4366s] Mean displacement: 4.38 um
[03/14 14:20:57   4366s] Max displacement: 46.40 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC501_q_temp_424) (342.2, 348.4) -> (345.4, 305.2)
[03/14 14:20:57   4366s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/14 14:20:57   4366s] Total instances moved : 5096
[03/14 14:20:57   4366s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.550, REAL:0.556, MEM:2099.5M
[03/14 14:20:57   4366s] Total net bbox length = 3.510e+05 (1.723e+05 1.788e+05) (ext = 7.937e+03)
[03/14 14:20:57   4366s] Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 2099.5MB
[03/14 14:20:57   4366s] [CPU] RefinePlace/total (cpu=0:00:04.4, real=0:00:04.0, mem=2099.5MB) @(1:12:42 - 1:12:46).
[03/14 14:20:57   4366s] *** Finished refinePlace (1:12:46 mem=2099.5M) ***
[03/14 14:20:57   4366s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.8
[03/14 14:20:57   4366s] OPERPROF: Finished RefinePlace at level 1, CPU:4.440, REAL:4.394, MEM:2099.5M
[03/14 14:20:57   4366s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2099.5M
[03/14 14:20:57   4366s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.067, MEM:2099.5M
[03/14 14:20:57   4366s] Finished re-routing un-routed nets (0:00:00.1 2099.5M)
[03/14 14:20:57   4366s] 
[03/14 14:20:58   4366s] OPERPROF: Starting DPlace-Init at level 1, MEM:2099.5M
[03/14 14:20:58   4366s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2099.5M
[03/14 14:20:58   4366s] OPERPROF:     Starting CMU at level 3, MEM:2099.5M
[03/14 14:20:58   4366s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2099.5M
[03/14 14:20:58   4366s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.091, MEM:2099.5M
[03/14 14:20:58   4366s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.133, MEM:2099.5M
[03/14 14:20:58   4367s] 
[03/14 14:20:58   4367s] Density : 0.5896
[03/14 14:20:58   4367s] Max route overflow : 0.0000
[03/14 14:20:58   4367s] 
[03/14 14:20:58   4367s] 
[03/14 14:20:58   4367s] *** Finish Physical Update (cpu=0:00:05.7 real=0:00:06.0 mem=2099.5M) ***
[03/14 14:20:58   4367s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.6
[03/14 14:20:58   4367s] ** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -552.217 Density 58.96
[03/14 14:20:58   4367s] Skipped Place ECO bump recovery (WNS opt)
[03/14 14:20:58   4367s] Optimizer WNS Pass 5
[03/14 14:20:58   4367s] OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.000|   0.000|
|reg2reg   |-0.494|-552.217|
|HEPG      |-0.494|-552.217|
|All Paths |-0.494|-552.217|
+----------+------+--------+

[03/14 14:20:58   4367s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2099.5M
[03/14 14:20:58   4367s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2099.5M
[03/14 14:20:59   4367s] Active Path Group: reg2reg  
[03/14 14:20:59   4367s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:20:59   4367s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:20:59   4367s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:20:59   4367s] |  -0.494|   -0.494|-552.217| -552.217|    58.96%|   0:00:00.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:20:59   4367s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:21:15   4384s] |  -0.497|   -0.497|-551.897| -551.897|    58.96%|   0:00:16.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:21:15   4384s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:21:15   4384s] |  -0.496|   -0.496|-551.975| -551.975|    58.96%|   0:00:00.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:21:15   4384s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:21:15   4384s] |  -0.494|   -0.494|-551.681| -551.681|    58.97%|   0:00:00.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:21:15   4384s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:21:48   4416s] |  -0.495|   -0.495|-551.211| -551.211|    59.00%|   0:00:33.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:21:48   4416s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:22:06   4435s] |  -0.493|   -0.493|-551.086| -551.086|    59.02%|   0:00:18.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:22:06   4435s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:22:13   4442s] |  -0.494|   -0.494|-550.248| -550.248|    59.02%|   0:00:07.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:22:13   4442s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:22:14   4442s] |  -0.488|   -0.488|-550.008| -550.008|    59.02%|   0:00:01.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:22:14   4442s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:22:38   4467s] |  -0.484|   -0.484|-549.583| -549.583|    59.02%|   0:00:24.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:22:38   4467s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:23:53   4541s] |  -0.484|   -0.484|-548.717| -548.717|    59.01%|   0:01:15.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:23:53   4541s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:24:17   4566s] |  -0.484|   -0.484|-548.400| -548.400|    59.01%|   0:00:24.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:24:17   4566s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:24:21   4570s] |  -0.484|   -0.484|-547.672| -547.672|    59.08%|   0:00:04.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:24:21   4570s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:24:30   4579s] |  -0.484|   -0.484|-546.654| -546.654|    59.13%|   0:00:09.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:24:30   4579s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:24:31   4580s] |  -0.480|   -0.480|-546.381| -546.381|    59.14%|   0:00:01.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:24:31   4580s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:26:01   4670s] |  -0.478|   -0.478|-545.678| -545.678|    59.12%|   0:01:30.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:26:01   4670s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:27:04   4733s] |  -0.478|   -0.478|-545.295| -545.295|    59.12%|   0:01:03.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:27:04   4733s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:27:19   4748s] |  -0.477|   -0.477|-544.419| -544.419|    59.12%|   0:00:15.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:27:19   4748s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:27:32   4761s] |  -0.476|   -0.476|-543.278| -543.278|    59.19%|   0:00:13.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:27:32   4761s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:28:16   4805s] |  -0.476|   -0.476|-542.279| -542.279|    59.18%|   0:00:44.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:28:16   4805s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:28:17   4806s] |  -0.476|   -0.476|-542.247| -542.247|    59.18%|   0:00:01.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:28:17   4806s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:28:20   4809s] |  -0.475|   -0.475|-541.612| -541.612|    59.20%|   0:00:03.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:28:20   4809s] |        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
[03/14 14:28:40   4829s] |  -0.474|   -0.474|-541.028| -541.028|    59.19%|   0:00:20.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:28:40   4829s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:28:48   4837s] |  -0.473|   -0.473|-540.286| -540.286|    59.19%|   0:00:08.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:28:48   4837s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:28:50   4839s] |  -0.472|   -0.472|-540.149| -540.149|    59.19%|   0:00:02.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:28:50   4839s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:28:54   4843s] |  -0.472|   -0.472|-539.793| -539.793|    59.19%|   0:00:04.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:28:54   4843s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:28:56   4845s] |  -0.473|   -0.473|-538.568| -538.568|    59.30%|   0:00:02.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:28:56   4845s] |        |         |        |         |          |            |        |          |         | q13_reg_6_/D                                       |
[03/14 14:29:04   4853s] |  -0.472|   -0.472|-537.943| -537.943|    59.32%|   0:00:08.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:29:04   4853s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:29:08   4857s] |  -0.472|   -0.472|-537.751| -537.751|    59.36%|   0:00:04.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:29:08   4857s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:29:09   4858s] |  -0.472|   -0.472|-537.724| -537.724|    59.40%|   0:00:01.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:29:09   4858s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:29:09   4858s] |  -0.472|   -0.472|-537.536| -537.536|    59.41%|   0:00:00.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:29:09   4858s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:29:12   4861s] Starting generalSmallTnsOpt
[03/14 14:29:12   4861s] Ending generalSmallTnsOpt End
[03/14 14:29:13   4862s] Analyzing useful skew in preCTS mode ...
[03/14 14:29:13   4862s] skewClock did not found any end points to delay or to advance
[03/14 14:29:13   4862s]  ** Useful skew failure reasons **
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] skewClock did not found any end points to delay or to advance
[03/14 14:29:13   4862s]  ** Useful skew failure reasons **
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] skewClock did not found any end points to delay or to advance
[03/14 14:29:13   4862s]  ** Useful skew failure reasons **
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:29:13   4862s] skewClock did not found any end points to delay or to advance
[03/14 14:29:13   4862s] Finish useful skew analysis
[03/14 14:29:13   4862s] |  -0.472|   -0.472|-538.212| -538.212|    59.47%|   0:00:04.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:29:13   4862s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:29:14   4863s] |  -0.472|   -0.472|-538.278| -538.278|    59.48%|   0:00:01.0| 2095.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:29:14   4863s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:29:14   4863s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:29:14   4863s] 
[03/14 14:29:14   4863s] *** Finish Core Optimize Step (cpu=0:08:15 real=0:08:15 mem=2095.5M) ***
[03/14 14:29:14   4863s] Active Path Group: default 
[03/14 14:29:14   4863s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:29:14   4863s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:29:14   4863s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:29:14   4863s] |   0.000|   -0.472|   0.000| -538.278|    59.48%|   0:00:00.0| 2095.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/14 14:29:14   4863s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_10_/D                           |
[03/14 14:29:14   4863s] |   0.007|   -0.472|   0.000| -538.278|    59.48%|   0:00:00.0| 2095.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/14 14:29:14   4863s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/E                             |
[03/14 14:29:14   4863s] |   0.015|   -0.472|   0.000| -538.278|    59.48%|   0:00:00.0| 2114.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/14 14:29:14   4863s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/D                             |
[03/14 14:29:14   4863s] |   0.015|   -0.472|   0.000| -538.278|    59.48%|   0:00:00.0| 2114.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/14 14:29:14   4863s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/D                             |
[03/14 14:29:14   4863s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:29:14   4863s] 
[03/14 14:29:14   4863s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2114.6M) ***
[03/14 14:29:14   4863s] 
[03/14 14:29:14   4863s] *** Finished Optimize Step Cumulative (cpu=0:08:16 real=0:08:15 mem=2114.6M) ***
[03/14 14:29:14   4863s] OptDebug: End of Optimizer WNS Pass 5:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.015|   0.000|
|reg2reg   |-0.472|-538.278|
|HEPG      |-0.472|-538.278|
|All Paths |-0.472|-538.278|
+----------+------+--------+

[03/14 14:29:14   4863s] ** GigaOpt Optimizer WNS Slack -0.472 TNS Slack -538.278 Density 59.48
[03/14 14:29:14   4863s] Placement Snapshot: Density distribution:
[03/14 14:29:14   4863s] [1.00 -  +++]: 126 (20.16%)
[03/14 14:29:14   4863s] [0.95 - 1.00]: 4 (0.64%)
[03/14 14:29:14   4863s] [0.90 - 0.95]: 7 (1.12%)
[03/14 14:29:14   4863s] [0.85 - 0.90]: 1 (0.16%)
[03/14 14:29:14   4863s] [0.80 - 0.85]: 7 (1.12%)
[03/14 14:29:14   4863s] [0.75 - 0.80]: 4 (0.64%)
[03/14 14:29:14   4863s] [0.70 - 0.75]: 8 (1.28%)
[03/14 14:29:14   4863s] [0.65 - 0.70]: 7 (1.12%)
[03/14 14:29:14   4863s] [0.60 - 0.65]: 8 (1.28%)
[03/14 14:29:14   4863s] [0.55 - 0.60]: 10 (1.60%)
[03/14 14:29:14   4863s] [0.50 - 0.55]: 4 (0.64%)
[03/14 14:29:14   4863s] [0.45 - 0.50]: 3 (0.48%)
[03/14 14:29:14   4863s] [0.40 - 0.45]: 8 (1.28%)
[03/14 14:29:14   4863s] [0.35 - 0.40]: 19 (3.04%)
[03/14 14:29:14   4863s] [0.30 - 0.35]: 73 (11.68%)
[03/14 14:29:14   4863s] [0.25 - 0.30]: 142 (22.72%)
[03/14 14:29:14   4863s] [0.20 - 0.25]: 95 (15.20%)
[03/14 14:29:14   4863s] [0.15 - 0.20]: 60 (9.60%)
[03/14 14:29:14   4863s] [0.10 - 0.15]: 34 (5.44%)
[03/14 14:29:14   4863s] [0.05 - 0.10]: 3 (0.48%)
[03/14 14:29:14   4863s] [0.00 - 0.05]: 2 (0.32%)
[03/14 14:29:14   4863s] Begin: Area Reclaim Optimization
[03/14 14:29:14   4863s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:21:03.7/1:21:24.0 (1.0), mem = 2114.6M
[03/14 14:29:15   4864s] (I,S,L,T): WC_VIEW: 77.7377, 20.8755, 1.04985, 99.6631
[03/14 14:29:15   4864s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2114.6M
[03/14 14:29:15   4864s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2114.6M
[03/14 14:29:16   4865s] Reclaim Optimization WNS Slack -0.472  TNS Slack -538.278 Density 59.48
[03/14 14:29:16   4865s] +----------+---------+--------+--------+------------+--------+
[03/14 14:29:16   4865s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 14:29:16   4865s] +----------+---------+--------+--------+------------+--------+
[03/14 14:29:16   4865s] |    59.48%|        -|  -0.472|-538.278|   0:00:00.0| 2114.6M|
[03/14 14:29:16   4865s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 14:29:19   4868s] |    59.38%|       99|  -0.472|-536.786|   0:00:03.0| 2114.6M|
[03/14 14:29:25   4874s] |    59.17%|      634|  -0.474|-536.733|   0:00:06.0| 2114.6M|
[03/14 14:29:26   4875s] |    59.17%|        0|  -0.474|-536.733|   0:00:01.0| 2114.6M|
[03/14 14:29:26   4875s] +----------+---------+--------+--------+------------+--------+
[03/14 14:29:26   4875s] Reclaim Optimization End WNS Slack -0.474  TNS Slack -536.733 Density 59.17
[03/14 14:29:26   4875s] 
[03/14 14:29:26   4875s] ** Summary: Restruct = 0 Buffer Deletion = 95 Declone = 14 Resize = 396 **
[03/14 14:29:26   4875s] --------------------------------------------------------------
[03/14 14:29:26   4875s] |                                   | Total     | Sequential |
[03/14 14:29:26   4875s] --------------------------------------------------------------
[03/14 14:29:26   4875s] | Num insts resized                 |     396  |       0    |
[03/14 14:29:26   4875s] | Num insts undone                  |     238  |       0    |
[03/14 14:29:26   4875s] | Num insts Downsized               |     396  |       0    |
[03/14 14:29:26   4875s] | Num insts Samesized               |       0  |       0    |
[03/14 14:29:26   4875s] | Num insts Upsized                 |       0  |       0    |
[03/14 14:29:26   4875s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 14:29:26   4875s] --------------------------------------------------------------
[03/14 14:29:26   4875s] **** Begin NDR-Layer Usage Statistics ****
[03/14 14:29:26   4875s] Layer 7 has 395 constrained nets 
[03/14 14:29:26   4875s] **** End NDR-Layer Usage Statistics ****
[03/14 14:29:26   4875s] End: Core Area Reclaim Optimization (cpu = 0:00:11.5) (real = 0:00:12.0) **
[03/14 14:29:26   4875s] (I,S,L,T): WC_VIEW: 77.5446, 20.7666, 1.04047, 99.3516
[03/14 14:29:26   4875s] *** AreaOpt [finish] : cpu/real = 0:00:11.6/0:00:11.5 (1.0), totSession cpu/real = 1:21:15.3/1:21:35.6 (1.0), mem = 2114.6M
[03/14 14:29:26   4875s] 
[03/14 14:29:26   4875s] =============================================================================================
[03/14 14:29:26   4875s]  Step TAT Report for AreaOpt #7
[03/14 14:29:26   4875s] =============================================================================================
[03/14 14:29:26   4875s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 14:29:26   4875s] ---------------------------------------------------------------------------------------------
[03/14 14:29:26   4875s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 14:29:26   4875s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:29:26   4875s] [ OptSingleIteration     ]      3   0:00:00.3  (   2.3 % )     0:00:09.6 /  0:00:09.7    1.0
[03/14 14:29:26   4875s] [ OptGetWeight           ]    128   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[03/14 14:29:26   4875s] [ OptEval                ]    128   0:00:06.6  (  56.8 % )     0:00:06.6 /  0:00:06.6    1.0
[03/14 14:29:26   4875s] [ OptCommit              ]    128   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 14:29:26   4875s] [ IncrTimingUpdate       ]     76   0:00:01.2  (  10.4 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 14:29:26   4875s] [ PostCommitDelayUpdate  ]    157   0:00:00.3  (   2.8 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 14:29:26   4875s] [ IncrDelayCalc          ]    242   0:00:01.0  (   8.5 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 14:29:26   4875s] [ MISC                   ]          0:00:01.8  (  15.4 % )     0:00:01.8 /  0:00:01.8    1.0
[03/14 14:29:26   4875s] ---------------------------------------------------------------------------------------------
[03/14 14:29:26   4875s]  AreaOpt #7 TOTAL                   0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:11.6    1.0
[03/14 14:29:26   4875s] ---------------------------------------------------------------------------------------------
[03/14 14:29:26   4875s] 
[03/14 14:29:26   4875s] End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=2054.57M, totSessionCpu=1:21:15).
[03/14 14:29:26   4875s] Placement Snapshot: Density distribution:
[03/14 14:29:26   4875s] [1.00 -  +++]: 126 (20.16%)
[03/14 14:29:26   4875s] [0.95 - 1.00]: 4 (0.64%)
[03/14 14:29:26   4875s] [0.90 - 0.95]: 7 (1.12%)
[03/14 14:29:26   4875s] [0.85 - 0.90]: 1 (0.16%)
[03/14 14:29:26   4875s] [0.80 - 0.85]: 8 (1.28%)
[03/14 14:29:26   4875s] [0.75 - 0.80]: 3 (0.48%)
[03/14 14:29:26   4875s] [0.70 - 0.75]: 8 (1.28%)
[03/14 14:29:26   4875s] [0.65 - 0.70]: 7 (1.12%)
[03/14 14:29:26   4875s] [0.60 - 0.65]: 9 (1.44%)
[03/14 14:29:26   4875s] [0.55 - 0.60]: 9 (1.44%)
[03/14 14:29:26   4875s] [0.50 - 0.55]: 4 (0.64%)
[03/14 14:29:26   4875s] [0.45 - 0.50]: 4 (0.64%)
[03/14 14:29:26   4875s] [0.40 - 0.45]: 8 (1.28%)
[03/14 14:29:26   4875s] [0.35 - 0.40]: 19 (3.04%)
[03/14 14:29:26   4875s] [0.30 - 0.35]: 72 (11.52%)
[03/14 14:29:26   4875s] [0.25 - 0.30]: 145 (23.20%)
[03/14 14:29:26   4875s] [0.20 - 0.25]: 104 (16.64%)
[03/14 14:29:26   4875s] [0.15 - 0.20]: 59 (9.44%)
[03/14 14:29:26   4875s] [0.10 - 0.15]: 25 (4.00%)
[03/14 14:29:26   4875s] [0.05 - 0.10]: 1 (0.16%)
[03/14 14:29:26   4875s] [0.00 - 0.05]: 2 (0.32%)
[03/14 14:29:26   4875s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.7
[03/14 14:29:26   4875s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.076, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF:       Starting CMU at level 4, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.098, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.138, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.139, MEM:2054.6M
[03/14 14:29:26   4875s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.9
[03/14 14:29:26   4875s] OPERPROF: Starting RefinePlace at level 1, MEM:2054.6M
[03/14 14:29:26   4875s] *** Starting refinePlace (1:21:16 mem=2054.6M) ***
[03/14 14:29:26   4875s] Total net bbox length = 3.524e+05 (1.729e+05 1.795e+05) (ext = 7.937e+03)
[03/14 14:29:26   4875s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:29:26   4875s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:29:26   4875s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.014, MEM:2054.6M
[03/14 14:29:26   4875s] default core: bins with density > 0.750 = 53.44 % ( 334 / 625 )
[03/14 14:29:26   4875s] Density distribution unevenness ratio = 24.084%
[03/14 14:29:26   4875s] RPlace IncrNP: Rollback Lev = -3
[03/14 14:29:26   4875s] RPlace: Density =1.101111, incremental np is triggered.
[03/14 14:29:26   4875s] OPERPROF:     Starting spMPad at level 3, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF:       Starting spContextMPad at level 4, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2054.6M
[03/14 14:29:26   4875s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.005, MEM:2054.6M
[03/14 14:29:26   4875s] nrCritNet: 1.98% ( 509 / 25664 ) cutoffSlk: -487.7ps stdDelay: 14.5ps
[03/14 14:29:26   4875s] OPERPROF:     Starting npMain at level 3, MEM:2054.6M
[03/14 14:29:26   4875s] incrNP th 1.000, 0.100
[03/14 14:29:27   4876s] limitMaxMove 0, priorityInstMaxMove -1
[03/14 14:29:27   4876s] SP #FI/SF FL/PI 0/23876 0/0
[03/14 14:29:27   4876s] OPERPROF:       Starting npPlace at level 4, MEM:2064.9M
[03/14 14:29:27   4876s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 14:29:27   4876s] No instances found in the vector
[03/14 14:29:27   4876s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2131.9M, DRC: 0)
[03/14 14:29:27   4876s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:29:27   4876s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 14:29:27   4876s] No instances found in the vector
[03/14 14:29:27   4876s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2133.3M, DRC: 0)
[03/14 14:29:27   4876s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:29:28   4877s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 14:29:28   4877s] No instances found in the vector
[03/14 14:29:28   4877s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2134.3M, DRC: 0)
[03/14 14:29:28   4877s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:29:28   4877s] OPERPROF:       Finished npPlace at level 4, CPU:1.530, REAL:1.506, MEM:2134.3M
[03/14 14:29:28   4877s] OPERPROF:     Finished npMain at level 3, CPU:1.900, REAL:1.892, MEM:2134.3M
[03/14 14:29:28   4877s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2134.3M
[03/14 14:29:28   4877s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:2134.3M
[03/14 14:29:28   4877s] default core: bins with density > 0.750 = 53.60 % ( 335 / 625 )
[03/14 14:29:28   4877s] Density distribution unevenness ratio = 24.084%
[03/14 14:29:28   4877s] RPlace postIncrNP: Density = 1.101111 -> 0.970000.
[03/14 14:29:28   4877s] RPlace postIncrNP Info: Density distribution changes:
[03/14 14:29:28   4877s] [1.10+      ] :	 1 (0.16%) -> 0 (0.00%)
[03/14 14:29:28   4877s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/14 14:29:28   4877s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/14 14:29:28   4877s] [0.95 - 1.00] :	 2 (0.32%) -> 1 (0.16%)
[03/14 14:29:28   4877s] [0.90 - 0.95] :	 21 (3.36%) -> 23 (3.68%)
[03/14 14:29:28   4877s] [0.85 - 0.90] :	 65 (10.40%) -> 65 (10.40%)
[03/14 14:29:28   4877s] [0.80 - 0.85] :	 99 (15.84%) -> 103 (16.48%)
[03/14 14:29:28   4877s] [CPU] RefinePlace/IncrNP (cpu=0:00:02.1, real=0:00:02.0, mem=2134.3MB) @(1:21:16 - 1:21:18).
[03/14 14:29:28   4877s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:2.120, REAL:2.104, MEM:2134.3M
[03/14 14:29:28   4877s] Move report: incrNP moves 557 insts, mean move: 3.31 um, max move: 22.40 um
[03/14 14:29:28   4877s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPC1448_q_temp_399): (291.20, 316.00) --> (277.80, 325.00)
[03/14 14:29:28   4877s] Move report: Timing Driven Placement moves 557 insts, mean move: 3.31 um, max move: 22.40 um
[03/14 14:29:28   4877s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPC1448_q_temp_399): (291.20, 316.00) --> (277.80, 325.00)
[03/14 14:29:28   4877s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2134.3MB
[03/14 14:29:28   4877s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2134.3M
[03/14 14:29:28   4877s] Starting refinePlace ...
[03/14 14:29:28   4877s] ** Cut row section cpu time 0:00:00.0.
[03/14 14:29:28   4877s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 14:29:29   4878s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2134.3MB) @(1:21:18 - 1:21:18).
[03/14 14:29:29   4878s] Move report: preRPlace moves 2946 insts, mean move: 0.68 um, max move: 5.20 um
[03/14 14:29:29   4878s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U780): (246.20, 366.40) --> (241.00, 366.40)
[03/14 14:29:29   4878s] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/14 14:29:29   4878s] Move report: Detail placement moves 2946 insts, mean move: 0.68 um, max move: 5.20 um
[03/14 14:29:29   4878s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U780): (246.20, 366.40) --> (241.00, 366.40)
[03/14 14:29:29   4878s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2134.3MB
[03/14 14:29:29   4878s] Statistics of distance of Instance movement in refine placement:
[03/14 14:29:29   4878s]   maximum (X+Y) =        22.40 um
[03/14 14:29:29   4878s]   inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPC1448_q_temp_399) with max move: (291.2, 316) -> (277.8, 325)
[03/14 14:29:29   4878s]   mean    (X+Y) =         1.15 um
[03/14 14:29:29   4878s] Summary Report:
[03/14 14:29:29   4878s] Instances move: 3290 (out of 24454 movable)
[03/14 14:29:29   4878s] Instances flipped: 0
[03/14 14:29:29   4878s] Mean displacement: 1.15 um
[03/14 14:29:29   4878s] Max displacement: 22.40 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPC1448_q_temp_399) (291.2, 316) -> (277.8, 325)
[03/14 14:29:29   4878s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[03/14 14:29:29   4878s] Total instances moved : 3290
[03/14 14:29:29   4878s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.550, REAL:0.543, MEM:2134.3M
[03/14 14:29:29   4878s] Total net bbox length = 3.537e+05 (1.736e+05 1.800e+05) (ext = 7.937e+03)
[03/14 14:29:29   4878s] Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2134.3MB
[03/14 14:29:29   4878s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=2134.3MB) @(1:21:16 - 1:21:18).
[03/14 14:29:29   4878s] *** Finished refinePlace (1:21:18 mem=2134.3M) ***
[03/14 14:29:29   4878s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.9
[03/14 14:29:29   4878s] OPERPROF: Finished RefinePlace at level 1, CPU:2.750, REAL:2.737, MEM:2134.3M
[03/14 14:29:29   4878s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2134.3M
[03/14 14:29:29   4878s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.066, MEM:2134.3M
[03/14 14:29:29   4878s] Finished re-routing un-routed nets (0:00:00.0 2134.3M)
[03/14 14:29:29   4878s] 
[03/14 14:29:29   4878s] OPERPROF: Starting DPlace-Init at level 1, MEM:2134.3M
[03/14 14:29:29   4878s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2134.3M
[03/14 14:29:29   4878s] OPERPROF:     Starting CMU at level 3, MEM:2134.3M
[03/14 14:29:29   4878s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2134.3M
[03/14 14:29:29   4878s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.086, MEM:2134.3M
[03/14 14:29:29   4878s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.126, MEM:2134.3M
[03/14 14:29:29   4879s] 
[03/14 14:29:29   4879s] Density : 0.5917
[03/14 14:29:29   4879s] Max route overflow : 0.0000
[03/14 14:29:29   4879s] 
[03/14 14:29:30   4879s] 
[03/14 14:29:30   4879s] *** Finish Physical Update (cpu=0:00:03.7 real=0:00:04.0 mem=2134.3M) ***
[03/14 14:29:30   4879s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.7
[03/14 14:29:30   4879s] ** GigaOpt Optimizer WNS Slack -0.474 TNS Slack -536.884 Density 59.17
[03/14 14:29:30   4879s] Skipped Place ECO bump recovery (WNS opt)
[03/14 14:29:30   4879s] Optimizer WNS Pass 6
[03/14 14:29:30   4879s] OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.005|   0.000|
|reg2reg   |-0.474|-536.884|
|HEPG      |-0.474|-536.884|
|All Paths |-0.474|-536.884|
+----------+------+--------+

[03/14 14:29:30   4879s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2134.3M
[03/14 14:29:30   4879s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2134.3M
[03/14 14:29:30   4879s] Active Path Group: reg2reg  
[03/14 14:29:30   4879s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:29:30   4879s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:29:30   4879s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:29:30   4879s] |  -0.474|   -0.474|-536.884| -536.884|    59.17%|   0:00:00.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:29:30   4879s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:32:28   5058s] |  -0.471|   -0.471|-535.739| -535.739|    59.16%|   0:02:58.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:32:28   5058s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:32:31   5060s] |  -0.471|   -0.471|-535.724| -535.724|    59.16%|   0:00:03.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:32:31   5060s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:32:40   5070s] |  -0.469|   -0.469|-535.118| -535.118|    59.21%|   0:00:09.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:32:40   5070s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:34:15   5165s] |  -0.469|   -0.469|-534.800| -534.800|    59.20%|   0:01:35.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:34:15   5165s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:34:21   5170s] |  -0.469|   -0.469|-534.559| -534.559|    59.26%|   0:00:06.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:34:21   5170s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:34:28   5178s] |  -0.469|   -0.469|-534.336| -534.336|    59.28%|   0:00:07.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:34:28   5178s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:36:05   5274s] |  -0.470|   -0.470|-533.355| -533.355|    59.36%|   0:01:37.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:36:05   5274s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:36:23   5293s] |  -0.470|   -0.470|-532.780| -532.780|    59.41%|   0:00:18.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:36:23   5293s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 14:36:24   5293s] |  -0.469|   -0.469|-533.616| -533.616|    59.42%|   0:00:01.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:36:24   5293s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 14:36:24   5293s] Starting generalSmallTnsOpt
[03/14 14:36:26   5295s] |  -0.469|   -0.469|-533.080| -533.080|    59.42%|   0:00:02.0| 2134.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/14 14:36:26   5295s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_58_/Q                           |
[03/14 14:36:27   5296s] Ending generalSmallTnsOpt End
[03/14 14:36:27   5297s] Analyzing useful skew in preCTS mode ...
[03/14 14:36:27   5297s] skewClock did not found any end points to delay or to advance
[03/14 14:36:27   5297s]  ** Useful skew failure reasons **
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] skewClock did not found any end points to delay or to advance
[03/14 14:36:27   5297s]  ** Useful skew failure reasons **
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] skewClock did not found any end points to delay or to advance
[03/14 14:36:27   5297s]  ** Useful skew failure reasons **
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/14 14:36:27   5297s] skewClock did not found any end points to delay or to advance
[03/14 14:36:27   5297s] Finish useful skew analysis
[03/14 14:37:06   5335s] |  -0.470|   -0.470|-532.899| -532.899|    59.52%|   0:00:40.0| 2122.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:37:06   5335s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:37:10   5339s] |  -0.470|   -0.470|-532.803| -532.803|    59.53%|   0:00:04.0| 2122.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:37:10   5339s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:37:10   5340s] |  -0.471|   -0.471|-532.798| -532.798|    59.53%|   0:00:00.0| 2122.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:37:10   5340s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:37:10   5340s] |  -0.471|   -0.471|-532.798| -532.798|    59.53%|   0:00:00.0| 2122.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:37:10   5340s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:37:10   5340s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:37:10   5340s] 
[03/14 14:37:10   5340s] *** Finish Core Optimize Step (cpu=0:07:41 real=0:07:40 mem=2122.3M) ***
[03/14 14:37:10   5340s] Active Path Group: default 
[03/14 14:37:11   5340s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:37:11   5340s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:37:11   5340s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:37:11   5340s] |   0.005|   -0.471|   0.000| -532.798|    59.53%|   0:00:01.0| 2122.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_21_/D        |
[03/14 14:37:11   5340s] |   0.014|   -0.471|   0.000| -532.798|    59.54%|   0:00:00.0| 2122.3M|   WC_VIEW|  default| core_instance/kmem_instance/memory10_reg_24_/E     |
[03/14 14:37:11   5341s] |   0.018|   -0.471|   0.000| -531.591|    59.54%|   0:00:00.0| 2141.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_10_/D        |
[03/14 14:37:11   5341s] |   0.018|   -0.471|   0.000| -531.591|    59.54%|   0:00:00.0| 2141.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_10_/D        |
[03/14 14:37:11   5341s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:37:11   5341s] 
[03/14 14:37:11   5341s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2141.4M) ***
[03/14 14:37:11   5341s] 
[03/14 14:37:11   5341s] *** Finished Optimize Step Cumulative (cpu=0:07:42 real=0:07:41 mem=2141.4M) ***
[03/14 14:37:11   5341s] OptDebug: End of Optimizer WNS Pass 6:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.018|   0.000|
|reg2reg   |-0.471|-531.591|
|HEPG      |-0.471|-531.591|
|All Paths |-0.471|-531.591|
+----------+------+--------+

[03/14 14:37:11   5341s] ** GigaOpt Optimizer WNS Slack -0.471 TNS Slack -531.591 Density 59.54
[03/14 14:37:11   5341s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.8
[03/14 14:37:11   5341s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.076, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF:       Starting CMU at level 4, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.003, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.110, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.159, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.159, MEM:2141.4M
[03/14 14:37:12   5341s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.10
[03/14 14:37:12   5341s] OPERPROF: Starting RefinePlace at level 1, MEM:2141.4M
[03/14 14:37:12   5341s] *** Starting refinePlace (1:29:02 mem=2141.4M) ***
[03/14 14:37:12   5341s] Total net bbox length = 3.546e+05 (1.740e+05 1.805e+05) (ext = 7.937e+03)
[03/14 14:37:12   5341s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:37:12   5341s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:37:12   5341s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:2141.4M
[03/14 14:37:12   5341s] default core: bins with density > 0.750 = 54.08 % ( 338 / 625 )
[03/14 14:37:12   5341s] Density distribution unevenness ratio = 24.078%
[03/14 14:37:12   5341s] RPlace IncrNP: Rollback Lev = -3
[03/14 14:37:12   5341s] RPlace: Density =1.017778, incremental np is triggered.
[03/14 14:37:12   5341s] OPERPROF:     Starting spMPad at level 3, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF:       Starting spContextMPad at level 4, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2141.4M
[03/14 14:37:12   5341s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.005, MEM:2141.4M
[03/14 14:37:12   5341s] nrCritNet: 1.99% ( 515 / 25852 ) cutoffSlk: -483.3ps stdDelay: 14.5ps
[03/14 14:37:12   5341s] OPERPROF:     Starting npMain at level 3, MEM:2141.4M
[03/14 14:37:12   5341s] incrNP th 1.000, 0.100
[03/14 14:37:12   5342s] limitMaxMove 0, priorityInstMaxMove -1
[03/14 14:37:12   5342s] SP #FI/SF FL/PI 0/21611 0/0
[03/14 14:37:12   5342s] OPERPROF:       Starting npPlace at level 4, MEM:2141.4M
[03/14 14:37:12   5342s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 14:37:12   5342s] No instances found in the vector
[03/14 14:37:12   5342s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2159.4M, DRC: 0)
[03/14 14:37:12   5342s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:37:13   5342s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 14:37:13   5342s] No instances found in the vector
[03/14 14:37:13   5342s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2163.0M, DRC: 0)
[03/14 14:37:13   5342s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:37:14   5343s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 14:37:14   5343s] No instances found in the vector
[03/14 14:37:14   5343s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2163.0M, DRC: 0)
[03/14 14:37:14   5343s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:37:14   5344s] OPERPROF:       Finished npPlace at level 4, CPU:2.170, REAL:2.161, MEM:2164.0M
[03/14 14:37:14   5344s] OPERPROF:     Finished npMain at level 3, CPU:2.540, REAL:2.548, MEM:2164.0M
[03/14 14:37:14   5344s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2164.0M
[03/14 14:37:15   5344s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:2164.0M
[03/14 14:37:15   5344s] default core: bins with density > 0.750 = 54.24 % ( 339 / 625 )
[03/14 14:37:15   5344s] Density distribution unevenness ratio = 24.078%
[03/14 14:37:15   5344s] RPlace postIncrNP: Density = 1.017778 -> 0.972222.
[03/14 14:37:15   5344s] RPlace postIncrNP Info: Density distribution changes:
[03/14 14:37:15   5344s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/14 14:37:15   5344s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/14 14:37:15   5344s] [1.00 - 1.05] :	 2 (0.32%) -> 0 (0.00%)
[03/14 14:37:15   5344s] [0.95 - 1.00] :	 3 (0.48%) -> 3 (0.48%)
[03/14 14:37:15   5344s] [0.90 - 0.95] :	 42 (6.72%) -> 39 (6.24%)
[03/14 14:37:15   5344s] [0.85 - 0.90] :	 51 (8.16%) -> 64 (10.24%)
[03/14 14:37:15   5344s] [0.80 - 0.85] :	 100 (16.00%) -> 98 (15.68%)
[03/14 14:37:15   5344s] [CPU] RefinePlace/IncrNP (cpu=0:00:02.8, real=0:00:03.0, mem=2164.0MB) @(1:29:02 - 1:29:04).
[03/14 14:37:15   5344s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:2.760, REAL:2.762, MEM:2164.0M
[03/14 14:37:15   5344s] Move report: incrNP moves 2992 insts, mean move: 3.50 um, max move: 32.20 um
[03/14 14:37:15   5344s] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_6425_0): (186.20, 292.60) --> (181.00, 265.60)
[03/14 14:37:15   5344s] Move report: Timing Driven Placement moves 2992 insts, mean move: 3.50 um, max move: 32.20 um
[03/14 14:37:15   5344s] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_6425_0): (186.20, 292.60) --> (181.00, 265.60)
[03/14 14:37:15   5344s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2164.0MB
[03/14 14:37:15   5344s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2164.0M
[03/14 14:37:15   5344s] Starting refinePlace ...
[03/14 14:37:15   5344s] ** Cut row section cpu time 0:00:00.0.
[03/14 14:37:15   5344s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 14:37:15   5344s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2164.0MB) @(1:29:04 - 1:29:05).
[03/14 14:37:15   5344s] Move report: preRPlace moves 2876 insts, mean move: 0.59 um, max move: 4.40 um
[03/14 14:37:15   5344s] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_6652_0): (255.40, 258.40) --> (254.60, 254.80)
[03/14 14:37:15   5344s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: ND3D1
[03/14 14:37:15   5344s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 14:37:15   5344s] Placement tweakage begins.
[03/14 14:37:15   5345s] wire length = 4.464e+05
[03/14 14:37:17   5346s] wire length = 4.300e+05
[03/14 14:37:17   5346s] Placement tweakage ends.
[03/14 14:37:17   5346s] Move report: tweak moves 3613 insts, mean move: 1.99 um, max move: 8.80 um
[03/14 14:37:17   5346s] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC608_q_temp_176): (208.20, 281.80) --> (217.00, 281.80)
[03/14 14:37:17   5346s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:02.0, mem=2164.0MB) @(1:29:05 - 1:29:07).
[03/14 14:37:17   5346s] 
[03/14 14:37:17   5346s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 14:37:18   5347s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:37:18   5347s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2164.0MB) @(1:29:07 - 1:29:07).
[03/14 14:37:18   5347s] Move report: Detail placement moves 5535 insts, mean move: 1.49 um, max move: 8.80 um
[03/14 14:37:18   5347s] 	Max move on inst (core_instance/mac_array_instance/FE_OCPC1535_q_temp_213): (232.80, 240.40) --> (239.80, 238.60)
[03/14 14:37:18   5347s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2164.0MB
[03/14 14:37:18   5347s] Statistics of distance of Instance movement in refine placement:
[03/14 14:37:18   5347s]   maximum (X+Y) =        32.80 um
[03/14 14:37:18   5347s]   inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_6395_0) with max move: (131.4, 211.6) -> (127.4, 240.4)
[03/14 14:37:18   5347s]   mean    (X+Y) =         2.56 um
[03/14 14:37:18   5347s] Total instances flipped for legalization: 4935
[03/14 14:37:18   5347s] Summary Report:
[03/14 14:37:18   5347s] Instances move: 6815 (out of 24651 movable)
[03/14 14:37:18   5347s] Instances flipped: 4935
[03/14 14:37:18   5347s] Mean displacement: 2.56 um
[03/14 14:37:18   5347s] Max displacement: 32.80 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_6395_0) (131.4, 211.6) -> (127.4, 240.4)
[03/14 14:37:18   5347s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/14 14:37:18   5347s] Total instances moved : 6815
[03/14 14:37:18   5347s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.020, REAL:3.028, MEM:2164.0M
[03/14 14:37:18   5347s] Total net bbox length = 3.399e+05 (1.593e+05 1.806e+05) (ext = 7.935e+03)
[03/14 14:37:18   5347s] Runtime: CPU: 0:00:05.9 REAL: 0:00:06.0 MEM: 2164.0MB
[03/14 14:37:18   5347s] [CPU] RefinePlace/total (cpu=0:00:05.9, real=0:00:06.0, mem=2164.0MB) @(1:29:02 - 1:29:07).
[03/14 14:37:18   5347s] *** Finished refinePlace (1:29:07 mem=2164.0M) ***
[03/14 14:37:18   5347s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.10
[03/14 14:37:18   5347s] OPERPROF: Finished RefinePlace at level 1, CPU:5.880, REAL:5.878, MEM:2164.0M
[03/14 14:37:18   5347s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2164.0M
[03/14 14:37:18   5347s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.066, MEM:2164.0M
[03/14 14:37:18   5347s] Finished re-routing un-routed nets (0:00:00.0 2164.0M)
[03/14 14:37:18   5347s] 
[03/14 14:37:18   5347s] OPERPROF: Starting DPlace-Init at level 1, MEM:2164.0M
[03/14 14:37:18   5348s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2164.0M
[03/14 14:37:18   5348s] OPERPROF:     Starting CMU at level 3, MEM:2164.0M
[03/14 14:37:18   5348s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2164.0M
[03/14 14:37:18   5348s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.098, MEM:2164.0M
[03/14 14:37:18   5348s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.138, MEM:2164.0M
[03/14 14:37:18   5348s] 
[03/14 14:37:18   5348s] Density : 0.5954
[03/14 14:37:18   5348s] Max route overflow : 0.0000
[03/14 14:37:18   5348s] 
[03/14 14:37:18   5348s] 
[03/14 14:37:18   5348s] *** Finish Physical Update (cpu=0:00:07.1 real=0:00:07.0 mem=2164.0M) ***
[03/14 14:37:18   5348s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.8
[03/14 14:37:19   5348s] ** GigaOpt Optimizer WNS Slack -0.493 TNS Slack -538.275 Density 59.54
[03/14 14:37:19   5348s] Recovering Place ECO bump
[03/14 14:37:19   5348s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2164.0M
[03/14 14:37:19   5348s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2164.0M
[03/14 14:37:19   5348s] Active Path Group: reg2reg  
[03/14 14:37:19   5348s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:37:19   5348s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:37:19   5348s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:37:19   5348s] |  -0.493|   -0.493|-538.275| -538.275|    59.54%|   0:00:00.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:37:19   5348s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:37:19   5349s] |  -0.480|   -0.480|-536.523| -536.523|    59.55%|   0:00:00.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:37:19   5349s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:37:22   5351s] |  -0.480|   -0.480|-534.746| -534.746|    59.55%|   0:00:03.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:37:22   5351s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:37:22   5351s] |  -0.477|   -0.477|-534.357| -534.357|    59.55%|   0:00:00.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:37:22   5351s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:37:23   5352s] |  -0.477|   -0.477|-533.986| -533.986|    59.55%|   0:00:01.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:37:23   5352s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:37:23   5352s] |  -0.477|   -0.477|-533.936| -533.936|    59.55%|   0:00:00.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:37:23   5352s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:37:23   5352s] |  -0.477|   -0.477|-533.936| -533.936|    59.55%|   0:00:00.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:37:23   5352s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:37:23   5352s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:37:23   5352s] 
[03/14 14:37:23   5352s] *** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=2164.0M) ***
[03/14 14:37:23   5352s] 
[03/14 14:37:23   5352s] *** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:04.0 mem=2164.0M) ***
[03/14 14:37:23   5352s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2164.0M
[03/14 14:37:23   5352s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.070, MEM:2164.0M
[03/14 14:37:23   5352s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2164.0M
[03/14 14:37:23   5352s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2164.0M
[03/14 14:37:23   5352s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2164.0M
[03/14 14:37:23   5352s] OPERPROF:       Starting CMU at level 4, MEM:2164.0M
[03/14 14:37:23   5352s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2164.0M
[03/14 14:37:23   5352s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.096, MEM:2164.0M
[03/14 14:37:23   5352s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.134, MEM:2164.0M
[03/14 14:37:23   5352s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.135, MEM:2164.0M
[03/14 14:37:23   5352s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.11
[03/14 14:37:23   5352s] OPERPROF: Starting RefinePlace at level 1, MEM:2164.0M
[03/14 14:37:23   5352s] *** Starting refinePlace (1:29:13 mem=2164.0M) ***
[03/14 14:37:23   5352s] Total net bbox length = 3.399e+05 (1.593e+05 1.806e+05) (ext = 7.935e+03)
[03/14 14:37:23   5353s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:37:23   5353s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2164.0M
[03/14 14:37:23   5353s] Starting refinePlace ...
[03/14 14:37:23   5353s] 
[03/14 14:37:23   5353s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 14:37:24   5353s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:37:24   5353s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2164.0MB) @(1:29:13 - 1:29:13).
[03/14 14:37:24   5353s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:37:24   5353s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2164.0MB
[03/14 14:37:24   5353s] Statistics of distance of Instance movement in refine placement:
[03/14 14:37:24   5353s]   maximum (X+Y) =         0.00 um
[03/14 14:37:24   5353s]   mean    (X+Y) =         0.00 um
[03/14 14:37:24   5353s] Summary Report:
[03/14 14:37:24   5353s] Instances move: 0 (out of 24653 movable)
[03/14 14:37:24   5353s] Instances flipped: 0
[03/14 14:37:24   5353s] Mean displacement: 0.00 um
[03/14 14:37:24   5353s] Max displacement: 0.00 um 
[03/14 14:37:24   5353s] Total instances moved : 0
[03/14 14:37:24   5353s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.410, REAL:0.407, MEM:2164.0M
[03/14 14:37:24   5353s] Total net bbox length = 3.399e+05 (1.593e+05 1.806e+05) (ext = 7.935e+03)
[03/14 14:37:24   5353s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2164.0MB
[03/14 14:37:24   5353s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2164.0MB) @(1:29:13 - 1:29:13).
[03/14 14:37:24   5353s] *** Finished refinePlace (1:29:13 mem=2164.0M) ***
[03/14 14:37:24   5353s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.11
[03/14 14:37:24   5353s] OPERPROF: Finished RefinePlace at level 1, CPU:0.480, REAL:0.481, MEM:2164.0M
[03/14 14:37:24   5353s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2164.0M
[03/14 14:37:24   5353s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.067, MEM:2164.0M
[03/14 14:37:24   5353s] Finished re-routing un-routed nets (0:00:00.0 2164.0M)
[03/14 14:37:24   5353s] 
[03/14 14:37:24   5353s] OPERPROF: Starting DPlace-Init at level 1, MEM:2164.0M
[03/14 14:37:24   5353s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2164.0M
[03/14 14:37:24   5353s] OPERPROF:     Starting CMU at level 3, MEM:2164.0M
[03/14 14:37:24   5353s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2164.0M
[03/14 14:37:24   5353s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.098, MEM:2164.0M
[03/14 14:37:24   5353s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.138, MEM:2164.0M
[03/14 14:37:24   5354s] 
[03/14 14:37:24   5354s] Density : 0.5955
[03/14 14:37:24   5354s] Max route overflow : 0.0000
[03/14 14:37:24   5354s] 
[03/14 14:37:24   5354s] 
[03/14 14:37:24   5354s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2164.0M) ***
[03/14 14:37:24   5354s] ** GigaOpt Optimizer WNS Slack -0.477 TNS Slack -533.936 Density 59.55
[03/14 14:37:24   5354s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.018|   0.000|
|reg2reg   |-0.477|-533.936|
|HEPG      |-0.477|-533.936|
|All Paths |-0.477|-533.936|
+----------+------+--------+

[03/14 14:37:24   5354s] **** Begin NDR-Layer Usage Statistics ****
[03/14 14:37:24   5354s] Layer 7 has 397 constrained nets 
[03/14 14:37:24   5354s] **** End NDR-Layer Usage Statistics ****
[03/14 14:37:24   5354s] 
[03/14 14:37:24   5354s] *** Finish pre-CTS Setup Fixing (cpu=1:15:47 real=1:15:42 mem=2164.0M) ***
[03/14 14:37:24   5354s] 
[03/14 14:37:24   5354s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.12465.2
[03/14 14:37:24   5354s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2128.9M
[03/14 14:37:24   5354s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.068, MEM:2128.9M
[03/14 14:37:24   5354s] TotalInstCnt at PhyDesignMc Destruction: 24,653
[03/14 14:37:25   5354s] (I,S,L,T): WC_VIEW: 77.8151, 21.0685, 1.04884, 99.9325
[03/14 14:37:25   5354s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.7
[03/14 14:37:25   5354s] *** SetupOpt [finish] : cpu/real = 1:15:57.4/1:15:53.3 (1.0), totSession cpu/real = 1:29:14.7/1:29:34.5 (1.0), mem = 2128.9M
[03/14 14:37:25   5354s] 
[03/14 14:37:25   5354s] =============================================================================================
[03/14 14:37:25   5354s]  Step TAT Report for WnsOpt #1
[03/14 14:37:25   5354s] =============================================================================================
[03/14 14:37:25   5354s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 14:37:25   5354s] ---------------------------------------------------------------------------------------------
[03/14 14:37:25   5354s] [ SkewClock              ]     23   0:00:05.1  (   0.1 % )     0:00:05.1 /  0:00:05.1    1.0
[03/14 14:37:25   5354s] [ AreaOpt                ]      5   0:00:09.1  (   0.2 % )     0:00:57.9 /  0:00:58.0    1.0
[03/14 14:37:25   5354s] [ RefinePlace            ]      8   0:00:38.2  (   0.8 % )     0:00:40.8 /  0:00:41.0    1.0
[03/14 14:37:25   5354s] [ SlackTraversorInit     ]     14   0:00:02.9  (   0.1 % )     0:00:02.9 /  0:00:02.9    1.0
[03/14 14:37:25   5354s] [ LibAnalyzerInit        ]      1   0:00:01.3  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 14:37:25   5354s] [ PowerInterfaceInit     ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.4
[03/14 14:37:25   5354s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.0
[03/14 14:37:25   5354s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 14:37:25   5354s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:37:25   5354s] [ TransformInit          ]      1   0:00:08.3  (   0.2 % )     0:00:08.3 /  0:00:08.3    1.0
[03/14 14:37:25   5354s] [ SmallTnsOpt            ]     23   0:00:00.0  (   0.0 % )     0:00:05.0 /  0:00:05.0    1.0
[03/14 14:37:25   5354s] [ OptSingleIteration     ]    889   0:00:05.1  (   0.1 % )     1:14:32.2 /  1:14:36.1    1.0
[03/14 14:37:25   5354s] [ OptGetWeight           ]   1610   0:00:10.4  (   0.2 % )     0:00:10.4 /  0:00:10.5    1.0
[03/14 14:37:25   5354s] [ OptEval                ]   1610   1:11:59.6  (  94.9 % )     1:11:59.6 /  1:12:03.0    1.0
[03/14 14:37:25   5354s] [ OptCommit              ]   1610   0:00:09.3  (   0.2 % )     0:00:09.3 /  0:00:09.1    1.0
[03/14 14:37:25   5354s] [ IncrTimingUpdate       ]   1111   0:00:32.0  (   0.7 % )     0:00:32.0 /  0:00:31.8    1.0
[03/14 14:37:25   5354s] [ PostCommitDelayUpdate  ]   1743   0:00:10.0  (   0.2 % )     0:00:39.7 /  0:00:40.1    1.0
[03/14 14:37:25   5354s] [ IncrDelayCalc          ]   5074   0:00:29.7  (   0.7 % )     0:00:29.7 /  0:00:29.9    1.0
[03/14 14:37:25   5354s] [ SetupOptGetWorkingSet  ]   2237   0:00:28.7  (   0.6 % )     0:00:28.7 /  0:00:28.5    1.0
[03/14 14:37:25   5354s] [ SetupOptGetActiveNode  ]   2237   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.1    0.6
[03/14 14:37:25   5354s] [ SetupOptSlackGraph     ]    870   0:00:29.9  (   0.7 % )     0:00:29.9 /  0:00:30.1    1.0
[03/14 14:37:25   5354s] [ MISC                   ]          0:00:13.2  (   0.3 % )     0:00:13.2 /  0:00:13.2    1.0
[03/14 14:37:25   5354s] ---------------------------------------------------------------------------------------------
[03/14 14:37:25   5354s]  WnsOpt #1 TOTAL                    1:15:53.3  ( 100.0 % )     1:15:53.3 /  1:15:57.4    1.0
[03/14 14:37:25   5354s] ---------------------------------------------------------------------------------------------
[03/14 14:37:25   5354s] 
[03/14 14:37:25   5354s] End: GigaOpt Optimization in WNS mode
[03/14 14:37:25   5354s] *** Timing NOT met, worst failing slack is -0.477
[03/14 14:37:25   5354s] *** Check timing (0:00:00.0)
[03/14 14:37:25   5354s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 14:37:25   5354s] optDesignOneStep: Power Flow
[03/14 14:37:25   5354s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 14:37:25   5354s] Deleting Lib Analyzer.
[03/14 14:37:25   5354s] Begin: GigaOpt Optimization in TNS mode
[03/14 14:37:25   5354s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/14 14:37:25   5355s] Info: 1 clock net  excluded from IPO operation.
[03/14 14:37:25   5355s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:29:15.1/1:29:35.0 (1.0), mem = 2028.9M
[03/14 14:37:25   5355s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.8
[03/14 14:37:26   5355s] (I,S,L,T): WC_VIEW: 77.8151, 21.0685, 1.04884, 99.9325
[03/14 14:37:26   5355s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 14:37:26   5355s] ### Creating PhyDesignMc. totSessionCpu=1:29:15 mem=2028.9M
[03/14 14:37:26   5355s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 14:37:26   5355s] OPERPROF: Starting DPlace-Init at level 1, MEM:2028.9M
[03/14 14:37:26   5355s] z: 2, totalTracks: 1
[03/14 14:37:26   5355s] z: 4, totalTracks: 1
[03/14 14:37:26   5355s] z: 6, totalTracks: 1
[03/14 14:37:26   5355s] z: 8, totalTracks: 1
[03/14 14:37:26   5355s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 14:37:26   5355s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2028.9M
[03/14 14:37:26   5355s] OPERPROF:     Starting CMU at level 3, MEM:2028.9M
[03/14 14:37:26   5355s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2028.9M
[03/14 14:37:26   5355s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.091, MEM:2028.9M
[03/14 14:37:26   5355s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2028.9MB).
[03/14 14:37:26   5355s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.136, MEM:2028.9M
[03/14 14:37:26   5355s] TotalInstCnt at PhyDesignMc Initialization: 24,653
[03/14 14:37:26   5355s] ### Creating PhyDesignMc, finished. totSessionCpu=1:29:16 mem=2028.9M
[03/14 14:37:26   5355s] ### Creating RouteCongInterface, started
[03/14 14:37:26   5355s] 
[03/14 14:37:26   5355s] Creating Lib Analyzer ...
[03/14 14:37:26   5355s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 14:37:26   5355s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 14:37:26   5355s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 14:37:26   5355s] 
[03/14 14:37:27   5356s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:29:17 mem=2030.9M
[03/14 14:37:27   5356s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:29:17 mem=2030.9M
[03/14 14:37:27   5356s] Creating Lib Analyzer, finished. 
[03/14 14:37:27   5356s] 
[03/14 14:37:27   5356s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 14:37:27   5356s] 
[03/14 14:37:27   5356s] #optDebug: {0, 1.200}
[03/14 14:37:27   5356s] ### Creating RouteCongInterface, finished
[03/14 14:37:27   5356s] ### Creating LA Mngr. totSessionCpu=1:29:17 mem=2030.9M
[03/14 14:37:27   5356s] ### Creating LA Mngr, finished. totSessionCpu=1:29:17 mem=2030.9M
[03/14 14:37:33   5362s] *info: 1 clock net excluded
[03/14 14:37:33   5362s] *info: 2 special nets excluded.
[03/14 14:37:33   5362s] *info: 113 no-driver nets excluded.
[03/14 14:37:35   5364s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.12465.3
[03/14 14:37:35   5364s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/14 14:37:35   5364s] ** GigaOpt Optimizer WNS Slack -0.477 TNS Slack -533.936 Density 59.55
[03/14 14:37:35   5364s] Optimizer TNS Opt
[03/14 14:37:35   5364s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.018|   0.000|
|reg2reg   |-0.477|-533.936|
|HEPG      |-0.477|-533.936|
|All Paths |-0.477|-533.936|
+----------+------+--------+

[03/14 14:37:35   5364s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2050.0M
[03/14 14:37:35   5364s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2050.0M
[03/14 14:37:35   5365s] Active Path Group: reg2reg  
[03/14 14:37:35   5365s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:37:35   5365s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:37:35   5365s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:37:35   5365s] |  -0.477|   -0.477|-533.936| -533.936|    59.55%|   0:00:00.0| 2066.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:37:35   5365s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:40:08   5518s] |  -0.477|   -0.477|-531.464| -531.464|    59.56%|   0:02:33.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:40:08   5518s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:40:09   5518s] |  -0.472|   -0.472|-530.582| -530.582|    59.57%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:40:09   5518s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:40:58   5568s] |  -0.472|   -0.472|-530.108| -530.108|    59.57%|   0:00:49.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:40:58   5568s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:41:04   5573s] |  -0.470|   -0.470|-527.974| -527.974|    59.61%|   0:00:06.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:41:04   5573s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:42:18   5648s] |  -0.470|   -0.470|-527.491| -527.491|    59.60%|   0:01:14.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:42:18   5648s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:42:36   5666s] |  -0.468|   -0.468|-527.268| -527.268|    59.68%|   0:00:18.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:42:36   5666s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:42:53   5683s] |  -0.468|   -0.468|-526.528| -526.528|    59.68%|   0:00:17.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:42:53   5683s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:42:54   5683s] |  -0.467|   -0.467|-526.360| -526.360|    59.68%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:42:54   5683s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:43:07   5697s] |  -0.468|   -0.468|-525.178| -525.178|    59.68%|   0:00:13.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:43:07   5697s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:43:18   5708s] |  -0.466|   -0.466|-524.230| -524.230|    59.70%|   0:00:11.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:43:18   5708s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:43:26   5716s] |  -0.466|   -0.466|-524.221| -524.221|    59.70%|   0:00:08.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:43:26   5716s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:43:28   5718s] |  -0.465|   -0.465|-523.968| -523.968|    59.72%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:43:28   5718s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:43:42   5732s] |  -0.464|   -0.464|-523.577| -523.577|    59.72%|   0:00:14.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:43:42   5732s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:43:45   5734s] |  -0.464|   -0.464|-523.538| -523.538|    59.72%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:43:45   5734s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:43:48   5737s] |  -0.464|   -0.464|-523.393| -523.393|    59.74%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:43:48   5737s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:43:50   5740s] |  -0.464|   -0.464|-523.328| -523.328|    59.75%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:43:50   5740s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:43:53   5742s] |  -0.464|   -0.464|-523.258| -523.258|    59.75%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:43:53   5742s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:43:54   5743s] |  -0.464|   -0.464|-523.192| -523.192|    59.75%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:43:54   5743s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:43:54   5744s] |  -0.464|   -0.464|-523.182| -523.182|    59.75%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:43:54   5744s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:44:27   5777s] |  -0.464|   -0.464|-521.985| -521.985|    59.75%|   0:00:33.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:44:27   5777s] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/14 14:44:28   5778s] |  -0.464|   -0.464|-521.938| -521.938|    59.75%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:44:28   5778s] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/14 14:44:42   5791s] |  -0.464|   -0.464|-521.145| -521.145|    59.77%|   0:00:14.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:44:42   5791s] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/14 14:44:47   5797s] |  -0.464|   -0.464|-521.052| -521.052|    59.77%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:44:47   5797s] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/14 14:44:51   5800s] |  -0.464|   -0.464|-520.887| -520.887|    59.79%|   0:00:04.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:44:51   5800s] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/14 14:44:51   5801s] |  -0.464|   -0.464|-520.881| -520.881|    59.79%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:44:51   5801s] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/14 14:44:52   5801s] |  -0.464|   -0.464|-520.804| -520.804|    59.80%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:44:52   5801s] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/14 14:45:01   5811s] |  -0.464|   -0.464|-519.241| -519.241|    59.80%|   0:00:09.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:45:01   5811s] |        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 14:45:03   5813s] |  -0.465|   -0.465|-518.735| -518.735|    59.83%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:45:03   5813s] |        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 14:45:03   5813s] |  -0.465|   -0.465|-518.726| -518.726|    59.83%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:45:03   5813s] |        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 14:45:03   5813s] |  -0.465|   -0.465|-518.688| -518.688|    59.83%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:45:03   5813s] |        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 14:45:04   5814s] |  -0.465|   -0.465|-518.607| -518.607|    59.84%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:45:04   5814s] |        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 14:45:09   5819s] |  -0.465|   -0.465|-516.334| -516.334|    59.85%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:09   5819s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 14:45:09   5819s] |  -0.465|   -0.465|-516.022| -516.022|    59.85%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:09   5819s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 14:45:10   5819s] |  -0.465|   -0.465|-515.479| -515.479|    59.86%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:10   5819s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 14:45:10   5820s] |  -0.465|   -0.465|-515.472| -515.472|    59.86%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:10   5820s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 14:45:10   5820s] |  -0.465|   -0.465|-515.353| -515.353|    59.86%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:10   5820s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 14:45:11   5821s] |  -0.465|   -0.465|-515.224| -515.224|    59.87%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:11   5821s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 14:45:12   5822s] |  -0.465|   -0.465|-515.180| -515.180|    59.87%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:12   5822s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 14:45:12   5822s] |  -0.465|   -0.465|-515.148| -515.148|    59.87%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:12   5822s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 14:45:17   5827s] |  -0.465|   -0.465|-513.488| -513.488|    59.87%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:45:17   5827s] |        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/14 14:45:18   5828s] |  -0.465|   -0.465|-513.430| -513.430|    59.88%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:45:18   5828s] |        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/14 14:45:18   5828s] |  -0.465|   -0.465|-513.354| -513.354|    59.88%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:45:18   5828s] |        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/14 14:45:18   5828s] |  -0.465|   -0.465|-513.330| -513.330|    59.88%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:45:18   5828s] |        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/14 14:45:19   5828s] |  -0.465|   -0.465|-513.317| -513.317|    59.89%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:45:19   5828s] |        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/14 14:45:28   5837s] |  -0.465|   -0.465|-512.791| -512.791|    59.89%|   0:00:09.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:45:28   5837s] |        |         |        |         |          |            |        |          |         | q9_reg_6_/D                                        |
[03/14 14:45:33   5843s] |  -0.465|   -0.465|-512.667| -512.667|    59.89%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:45:33   5843s] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/14 14:45:34   5844s] |  -0.465|   -0.465|-511.768| -511.768|    59.92%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:45:34   5844s] |        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/14 14:45:35   5845s] |  -0.465|   -0.465|-511.566| -511.566|    59.93%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:45:35   5845s] |        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/14 14:45:35   5845s] |  -0.465|   -0.465|-511.387| -511.387|    59.93%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:45:35   5845s] |        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/14 14:45:36   5846s] |  -0.465|   -0.465|-511.343| -511.343|    59.94%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:45:36   5846s] |        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/14 14:45:39   5849s] |  -0.465|   -0.465|-510.776| -510.776|    59.95%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:45:39   5849s] |        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/14 14:45:40   5850s] |  -0.465|   -0.465|-510.082| -510.082|    59.97%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:45:40   5850s] |        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/14 14:45:40   5850s] |  -0.465|   -0.465|-509.916| -509.916|    59.97%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:45:40   5850s] |        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/14 14:45:40   5850s] |  -0.465|   -0.465|-509.876| -509.876|    59.97%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:45:40   5850s] |        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/14 14:45:41   5850s] |  -0.465|   -0.465|-509.862| -509.862|    59.97%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:45:41   5850s] |        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/14 14:45:41   5851s] |  -0.465|   -0.465|-509.853| -509.853|    59.97%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:45:41   5851s] |        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/14 14:45:42   5852s] |  -0.465|   -0.465|-509.587| -509.587|    59.98%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:45:42   5852s] |        |         |        |         |          |            |        |          |         | q13_reg_5_/D                                       |
[03/14 14:45:43   5853s] |  -0.465|   -0.465|-509.388| -509.388|    59.98%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:43   5853s] |        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 14:45:43   5853s] |  -0.465|   -0.465|-509.246| -509.246|    59.98%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:45:43   5853s] |        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
[03/14 14:45:44   5854s] |  -0.465|   -0.465|-509.046| -509.046|    59.98%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:45:44   5854s] |        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
[03/14 14:45:44   5854s] |  -0.465|   -0.465|-508.849| -508.849|    59.97%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:45:44   5854s] |        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
[03/14 14:45:44   5854s] |  -0.465|   -0.465|-508.757| -508.757|    59.98%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:45:44   5854s] |        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
[03/14 14:45:45   5855s] |  -0.465|   -0.465|-508.322| -508.322|    59.98%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:45:45   5855s] |        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
[03/14 14:45:46   5855s] |  -0.465|   -0.465|-508.168| -508.168|    59.98%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:45:46   5855s] |        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
[03/14 14:45:46   5855s] |  -0.465|   -0.465|-508.060| -508.060|    59.98%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:45:46   5855s] |        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
[03/14 14:45:46   5856s] |  -0.465|   -0.465|-508.023| -508.023|    59.98%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:45:46   5856s] |        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
[03/14 14:45:47   5857s] |  -0.465|   -0.465|-507.312| -507.312|    59.99%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:45:47   5857s] |        |         |        |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/14 14:45:47   5857s] |  -0.465|   -0.465|-507.302| -507.302|    59.99%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:45:47   5857s] |        |         |        |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/14 14:45:47   5857s] |  -0.465|   -0.465|-507.013| -507.013|    59.99%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:45:47   5857s] |        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 14:45:49   5858s] |  -0.465|   -0.465|-506.598| -506.598|    59.99%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:49   5858s] |        |         |        |         |          |            |        |          |         | q13_reg_4_/D                                       |
[03/14 14:45:49   5859s] |  -0.465|   -0.465|-506.177| -506.177|    59.99%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:45:49   5859s] |        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 14:45:49   5859s] |  -0.465|   -0.465|-505.938| -505.938|    60.00%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:45:49   5859s] |        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/14 14:45:52   5861s] |  -0.465|   -0.465|-505.913| -505.913|    60.00%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:45:52   5861s] |        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/14 14:45:52   5862s] |  -0.465|   -0.465|-505.897| -505.897|    60.00%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:45:52   5862s] |        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/14 14:45:52   5862s] |  -0.465|   -0.465|-505.877| -505.877|    60.00%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:45:52   5862s] |        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/14 14:45:53   5863s] |  -0.465|   -0.465|-504.837| -504.837|    60.00%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:53   5863s] |        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 14:45:55   5865s] |  -0.465|   -0.465|-504.523| -504.523|    60.02%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:55   5865s] |        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 14:45:55   5865s] |  -0.465|   -0.465|-504.515| -504.515|    60.02%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:55   5865s] |        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/14 14:45:56   5866s] |  -0.465|   -0.465|-504.359| -504.359|    60.03%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:56   5866s] |        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/14 14:45:57   5866s] |  -0.465|   -0.465|-504.265| -504.265|    60.03%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:45:57   5866s] |        |         |        |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/14 14:45:57   5867s] |  -0.465|   -0.465|-504.258| -504.258|    60.03%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:45:57   5867s] |        |         |        |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/14 14:45:58   5868s] |  -0.465|   -0.465|-503.720| -503.720|    60.03%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:45:58   5868s] |        |         |        |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/14 14:45:59   5869s] |  -0.465|   -0.465|-503.584| -503.584|    60.03%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:45:59   5869s] |        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/14 14:45:59   5869s] |  -0.465|   -0.465|-503.426| -503.426|    60.03%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:45:59   5869s] |        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/14 14:46:00   5869s] |  -0.465|   -0.465|-503.419| -503.419|    60.03%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:46:00   5869s] |        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/14 14:46:08   5878s] |  -0.465|   -0.465|-503.073| -503.073|    60.04%|   0:00:08.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:46:08   5878s] |        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 14:46:09   5879s] |  -0.465|   -0.465|-502.817| -502.817|    60.05%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:46:09   5879s] |        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 14:46:09   5879s] |  -0.465|   -0.465|-502.618| -502.618|    60.05%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:46:09   5879s] |        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 14:46:09   5879s] |  -0.465|   -0.465|-502.605| -502.605|    60.06%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:46:09   5879s] |        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 14:46:10   5879s] |  -0.465|   -0.465|-502.574| -502.574|    60.06%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:46:10   5879s] |        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 14:46:11   5881s] |  -0.465|   -0.465|-502.182| -502.182|    60.06%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:11   5881s] |        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/14 14:46:12   5882s] |  -0.465|   -0.465|-501.942| -501.942|    60.07%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:46:12   5882s] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 14:46:12   5882s] |  -0.465|   -0.465|-501.902| -501.902|    60.06%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:46:12   5882s] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 14:46:12   5882s] |  -0.465|   -0.465|-501.814| -501.814|    60.08%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:46:12   5882s] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 14:46:13   5883s] |  -0.465|   -0.465|-501.789| -501.789|    60.08%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:46:13   5883s] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 14:46:13   5883s] |  -0.465|   -0.465|-501.435| -501.435|    60.08%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:46:13   5883s] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/14 14:46:13   5883s] |  -0.465|   -0.465|-501.251| -501.251|    60.08%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:13   5883s] |        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 14:46:14   5884s] |  -0.465|   -0.465|-501.194| -501.194|    60.08%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:46:14   5884s] |        |         |        |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/14 14:46:18   5888s] |  -0.465|   -0.465|-500.862| -500.862|    60.08%|   0:00:04.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:18   5888s] |        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 14:46:18   5888s] |  -0.465|   -0.465|-500.721| -500.721|    60.08%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:18   5888s] |        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 14:46:18   5888s] |  -0.465|   -0.465|-500.493| -500.493|    60.08%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:46:18   5888s] |        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/14 14:46:19   5889s] |  -0.465|   -0.465|-500.126| -500.126|    60.08%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:19   5889s] |        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
[03/14 14:46:20   5889s] |  -0.465|   -0.465|-500.033| -500.033|    60.08%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:20   5889s] |        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
[03/14 14:46:20   5890s] |  -0.465|   -0.465|-499.843| -499.843|    60.09%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:20   5890s] |        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
[03/14 14:46:21   5890s] |  -0.465|   -0.465|-499.814| -499.814|    60.09%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:21   5890s] |        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
[03/14 14:46:21   5891s] |  -0.465|   -0.465|-499.804| -499.804|    60.09%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:21   5891s] |        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
[03/14 14:46:21   5891s] |  -0.465|   -0.465|-498.353| -498.353|    60.09%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:46:21   5891s] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/14 14:46:22   5891s] |  -0.465|   -0.465|-498.311| -498.311|    60.09%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:46:22   5891s] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/14 14:46:22   5892s] |  -0.465|   -0.465|-497.529| -497.529|    60.09%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:22   5892s] |        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/14 14:46:25   5894s] |  -0.465|   -0.465|-496.381| -496.381|    60.09%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:25   5894s] |        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/14 14:46:25   5895s] |  -0.465|   -0.465|-496.368| -496.368|    60.09%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:25   5895s] |        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/14 14:46:25   5895s] |  -0.465|   -0.465|-496.030| -496.030|    60.09%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:25   5895s] |        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/14 14:46:26   5896s] |  -0.465|   -0.465|-495.719| -495.719|    60.10%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:46:26   5896s] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/14 14:46:27   5896s] |  -0.465|   -0.465|-495.249| -495.249|    60.10%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:27   5896s] |        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/14 14:46:27   5897s] |  -0.465|   -0.465|-494.971| -494.971|    60.11%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:46:27   5897s] |        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/14 14:46:27   5897s] |  -0.465|   -0.465|-494.461| -494.461|    60.11%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:46:27   5897s] |        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/14 14:46:28   5898s] |  -0.465|   -0.465|-493.818| -493.818|    60.11%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:46:28   5898s] |        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/14 14:46:28   5898s] |  -0.465|   -0.465|-493.738| -493.738|    60.11%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:46:28   5898s] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/14 14:46:28   5898s] |  -0.465|   -0.465|-493.663| -493.663|    60.11%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:46:28   5898s] |        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/14 14:46:29   5899s] |  -0.465|   -0.465|-493.631| -493.631|    60.12%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:46:29   5899s] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/14 14:46:29   5899s] |  -0.465|   -0.465|-493.196| -493.196|    60.12%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:46:29   5899s] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/14 14:46:30   5899s] |  -0.465|   -0.465|-493.194| -493.194|    60.12%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:46:30   5899s] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/14 14:46:30   5900s] |  -0.465|   -0.465|-493.184| -493.184|    60.12%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:46:30   5900s] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/14 14:46:30   5900s] |  -0.465|   -0.465|-493.075| -493.075|    60.12%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:46:30   5900s] |        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/14 14:46:30   5900s] |  -0.465|   -0.465|-492.970| -492.970|    60.12%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:46:30   5900s] |        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/14 14:46:34   5903s] |  -0.465|   -0.465|-492.904| -492.904|    60.12%|   0:00:04.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:46:34   5903s] |        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/14 14:46:36   5906s] |  -0.465|   -0.465|-492.494| -492.494|    60.13%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:46:36   5906s] |        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/14 14:46:37   5907s] |  -0.465|   -0.465|-492.396| -492.396|    60.13%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:46:37   5907s] |        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/14 14:46:37   5907s] |  -0.465|   -0.465|-492.123| -492.123|    60.14%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:37   5907s] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/14 14:46:38   5908s] |  -0.465|   -0.465|-491.944| -491.944|    60.14%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:38   5908s] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/14 14:46:43   5913s] |  -0.465|   -0.465|-491.266| -491.266|    60.15%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:46:43   5913s] |        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/14 14:46:44   5914s] |  -0.465|   -0.465|-491.136| -491.136|    60.15%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:46:44   5914s] |        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/14 14:46:45   5915s] |  -0.465|   -0.465|-490.662| -490.662|    60.16%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:46:45   5915s] |        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/14 14:46:45   5915s] |  -0.465|   -0.465|-490.650| -490.650|    60.16%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:46:45   5915s] |        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/14 14:46:46   5916s] |  -0.465|   -0.465|-490.198| -490.198|    60.16%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:46:46   5916s] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/14 14:46:47   5917s] |  -0.465|   -0.465|-490.044| -490.044|    60.17%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:46:47   5917s] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/14 14:46:48   5918s] |  -0.465|   -0.465|-489.530| -489.530|    60.17%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:46:48   5918s] |        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/14 14:46:48   5918s] |  -0.465|   -0.465|-489.296| -489.296|    60.17%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:46:48   5918s] |        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/14 14:46:49   5918s] |  -0.465|   -0.465|-489.275| -489.275|    60.18%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:46:49   5918s] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/14 14:46:49   5918s] |  -0.465|   -0.465|-489.271| -489.271|    60.18%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:46:49   5918s] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/14 14:46:49   5919s] |  -0.465|   -0.465|-489.181| -489.181|    60.18%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:46:49   5919s] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/14 14:46:49   5919s] |  -0.465|   -0.465|-489.163| -489.163|    60.18%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:46:49   5919s] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/14 14:46:50   5919s] |  -0.465|   -0.465|-489.060| -489.060|    60.19%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:46:50   5919s] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/14 14:46:50   5920s] |  -0.465|   -0.465|-489.057| -489.057|    60.19%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:46:50   5920s] |        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/14 14:46:51   5920s] |  -0.465|   -0.465|-489.008| -489.008|    60.19%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:46:51   5920s] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/14 14:46:51   5921s] |  -0.465|   -0.465|-488.998| -488.998|    60.19%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:46:51   5921s] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/14 14:46:51   5921s] |  -0.465|   -0.465|-488.987| -488.987|    60.19%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:46:51   5921s] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/14 14:46:52   5922s] |  -0.465|   -0.465|-488.384| -488.384|    60.20%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:46:52   5922s] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/14 14:46:53   5922s] |  -0.465|   -0.465|-488.371| -488.371|    60.20%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:46:53   5922s] |        |         |        |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/14 14:46:53   5923s] |  -0.465|   -0.465|-488.238| -488.238|    60.20%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:46:53   5923s] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/14 14:46:53   5923s] |  -0.465|   -0.465|-488.226| -488.226|    60.20%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:46:53   5923s] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/14 14:46:53   5923s] |  -0.465|   -0.465|-487.227| -487.227|    60.20%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:46:53   5923s] |        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/14 14:46:58   5928s] |  -0.465|   -0.465|-487.057| -487.057|    60.20%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:46:58   5928s] |        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/14 14:46:58   5928s] |  -0.465|   -0.465|-486.907| -486.907|    60.21%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:46:58   5928s] |        |         |        |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/14 14:46:58   5928s] |  -0.465|   -0.465|-486.887| -486.887|    60.21%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:46:58   5928s] |        |         |        |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/14 14:46:59   5929s] |  -0.465|   -0.465|-486.830| -486.830|    60.22%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:59   5929s] |        |         |        |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/14 14:46:59   5929s] |  -0.465|   -0.465|-486.757| -486.757|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:46:59   5929s] |        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/14 14:46:59   5929s] |  -0.465|   -0.465|-486.687| -486.687|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:46:59   5929s] |        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 14:47:00   5930s] |  -0.465|   -0.465|-486.357| -486.357|    60.22%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:47:00   5930s] |        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/14 14:47:00   5930s] |  -0.465|   -0.465|-486.177| -486.177|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:47:00   5930s] |        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 14:47:00   5930s] |  -0.465|   -0.465|-485.754| -485.754|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:47:00   5930s] |        |         |        |         |          |            |        |          |         | q7_reg_2_/D                                        |
[03/14 14:47:01   5931s] |  -0.465|   -0.465|-485.364| -485.364|    60.22%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:47:01   5931s] |        |         |        |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 14:47:01   5931s] |  -0.465|   -0.465|-485.034| -485.034|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:47:01   5931s] |        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/14 14:47:01   5931s] |  -0.465|   -0.465|-484.543| -484.543|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:47:01   5931s] |        |         |        |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/14 14:47:06   5936s] |  -0.465|   -0.465|-484.453| -484.453|    60.22%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:47:06   5936s] |        |         |        |         |          |            |        |          |         | q14_reg_2_/D                                       |
[03/14 14:47:06   5936s] |  -0.465|   -0.465|-484.234| -484.234|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:47:06   5936s] |        |         |        |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 14:47:06   5936s] |  -0.465|   -0.465|-483.716| -483.716|    60.23%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:47:06   5936s] |        |         |        |         |          |            |        |          |         | q14_reg_2_/D                                       |
[03/14 14:47:06   5936s] |  -0.465|   -0.465|-483.623| -483.623|    60.23%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:47:06   5936s] |        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 14:47:07   5937s] |  -0.465|   -0.465|-483.325| -483.325|    60.23%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:47:07   5937s] |        |         |        |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 14:47:11   5941s] |  -0.465|   -0.465|-482.831| -482.831|    60.24%|   0:00:04.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:47:11   5941s] |        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 14:47:11   5941s] |  -0.465|   -0.465|-482.686| -482.686|    60.26%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:47:11   5941s] |        |         |        |         |          |            |        |          |         | q7_reg_2_/D                                        |
[03/14 14:47:11   5941s] |  -0.465|   -0.465|-482.681| -482.681|    60.26%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:47:11   5941s] |        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 14:47:12   5942s] |  -0.465|   -0.465|-482.663| -482.663|    60.26%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:47:12   5942s] |        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 14:47:12   5942s] |  -0.465|   -0.465|-482.255| -482.255|    60.25%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:47:12   5942s] |        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 14:47:16   5946s] |  -0.465|   -0.465|-482.188| -482.188|    60.25%|   0:00:04.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:47:16   5946s] |        |         |        |         |          |            |        |          |         | q14_reg_2_/D                                       |
[03/14 14:47:17   5947s] |  -0.465|   -0.465|-481.924| -481.924|    60.26%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:47:17   5947s] |        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/14 14:47:17   5947s] |  -0.465|   -0.465|-481.820| -481.820|    60.26%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:47:17   5947s] |        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/14 14:47:17   5947s] |  -0.465|   -0.465|-481.634| -481.634|    60.26%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:47:17   5947s] |        |         |        |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/14 14:47:18   5948s] |  -0.465|   -0.465|-481.630| -481.630|    60.27%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:47:18   5948s] |        |         |        |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/14 14:47:19   5948s] |  -0.465|   -0.465|-481.509| -481.509|    60.26%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:47:19   5948s] |        |         |        |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/14 14:47:22   5951s] |  -0.465|   -0.465|-481.308| -481.308|    60.26%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:47:22   5951s] |        |         |        |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/14 14:47:30   5960s] |  -0.465|   -0.465|-481.158| -481.158|    60.26%|   0:00:08.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:47:30   5960s] |        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 14:47:30   5960s] |  -0.465|   -0.465|-481.057| -481.057|    60.26%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:47:30   5960s] |        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 14:47:30   5960s] |  -0.465|   -0.465|-481.044| -481.044|    60.27%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:47:30   5960s] |        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 14:47:31   5961s] |  -0.465|   -0.465|-480.946| -480.946|    60.27%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:47:31   5961s] |        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 14:47:31   5961s] |  -0.465|   -0.465|-480.919| -480.919|    60.27%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:47:31   5961s] |        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 14:47:33   5963s] |  -0.465|   -0.465|-480.780| -480.780|    60.27%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:47:33   5963s] |        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/14 14:47:33   5963s] |  -0.465|   -0.465|-480.727| -480.727|    60.27%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:47:33   5963s] |        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/14 14:47:33   5963s] |  -0.465|   -0.465|-480.643| -480.643|    60.27%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:47:33   5963s] |        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/14 14:47:41   5971s] |  -0.465|   -0.465|-480.634| -480.634|    60.27%|   0:00:08.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:47:41   5971s] |        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/14 14:47:44   5974s] |  -0.465|   -0.465|-480.807| -480.807|    60.28%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:47:44   5974s] |        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/14 14:47:44   5974s] |  -0.465|   -0.465|-480.794| -480.794|    60.28%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:47:44   5974s] |        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/14 14:47:44   5974s] |  -0.465|   -0.465|-480.786| -480.786|    60.28%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:47:44   5974s] |        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/14 14:47:44   5974s] |  -0.465|   -0.465|-480.783| -480.783|    60.28%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:47:44   5974s] |        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/14 14:47:44   5974s] |  -0.465|   -0.465|-480.779| -480.779|    60.28%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:47:44   5974s] |        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/14 14:47:45   5975s] |  -0.465|   -0.465|-480.770| -480.770|    60.29%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:47:45   5975s] |        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/14 14:47:45   5975s] |  -0.465|   -0.465|-480.766| -480.766|    60.29%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:47:45   5975s] |        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/14 14:47:45   5975s] |  -0.465|   -0.465|-480.398| -480.398|    60.29%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:47:45   5975s] |        |         |        |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/14 14:47:45   5975s] |  -0.465|   -0.465|-476.289| -476.289|    60.29%|   0:00:00.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:47:45   5975s] |        |         |        |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/14 14:47:47   5977s] |  -0.465|   -0.465|-475.679| -475.679|    60.29%|   0:00:02.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:47:47   5977s] |        |         |        |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/14 14:47:48   5978s] |  -0.465|   -0.465|-475.322| -475.322|    60.31%|   0:00:01.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:47:48   5978s] |        |         |        |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/14 14:47:48   5978s] |  -0.465|   -0.465|-475.138| -475.138|    60.31%|   0:00:00.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:47:48   5978s] |        |         |        |         |          |            |        |          |         | q13_reg_1_/D                                       |
[03/14 14:47:49   5979s] |  -0.465|   -0.465|-475.112| -475.112|    60.32%|   0:00:01.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:47:49   5979s] |        |         |        |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/14 14:47:52   5982s] |  -0.465|   -0.465|-475.111| -475.111|    60.34%|   0:00:03.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:47:52   5982s] |        |         |        |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/14 14:47:52   5982s] |  -0.465|   -0.465|-475.111| -475.111|    60.34%|   0:00:00.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:47:52   5982s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:47:52   5982s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:47:52   5982s] 
[03/14 14:47:52   5982s] *** Finish Core Optimize Step (cpu=0:10:18 real=0:10:17 mem=2124.7M) ***
[03/14 14:47:52   5982s] 
[03/14 14:47:52   5982s] *** Finished Optimize Step Cumulative (cpu=0:10:18 real=0:10:17 mem=2124.7M) ***
[03/14 14:47:52   5982s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.017|   0.000|
|reg2reg   |-0.465|-475.111|
|HEPG      |-0.465|-475.111|
|All Paths |-0.465|-475.111|
+----------+------+--------+

[03/14 14:47:52   5982s] ** GigaOpt Optimizer WNS Slack -0.465 TNS Slack -475.111 Density 60.34
[03/14 14:47:52   5982s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.9
[03/14 14:47:52   5982s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2124.7M
[03/14 14:47:53   5982s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.078, MEM:2124.7M
[03/14 14:47:53   5982s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2124.7M
[03/14 14:47:53   5982s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2124.7M
[03/14 14:47:53   5983s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2124.7M
[03/14 14:47:53   5983s] OPERPROF:       Starting CMU at level 4, MEM:2124.7M
[03/14 14:47:53   5983s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2124.7M
[03/14 14:47:53   5983s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.099, MEM:2124.7M
[03/14 14:47:53   5983s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.143, MEM:2124.7M
[03/14 14:47:53   5983s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.144, MEM:2124.7M
[03/14 14:47:53   5983s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.12
[03/14 14:47:53   5983s] OPERPROF: Starting RefinePlace at level 1, MEM:2124.7M
[03/14 14:47:53   5983s] *** Starting refinePlace (1:39:43 mem=2124.7M) ***
[03/14 14:47:53   5983s] Total net bbox length = 3.420e+05 (1.608e+05 1.812e+05) (ext = 7.935e+03)
[03/14 14:47:53   5983s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:47:53   5983s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:47:53   5983s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2124.7M
[03/14 14:47:53   5983s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2124.7M
[03/14 14:47:53   5983s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.015, MEM:2124.7M
[03/14 14:47:53   5983s] default core: bins with density > 0.750 = 56.48 % ( 353 / 625 )
[03/14 14:47:53   5983s] Density distribution unevenness ratio = 24.129%
[03/14 14:47:53   5983s] RPlace IncrNP: Rollback Lev = -3
[03/14 14:47:53   5983s] RPlace: Density =1.020000, incremental np is triggered.
[03/14 14:47:53   5983s] OPERPROF:     Starting spMPad at level 3, MEM:2124.7M
[03/14 14:47:53   5983s] OPERPROF:       Starting spContextMPad at level 4, MEM:2124.7M
[03/14 14:47:53   5983s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2124.7M
[03/14 14:47:53   5983s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.005, MEM:2124.7M
[03/14 14:47:53   5983s] nrCritNet: 1.96% ( 519 / 26445 ) cutoffSlk: -479.3ps stdDelay: 14.5ps
[03/14 14:47:53   5983s] OPERPROF:     Starting npMain at level 3, MEM:2124.7M
[03/14 14:47:53   5983s] incrNP th 1.000, 0.100
[03/14 14:47:53   5983s] limitMaxMove 0, priorityInstMaxMove -1
[03/14 14:47:53   5983s] SP #FI/SF FL/PI 0/21433 0/0
[03/14 14:47:53   5983s] OPERPROF:       Starting npPlace at level 4, MEM:2124.7M
[03/14 14:47:53   5983s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 14:47:53   5983s] No instances found in the vector
[03/14 14:47:53   5983s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2180.7M, DRC: 0)
[03/14 14:47:53   5983s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:47:55   5985s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 14:47:55   5985s] No instances found in the vector
[03/14 14:47:55   5985s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2183.5M, DRC: 0)
[03/14 14:47:55   5985s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:47:56   5986s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 14:47:56   5986s] No instances found in the vector
[03/14 14:47:56   5986s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2184.5M, DRC: 0)
[03/14 14:47:56   5986s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:47:57   5987s] OPERPROF:       Finished npPlace at level 4, CPU:3.640, REAL:3.577, MEM:2185.5M
[03/14 14:47:57   5987s] OPERPROF:     Finished npMain at level 3, CPU:4.060, REAL:3.990, MEM:2185.5M
[03/14 14:47:57   5987s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2185.5M
[03/14 14:47:57   5987s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.015, MEM:2185.5M
[03/14 14:47:57   5987s] default core: bins with density > 0.750 = 56.80 % ( 355 / 625 )
[03/14 14:47:57   5987s] Density distribution unevenness ratio = 23.666%
[03/14 14:47:57   5987s] RPlace postIncrNP: Density = 1.020000 -> 0.996667.
[03/14 14:47:57   5987s] RPlace postIncrNP Info: Density distribution changes:
[03/14 14:47:57   5987s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/14 14:47:57   5987s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/14 14:47:57   5987s] [1.00 - 1.05] :	 4 (0.64%) -> 0 (0.00%)
[03/14 14:47:57   5987s] [0.95 - 1.00] :	 12 (1.92%) -> 8 (1.28%)
[03/14 14:47:57   5987s] [0.90 - 0.95] :	 49 (7.84%) -> 40 (6.40%)
[03/14 14:47:57   5987s] [0.85 - 0.90] :	 60 (9.60%) -> 61 (9.76%)
[03/14 14:47:57   5987s] [0.80 - 0.85] :	 97 (15.52%) -> 110 (17.60%)
[03/14 14:47:57   5987s] [CPU] RefinePlace/IncrNP (cpu=0:00:04.3, real=0:00:04.0, mem=2185.5MB) @(1:39:43 - 1:39:47).
[03/14 14:47:57   5987s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:4.280, REAL:4.212, MEM:2185.5M
[03/14 14:47:57   5987s] Move report: incrNP moves 3776 insts, mean move: 5.86 um, max move: 58.80 um
[03/14 14:47:57   5987s] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U600): (342.80, 341.20) --> (389.00, 353.80)
[03/14 14:47:57   5987s] Move report: Timing Driven Placement moves 3776 insts, mean move: 5.86 um, max move: 58.80 um
[03/14 14:47:57   5987s] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U600): (342.80, 341.20) --> (389.00, 353.80)
[03/14 14:47:57   5987s] 	Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 2185.5MB
[03/14 14:47:57   5987s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2185.5M
[03/14 14:47:57   5987s] Starting refinePlace ...
[03/14 14:47:57   5987s] ** Cut row section cpu time 0:00:00.0.
[03/14 14:47:57   5987s]    Spread Effort: high, pre-route mode, useDDP on.
[03/14 14:47:58   5988s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=2185.5MB) @(1:39:47 - 1:39:48).
[03/14 14:47:58   5988s] Move report: preRPlace moves 5268 insts, mean move: 0.68 um, max move: 5.20 um
[03/14 14:47:58   5988s] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_367_0): (326.40, 433.00) --> (323.00, 431.20)
[03/14 14:47:58   5988s] 	Length: 25 sites, height: 1 rows, site name: core, cell type: OAI22D4
[03/14 14:47:58   5988s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 14:47:58   5988s] Placement tweakage begins.
[03/14 14:47:58   5988s] wire length = 4.424e+05
[03/14 14:47:59   5989s] wire length = 4.332e+05
[03/14 14:47:59   5989s] Placement tweakage ends.
[03/14 14:47:59   5989s] Move report: tweak moves 2240 insts, mean move: 1.85 um, max move: 9.00 um
[03/14 14:47:59   5989s] 	Max move on inst (core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RC_7367_0): (289.00, 159.40) --> (280.00, 159.40)
[03/14 14:47:59   5989s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:01.0, mem=2185.5MB) @(1:39:48 - 1:39:50).
[03/14 14:48:00   5990s] 
[03/14 14:48:00   5990s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 14:48:00   5990s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:48:00   5990s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=2185.5MB) @(1:39:50 - 1:39:51).
[03/14 14:48:00   5990s] Move report: Detail placement moves 6123 insts, mean move: 1.06 um, max move: 9.00 um
[03/14 14:48:00   5990s] 	Max move on inst (core_instance/mac_array_instance/FE_OCPC1604_q_temp_81): (120.40, 235.00) --> (129.40, 235.00)
[03/14 14:48:00   5990s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2185.5MB
[03/14 14:48:00   5990s] Statistics of distance of Instance movement in refine placement:
[03/14 14:48:00   5990s]   maximum (X+Y) =        58.80 um
[03/14 14:48:00   5990s]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U600) with max move: (342.8, 341.2) -> (389, 353.8)
[03/14 14:48:00   5990s]   mean    (X+Y) =         3.30 um
[03/14 14:48:00   5990s] Total instances flipped for legalization: 260
[03/14 14:48:00   5990s] Summary Report:
[03/14 14:48:00   5990s] Instances move: 8163 (out of 25255 movable)
[03/14 14:48:00   5990s] Instances flipped: 260
[03/14 14:48:00   5990s] Mean displacement: 3.30 um
[03/14 14:48:00   5990s] Max displacement: 58.80 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U600) (342.8, 341.2) -> (389, 353.8)
[03/14 14:48:00   5990s] 	Length: 25 sites, height: 1 rows, site name: core, cell type: OAI22D4
[03/14 14:48:00   5990s] Total instances moved : 8163
[03/14 14:48:00   5990s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.150, REAL:3.159, MEM:2185.5M
[03/14 14:48:00   5990s] Total net bbox length = 3.427e+05 (1.611e+05 1.816e+05) (ext = 7.936e+03)
[03/14 14:48:00   5990s] Runtime: CPU: 0:00:07.5 REAL: 0:00:07.0 MEM: 2185.5MB
[03/14 14:48:00   5990s] [CPU] RefinePlace/total (cpu=0:00:07.5, real=0:00:07.0, mem=2185.5MB) @(1:39:43 - 1:39:51).
[03/14 14:48:00   5990s] *** Finished refinePlace (1:39:51 mem=2185.5M) ***
[03/14 14:48:00   5990s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.12
[03/14 14:48:00   5990s] OPERPROF: Finished RefinePlace at level 1, CPU:7.530, REAL:7.470, MEM:2185.5M
[03/14 14:48:00   5990s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2185.5M
[03/14 14:48:00   5990s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.067, MEM:2185.5M
[03/14 14:48:00   5990s] Finished re-routing un-routed nets (0:00:00.1 2185.5M)
[03/14 14:48:00   5990s] 
[03/14 14:48:01   5991s] OPERPROF: Starting DPlace-Init at level 1, MEM:2185.5M
[03/14 14:48:01   5991s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2185.5M
[03/14 14:48:01   5991s] OPERPROF:     Starting CMU at level 3, MEM:2185.5M
[03/14 14:48:01   5991s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2185.5M
[03/14 14:48:01   5991s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.095, MEM:2185.5M
[03/14 14:48:01   5991s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.136, MEM:2185.5M
[03/14 14:48:01   5991s] 
[03/14 14:48:01   5991s] Density : 0.6034
[03/14 14:48:01   5991s] Max route overflow : 0.0000
[03/14 14:48:01   5991s] 
[03/14 14:48:01   5991s] 
[03/14 14:48:01   5991s] *** Finish Physical Update (cpu=0:00:08.9 real=0:00:09.0 mem=2185.5M) ***
[03/14 14:48:01   5991s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.9
[03/14 14:48:01   5991s] ** GigaOpt Optimizer WNS Slack -0.498 TNS Slack -480.571 Density 60.34
[03/14 14:48:01   5991s] Recovering Place ECO bump
[03/14 14:48:01   5991s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2185.5M
[03/14 14:48:01   5991s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2185.5M
[03/14 14:48:02   5992s] Active Path Group: reg2reg  
[03/14 14:48:02   5992s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:48:02   5992s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:48:02   5992s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:48:02   5992s] |  -0.498|   -0.498|-480.571| -480.571|    60.34%|   0:00:00.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:48:02   5992s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:48:02   5992s] |  -0.488|   -0.488|-479.012| -479.012|    60.34%|   0:00:00.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:48:02   5992s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:48:06   5996s] |  -0.484|   -0.484|-480.058| -480.058|    60.34%|   0:00:04.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:48:06   5996s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:48:08   5998s] |  -0.481|   -0.481|-480.028| -480.028|    60.35%|   0:00:02.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:48:08   5998s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:48:10   6000s] |  -0.481|   -0.481|-479.473| -479.473|    60.35%|   0:00:02.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:48:10   6000s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:48:11   6001s] |  -0.481|   -0.481|-479.657| -479.657|    60.35%|   0:00:01.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:48:11   6001s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:48:11   6001s] |  -0.481|   -0.481|-479.646| -479.646|    60.36%|   0:00:00.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:48:11   6001s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:48:12   6002s] |  -0.481|   -0.481|-480.129| -480.129|    60.36%|   0:00:01.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:48:12   6002s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:48:12   6002s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:48:12   6002s] 
[03/14 14:48:12   6002s] *** Finish Core Optimize Step (cpu=0:00:09.8 real=0:00:10.0 mem=2185.5M) ***
[03/14 14:48:12   6002s] 
[03/14 14:48:12   6002s] *** Finished Optimize Step Cumulative (cpu=0:00:09.9 real=0:00:10.0 mem=2185.5M) ***
[03/14 14:48:12   6002s] ** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -480.129 Density 60.36
[03/14 14:48:12   6002s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2185.5M
[03/14 14:48:12   6002s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.070, MEM:2185.5M
[03/14 14:48:12   6002s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2185.5M
[03/14 14:48:12   6002s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2185.5M
[03/14 14:48:12   6002s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2185.5M
[03/14 14:48:12   6002s] OPERPROF:       Starting CMU at level 4, MEM:2185.5M
[03/14 14:48:12   6002s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:2185.5M
[03/14 14:48:12   6002s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.097, MEM:2185.5M
[03/14 14:48:12   6002s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.136, MEM:2185.5M
[03/14 14:48:12   6002s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.137, MEM:2185.5M
[03/14 14:48:12   6002s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.13
[03/14 14:48:12   6002s] OPERPROF: Starting RefinePlace at level 1, MEM:2185.5M
[03/14 14:48:12   6002s] *** Starting refinePlace (1:40:02 mem=2185.5M) ***
[03/14 14:48:12   6002s] Total net bbox length = 3.429e+05 (1.612e+05 1.817e+05) (ext = 7.936e+03)
[03/14 14:48:12   6002s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:48:12   6002s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2185.5M
[03/14 14:48:12   6002s] Starting refinePlace ...
[03/14 14:48:12   6002s] 
[03/14 14:48:12   6002s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 14:48:12   6002s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:48:12   6002s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2185.5MB) @(1:40:02 - 1:40:03).
[03/14 14:48:12   6002s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:48:12   6002s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2185.5MB
[03/14 14:48:12   6002s] Statistics of distance of Instance movement in refine placement:
[03/14 14:48:12   6002s]   maximum (X+Y) =         0.00 um
[03/14 14:48:12   6002s]   mean    (X+Y) =         0.00 um
[03/14 14:48:12   6002s] Summary Report:
[03/14 14:48:12   6002s] Instances move: 0 (out of 25280 movable)
[03/14 14:48:12   6002s] Instances flipped: 0
[03/14 14:48:12   6002s] Mean displacement: 0.00 um
[03/14 14:48:12   6002s] Max displacement: 0.00 um 
[03/14 14:48:12   6002s] Total instances moved : 0
[03/14 14:48:12   6002s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.439, MEM:2185.5M
[03/14 14:48:12   6002s] Total net bbox length = 3.429e+05 (1.612e+05 1.817e+05) (ext = 7.936e+03)
[03/14 14:48:12   6002s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2185.5MB
[03/14 14:48:12   6002s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2185.5MB) @(1:40:02 - 1:40:03).
[03/14 14:48:12   6002s] *** Finished refinePlace (1:40:03 mem=2185.5M) ***
[03/14 14:48:12   6002s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.13
[03/14 14:48:12   6002s] OPERPROF: Finished RefinePlace at level 1, CPU:0.510, REAL:0.519, MEM:2185.5M
[03/14 14:48:13   6003s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2185.5M
[03/14 14:48:13   6003s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.069, MEM:2185.5M
[03/14 14:48:13   6003s] Finished re-routing un-routed nets (0:00:00.0 2185.5M)
[03/14 14:48:13   6003s] 
[03/14 14:48:13   6003s] OPERPROF: Starting DPlace-Init at level 1, MEM:2185.5M
[03/14 14:48:13   6003s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2185.5M
[03/14 14:48:13   6003s] OPERPROF:     Starting CMU at level 3, MEM:2185.5M
[03/14 14:48:13   6003s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2185.5M
[03/14 14:48:13   6003s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:2185.5M
[03/14 14:48:13   6003s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.145, MEM:2185.5M
[03/14 14:48:13   6003s] 
[03/14 14:48:13   6003s] Density : 0.6036
[03/14 14:48:13   6003s] Max route overflow : 0.0000
[03/14 14:48:13   6003s] 
[03/14 14:48:13   6003s] 
[03/14 14:48:13   6003s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2185.5M) ***
[03/14 14:48:13   6003s] ** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -480.129 Density 60.36
[03/14 14:48:13   6003s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.017|   0.000|
|reg2reg   |-0.481|-480.129|
|HEPG      |-0.481|-480.129|
|All Paths |-0.481|-480.129|
+----------+------+--------+

[03/14 14:48:13   6003s] **** Begin NDR-Layer Usage Statistics ****
[03/14 14:48:13   6003s] Layer 7 has 473 constrained nets 
[03/14 14:48:13   6003s] **** End NDR-Layer Usage Statistics ****
[03/14 14:48:13   6003s] 
[03/14 14:48:13   6003s] *** Finish pre-CTS Setup Fixing (cpu=0:10:39 real=0:10:38 mem=2185.5M) ***
[03/14 14:48:13   6003s] 
[03/14 14:48:13   6003s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.12465.3
[03/14 14:48:13   6003s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2150.4M
[03/14 14:48:13   6003s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.074, MEM:2150.4M
[03/14 14:48:13   6003s] TotalInstCnt at PhyDesignMc Destruction: 25,280
[03/14 14:48:13   6003s] (I,S,L,T): WC_VIEW: 78.4003, 21.4054, 1.06644, 100.872
[03/14 14:48:13   6003s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.8
[03/14 14:48:13   6003s] *** SetupOpt [finish] : cpu/real = 0:10:48.8/0:10:48.3 (1.0), totSession cpu/real = 1:40:04.0/1:40:23.2 (1.0), mem = 2150.4M
[03/14 14:48:13   6003s] 
[03/14 14:48:13   6003s] =============================================================================================
[03/14 14:48:13   6003s]  Step TAT Report for TnsOpt #2
[03/14 14:48:13   6003s] =============================================================================================
[03/14 14:48:13   6003s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 14:48:13   6003s] ---------------------------------------------------------------------------------------------
[03/14 14:48:13   6003s] [ RefinePlace            ]      2   0:00:09.9  (   1.5 % )     0:00:10.3 /  0:00:10.4    1.0
[03/14 14:48:13   6003s] [ SlackTraversorInit     ]      3   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 14:48:13   6003s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   0.2 % )     0:00:01.2 /  0:00:01.1    1.0
[03/14 14:48:13   6003s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[03/14 14:48:13   6003s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 14:48:13   6003s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 14:48:13   6003s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:48:13   6003s] [ TransformInit          ]      1   0:00:07.7  (   1.2 % )     0:00:07.7 /  0:00:07.7    1.0
[03/14 14:48:13   6003s] [ OptSingleIteration     ]    367   0:00:01.3  (   0.2 % )     0:10:21.6 /  0:10:22.1    1.0
[03/14 14:48:13   6003s] [ OptGetWeight           ]    367   0:00:01.7  (   0.3 % )     0:00:01.7 /  0:00:01.7    1.0
[03/14 14:48:13   6003s] [ OptEval                ]    367   0:09:57.5  (  92.2 % )     0:09:57.5 /  0:09:58.2    1.0
[03/14 14:48:13   6003s] [ OptCommit              ]    367   0:00:01.7  (   0.3 % )     0:00:01.7 /  0:00:01.8    1.1
[03/14 14:48:13   6003s] [ IncrTimingUpdate       ]    287   0:00:03.3  (   0.5 % )     0:00:03.3 /  0:00:03.3    1.0
[03/14 14:48:13   6003s] [ PostCommitDelayUpdate  ]    369   0:00:01.3  (   0.2 % )     0:00:04.4 /  0:00:04.4    1.0
[03/14 14:48:13   6003s] [ IncrDelayCalc          ]   1152   0:00:03.1  (   0.5 % )     0:00:03.1 /  0:00:03.1    1.0
[03/14 14:48:13   6003s] [ SetupOptGetWorkingSet  ]   1086   0:00:05.9  (   0.9 % )     0:00:05.9 /  0:00:05.8    1.0
[03/14 14:48:13   6003s] [ SetupOptGetActiveNode  ]   1086   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 14:48:13   6003s] [ SetupOptSlackGraph     ]    367   0:00:06.1  (   0.9 % )     0:00:06.1 /  0:00:06.2    1.0
[03/14 14:48:13   6003s] [ MISC                   ]          0:00:06.4  (   1.0 % )     0:00:06.4 /  0:00:06.4    1.0
[03/14 14:48:13   6003s] ---------------------------------------------------------------------------------------------
[03/14 14:48:13   6003s]  TnsOpt #2 TOTAL                    0:10:48.3  ( 100.0 % )     0:10:48.3 /  0:10:48.9    1.0
[03/14 14:48:13   6003s] ---------------------------------------------------------------------------------------------
[03/14 14:48:13   6003s] 
[03/14 14:48:13   6003s] End: GigaOpt Optimization in TNS mode
[03/14 14:48:14   6004s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/14 14:48:14   6004s] Info: 1 clock net  excluded from IPO operation.
[03/14 14:48:14   6004s] ### Creating LA Mngr. totSessionCpu=1:40:04 mem=2041.4M
[03/14 14:48:14   6004s] ### Creating LA Mngr, finished. totSessionCpu=1:40:04 mem=2041.4M
[03/14 14:48:14   6004s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 14:48:14   6004s] ### Creating PhyDesignMc. totSessionCpu=1:40:04 mem=2060.5M
[03/14 14:48:14   6004s] OPERPROF: Starting DPlace-Init at level 1, MEM:2060.5M
[03/14 14:48:14   6004s] z: 2, totalTracks: 1
[03/14 14:48:14   6004s] z: 4, totalTracks: 1
[03/14 14:48:14   6004s] z: 6, totalTracks: 1
[03/14 14:48:14   6004s] z: 8, totalTracks: 1
[03/14 14:48:14   6004s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 14:48:14   6004s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2060.5M
[03/14 14:48:14   6004s] OPERPROF:     Starting CMU at level 3, MEM:2060.5M
[03/14 14:48:14   6004s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2060.5M
[03/14 14:48:14   6004s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.095, MEM:2060.5M
[03/14 14:48:14   6004s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2060.5MB).
[03/14 14:48:14   6004s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.141, MEM:2060.5M
[03/14 14:48:14   6004s] TotalInstCnt at PhyDesignMc Initialization: 25,280
[03/14 14:48:14   6004s] ### Creating PhyDesignMc, finished. totSessionCpu=1:40:05 mem=2060.5M
[03/14 14:48:14   6004s] Begin: Area Reclaim Optimization
[03/14 14:48:14   6004s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:40:04.6/1:40:23.8 (1.0), mem = 2060.5M
[03/14 14:48:14   6004s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.9
[03/14 14:48:14   6004s] (I,S,L,T): WC_VIEW: 78.4003, 21.4054, 1.06644, 100.872
[03/14 14:48:14   6004s] ### Creating RouteCongInterface, started
[03/14 14:48:14   6004s] 
[03/14 14:48:14   6004s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/14 14:48:14   6004s] 
[03/14 14:48:14   6004s] #optDebug: {0, 1.200}
[03/14 14:48:14   6004s] ### Creating RouteCongInterface, finished
[03/14 14:48:14   6004s] ### Creating LA Mngr. totSessionCpu=1:40:05 mem=2060.5M
[03/14 14:48:14   6004s] ### Creating LA Mngr, finished. totSessionCpu=1:40:05 mem=2060.5M
[03/14 14:48:15   6005s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2060.5M
[03/14 14:48:15   6005s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2060.5M
[03/14 14:48:16   6006s] Reclaim Optimization WNS Slack -0.481  TNS Slack -480.129 Density 60.36
[03/14 14:48:16   6006s] +----------+---------+--------+--------+------------+--------+
[03/14 14:48:16   6006s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 14:48:16   6006s] +----------+---------+--------+--------+------------+--------+
[03/14 14:48:16   6006s] |    60.36%|        -|  -0.481|-480.129|   0:00:00.0| 2060.5M|
[03/14 14:48:16   6006s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 14:48:16   6006s] |    60.36%|       37|  -0.481|-480.025|   0:00:00.0| 2098.7M|
[03/14 14:48:20   6010s] |    60.24%|      125|  -0.485|-479.057|   0:00:04.0| 2098.7M|
[03/14 14:48:27   6017s] |    59.90%|      821|  -0.481|-480.291|   0:00:07.0| 2098.7M|
[03/14 14:48:28   6018s] |    59.90%|       10|  -0.481|-480.280|   0:00:01.0| 2098.7M|
[03/14 14:48:28   6018s] |    59.90%|        0|  -0.481|-480.280|   0:00:00.0| 2098.7M|
[03/14 14:48:28   6018s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 14:48:29   6019s] |    59.90%|        0|  -0.481|-480.280|   0:00:01.0| 2098.7M|
[03/14 14:48:29   6019s] +----------+---------+--------+--------+------------+--------+
[03/14 14:48:29   6019s] Reclaim Optimization End WNS Slack -0.481  TNS Slack -480.280 Density 59.90
[03/14 14:48:29   6019s] 
[03/14 14:48:29   6019s] ** Summary: Restruct = 0 Buffer Deletion = 96 Declone = 37 Resize = 610 **
[03/14 14:48:29   6019s] --------------------------------------------------------------
[03/14 14:48:29   6019s] |                                   | Total     | Sequential |
[03/14 14:48:29   6019s] --------------------------------------------------------------
[03/14 14:48:29   6019s] | Num insts resized                 |     605  |       7    |
[03/14 14:48:29   6019s] | Num insts undone                  |     221  |       0    |
[03/14 14:48:29   6019s] | Num insts Downsized               |     605  |       7    |
[03/14 14:48:29   6019s] | Num insts Samesized               |       0  |       0    |
[03/14 14:48:29   6019s] | Num insts Upsized                 |       0  |       0    |
[03/14 14:48:29   6019s] | Num multiple commits+uncommits    |       5  |       -    |
[03/14 14:48:29   6019s] --------------------------------------------------------------
[03/14 14:48:29   6019s] **** Begin NDR-Layer Usage Statistics ****
[03/14 14:48:29   6019s] Layer 7 has 433 constrained nets 
[03/14 14:48:29   6019s] **** End NDR-Layer Usage Statistics ****
[03/14 14:48:29   6019s] End: Core Area Reclaim Optimization (cpu = 0:00:14.7) (real = 0:00:15.0) **
[03/14 14:48:29   6019s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2114.7M
[03/14 14:48:29   6019s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.078, MEM:2114.7M
[03/14 14:48:29   6019s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2114.7M
[03/14 14:48:29   6019s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2114.7M
[03/14 14:48:29   6019s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2114.7M
[03/14 14:48:29   6019s] OPERPROF:       Starting CMU at level 4, MEM:2114.7M
[03/14 14:48:29   6019s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:2114.7M
[03/14 14:48:29   6019s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.100, MEM:2114.7M
[03/14 14:48:29   6019s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2114.7M
[03/14 14:48:29   6019s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2114.7M
[03/14 14:48:29   6019s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.145, MEM:2114.7M
[03/14 14:48:29   6019s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.145, MEM:2114.7M
[03/14 14:48:29   6019s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.14
[03/14 14:48:29   6019s] OPERPROF: Starting RefinePlace at level 1, MEM:2114.7M
[03/14 14:48:29   6019s] *** Starting refinePlace (1:40:20 mem=2114.7M) ***
[03/14 14:48:29   6019s] Total net bbox length = 3.430e+05 (1.614e+05 1.815e+05) (ext = 7.935e+03)
[03/14 14:48:29   6019s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:48:29   6019s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2114.7M
[03/14 14:48:29   6019s] Starting refinePlace ...
[03/14 14:48:29   6019s] 
[03/14 14:48:29   6019s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 14:48:30   6020s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:48:30   6020s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2114.7MB) @(1:40:20 - 1:40:20).
[03/14 14:48:30   6020s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:48:30   6020s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2114.7MB
[03/14 14:48:30   6020s] Statistics of distance of Instance movement in refine placement:
[03/14 14:48:30   6020s]   maximum (X+Y) =         0.00 um
[03/14 14:48:30   6020s]   mean    (X+Y) =         0.00 um
[03/14 14:48:30   6020s] Summary Report:
[03/14 14:48:30   6020s] Instances move: 0 (out of 25147 movable)
[03/14 14:48:30   6020s] Instances flipped: 0
[03/14 14:48:30   6020s] Mean displacement: 0.00 um
[03/14 14:48:30   6020s] Max displacement: 0.00 um 
[03/14 14:48:30   6020s] Total instances moved : 0
[03/14 14:48:30   6020s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.442, MEM:2114.7M
[03/14 14:48:30   6020s] Total net bbox length = 3.430e+05 (1.614e+05 1.815e+05) (ext = 7.935e+03)
[03/14 14:48:30   6020s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2114.7MB
[03/14 14:48:30   6020s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2114.7MB) @(1:40:20 - 1:40:20).
[03/14 14:48:30   6020s] *** Finished refinePlace (1:40:20 mem=2114.7M) ***
[03/14 14:48:30   6020s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.14
[03/14 14:48:30   6020s] OPERPROF: Finished RefinePlace at level 1, CPU:0.520, REAL:0.525, MEM:2114.7M
[03/14 14:48:30   6020s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2114.7M
[03/14 14:48:30   6020s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.073, MEM:2114.7M
[03/14 14:48:30   6020s] Finished re-routing un-routed nets (0:00:00.0 2114.7M)
[03/14 14:48:30   6020s] 
[03/14 14:48:30   6020s] OPERPROF: Starting DPlace-Init at level 1, MEM:2114.7M
[03/14 14:48:30   6020s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2114.7M
[03/14 14:48:30   6020s] OPERPROF:     Starting CMU at level 3, MEM:2114.7M
[03/14 14:48:30   6020s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2114.7M
[03/14 14:48:30   6020s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:2114.7M
[03/14 14:48:30   6020s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2114.7M
[03/14 14:48:30   6020s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2114.7M
[03/14 14:48:30   6020s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.147, MEM:2114.7M
[03/14 14:48:30   6020s] 
[03/14 14:48:30   6020s] Density : 0.5990
[03/14 14:48:30   6020s] Max route overflow : 0.0000
[03/14 14:48:30   6020s] 
[03/14 14:48:30   6020s] 
[03/14 14:48:30   6020s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2114.7M) ***
[03/14 14:48:30   6020s] (I,S,L,T): WC_VIEW: 78.0419, 21.1987, 1.05116, 100.292
[03/14 14:48:30   6020s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.9
[03/14 14:48:30   6020s] *** AreaOpt [finish] : cpu/real = 0:00:16.4/0:00:16.3 (1.0), totSession cpu/real = 1:40:20.9/1:40:40.2 (1.0), mem = 2114.7M
[03/14 14:48:30   6020s] 
[03/14 14:48:30   6020s] =============================================================================================
[03/14 14:48:30   6020s]  Step TAT Report for AreaOpt #8
[03/14 14:48:30   6020s] =============================================================================================
[03/14 14:48:30   6020s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 14:48:30   6020s] ---------------------------------------------------------------------------------------------
[03/14 14:48:30   6020s] [ RefinePlace            ]      1   0:00:01.5  (   9.0 % )     0:00:01.5 /  0:00:01.5    1.0
[03/14 14:48:30   6020s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 14:48:30   6020s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:48:30   6020s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 14:48:30   6020s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:48:30   6020s] [ OptSingleIteration     ]      6   0:00:00.4  (   2.5 % )     0:00:12.3 /  0:00:12.3    1.0
[03/14 14:48:30   6020s] [ OptGetWeight           ]    234   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[03/14 14:48:30   6020s] [ OptEval                ]    234   0:00:07.9  (  48.4 % )     0:00:07.9 /  0:00:08.0    1.0
[03/14 14:48:30   6020s] [ OptCommit              ]    234   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    0.8
[03/14 14:48:30   6020s] [ IncrTimingUpdate       ]    102   0:00:01.6  (   9.9 % )     0:00:01.6 /  0:00:01.6    1.0
[03/14 14:48:30   6020s] [ PostCommitDelayUpdate  ]    261   0:00:00.5  (   3.0 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 14:48:30   6020s] [ IncrDelayCalc          ]    338   0:00:01.5  (   9.1 % )     0:00:01.5 /  0:00:01.6    1.1
[03/14 14:48:30   6020s] [ MISC                   ]          0:00:02.3  (  14.2 % )     0:00:02.3 /  0:00:02.3    1.0
[03/14 14:48:30   6020s] ---------------------------------------------------------------------------------------------
[03/14 14:48:30   6020s]  AreaOpt #8 TOTAL                   0:00:16.3  ( 100.0 % )     0:00:16.3 /  0:00:16.4    1.0
[03/14 14:48:30   6020s] ---------------------------------------------------------------------------------------------
[03/14 14:48:30   6020s] 
[03/14 14:48:30   6020s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2079.6M
[03/14 14:48:30   6021s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.074, MEM:2079.6M
[03/14 14:48:30   6021s] TotalInstCnt at PhyDesignMc Destruction: 25,147
[03/14 14:48:30   6021s] End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2041.59M, totSessionCpu=1:40:21).
[03/14 14:48:31   6021s] GigaOpt: WNS changes during reclaim: -0.481 -> -0.481 (bump 0.0, threshold 0.145) 1
[03/14 14:48:31   6021s] GigaOpt: TNS changes during reclaim: -480.129 -> -480.280 (bump -960.258, threshold 2.0) 1
[03/14 14:48:31   6021s] GigaOpt: TNS changes during reclaim: -480.129 -> -480.280 (bump 0.151, threshold 72.5) 1
[03/14 14:48:31   6021s] GigaOpt: TNS changes during reclaim: -480.129 -> -480.280 (bump -960.258, threshold 2.0) 1
[03/14 14:48:31   6021s] GigaOpt: TNS changes during reclaim: -480.129 -> -480.280 (bump 0.151, threshold 72.5) 1
[03/14 14:48:31   6021s] Begin: GigaOpt postEco DRV Optimization
[03/14 14:48:31   6021s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS -max_fanout
[03/14 14:48:31   6021s] Info: 1 clock net  excluded from IPO operation.
[03/14 14:48:31   6021s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:40:21.6/1:40:40.9 (1.0), mem = 2041.6M
[03/14 14:48:31   6021s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.10
[03/14 14:48:31   6021s] (I,S,L,T): WC_VIEW: 78.0419, 21.1987, 1.05116, 100.292
[03/14 14:48:31   6021s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 14:48:31   6021s] ### Creating PhyDesignMc. totSessionCpu=1:40:22 mem=2041.6M
[03/14 14:48:31   6021s] OPERPROF: Starting DPlace-Init at level 1, MEM:2041.6M
[03/14 14:48:31   6021s] z: 2, totalTracks: 1
[03/14 14:48:31   6021s] z: 4, totalTracks: 1
[03/14 14:48:31   6021s] z: 6, totalTracks: 1
[03/14 14:48:31   6021s] z: 8, totalTracks: 1
[03/14 14:48:31   6021s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 14:48:31   6021s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2041.6M
[03/14 14:48:31   6022s] OPERPROF:     Starting CMU at level 3, MEM:2041.6M
[03/14 14:48:31   6022s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2041.6M
[03/14 14:48:32   6022s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:2041.6M
[03/14 14:48:32   6022s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2041.6MB).
[03/14 14:48:32   6022s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.139, MEM:2041.6M
[03/14 14:48:32   6022s] TotalInstCnt at PhyDesignMc Initialization: 25,147
[03/14 14:48:32   6022s] ### Creating PhyDesignMc, finished. totSessionCpu=1:40:22 mem=2041.6M
[03/14 14:48:32   6022s] ### Creating RouteCongInterface, started
[03/14 14:48:32   6022s] 
[03/14 14:48:32   6022s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/14 14:48:32   6022s] 
[03/14 14:48:32   6022s] #optDebug: {0, 1.200}
[03/14 14:48:32   6022s] ### Creating RouteCongInterface, finished
[03/14 14:48:32   6022s] ### Creating LA Mngr. totSessionCpu=1:40:22 mem=2041.6M
[03/14 14:48:32   6022s] ### Creating LA Mngr, finished. totSessionCpu=1:40:22 mem=2041.6M
[03/14 14:48:35   6025s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2060.7M
[03/14 14:48:35   6025s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2060.7M
[03/14 14:48:35   6025s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 14:48:35   6025s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/14 14:48:35   6025s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 14:48:35   6025s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/14 14:48:35   6025s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 14:48:35   6025s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 14:48:35   6025s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.48|  -480.28|       0|       0|       0|  59.90|          |         |
[03/14 14:48:35   6025s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 14:48:35   6025s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.48|  -480.28|       0|       0|       0|  59.90| 0:00:00.0|  2060.7M|
[03/14 14:48:35   6025s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 14:48:35   6025s] **** Begin NDR-Layer Usage Statistics ****
[03/14 14:48:35   6025s] Layer 7 has 433 constrained nets 
[03/14 14:48:35   6025s] **** End NDR-Layer Usage Statistics ****
[03/14 14:48:35   6025s] 
[03/14 14:48:35   6025s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2060.7M) ***
[03/14 14:48:35   6025s] 
[03/14 14:48:35   6025s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2041.6M
[03/14 14:48:35   6025s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.069, MEM:2041.6M
[03/14 14:48:35   6025s] TotalInstCnt at PhyDesignMc Destruction: 25,147
[03/14 14:48:36   6026s] (I,S,L,T): WC_VIEW: 78.0419, 21.1987, 1.05116, 100.292
[03/14 14:48:36   6026s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.10
[03/14 14:48:36   6026s] *** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 1:40:26.1/1:40:45.4 (1.0), mem = 2041.6M
[03/14 14:48:36   6026s] 
[03/14 14:48:36   6026s] =============================================================================================
[03/14 14:48:36   6026s]  Step TAT Report for DrvOpt #3
[03/14 14:48:36   6026s] =============================================================================================
[03/14 14:48:36   6026s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 14:48:36   6026s] ---------------------------------------------------------------------------------------------
[03/14 14:48:36   6026s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 14:48:36   6026s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:48:36   6026s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 14:48:36   6026s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/14 14:48:36   6026s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:48:36   6026s] [ DrvFindVioNets         ]      2   0:00:00.3  (   7.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 14:48:36   6026s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[03/14 14:48:36   6026s] [ MISC                   ]          0:00:03.7  (  80.0 % )     0:00:03.7 /  0:00:03.7    1.0
[03/14 14:48:36   6026s] ---------------------------------------------------------------------------------------------
[03/14 14:48:36   6026s]  DrvOpt #3 TOTAL                    0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.6    1.0
[03/14 14:48:36   6026s] ---------------------------------------------------------------------------------------------
[03/14 14:48:36   6026s] 
[03/14 14:48:36   6026s] End: GigaOpt postEco DRV Optimization
[03/14 14:48:37   6027s]   Timing/DRV Snapshot: (REF)
[03/14 14:48:37   6027s]      Weighted WNS: -0.481
[03/14 14:48:37   6027s]       All  PG WNS: -0.481
[03/14 14:48:37   6027s]       High PG WNS: -0.481
[03/14 14:48:37   6027s]       All  PG TNS: -480.280
[03/14 14:48:37   6027s]       High PG TNS: -480.280
[03/14 14:48:37   6027s]          Tran DRV: 0
[03/14 14:48:37   6027s]           Cap DRV: 0
[03/14 14:48:37   6027s]        Fanout DRV: 0
[03/14 14:48:37   6027s]            Glitch: 0
[03/14 14:48:37   6027s]    Category Slack: { [L, -0.481] [H, -0.481] }
[03/14 14:48:37   6027s] 
[03/14 14:48:37   6027s] **optDesign ... cpu = 1:37:01, real = 1:36:56, mem = 1694.5M, totSessionCpu=1:40:27 **
[03/14 14:48:37   6027s] **optDesign ... cpu = 1:37:01, real = 1:36:56, mem = 1695.7M, totSessionCpu=1:40:27 **
[03/14 14:48:37   6027s] ** Profile ** Start :  cpu=0:00:00.0, mem=2041.6M
[03/14 14:48:37   6027s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2041.6M
[03/14 14:48:37   6027s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.101, MEM:2041.6M
[03/14 14:48:37   6027s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2041.6M
[03/14 14:48:37   6027s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2051.6M
[03/14 14:48:38   6028s] ** Profile ** DRVs :  cpu=0:00:00.7, mem=2051.6M
[03/14 14:48:38   6028s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.481  | -0.481  |  0.004  |
|           TNS (ns):|-480.281 |-480.281 |  0.000  |
|    Violating Paths:|  1289   |  1289   |    0    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.899%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2051.6M
[03/14 14:48:38   6028s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -preCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[03/14 14:48:38   6028s] Info: 1 clock net  excluded from IPO operation.
[03/14 14:48:38   6028s] ### Creating LA Mngr. totSessionCpu=1:40:29 mem=2051.6M
[03/14 14:48:38   6028s] ### Creating LA Mngr, finished. totSessionCpu=1:40:29 mem=2051.6M
[03/14 14:48:38   6028s] 
[03/14 14:48:38   6028s] Begin: Power Optimization
[03/14 14:48:38   6028s] 
[03/14 14:48:38   6028s] Begin Power Analysis
[03/14 14:48:38   6028s] 
[03/14 14:48:38   6028s]              0V	    VSS
[03/14 14:48:38   6028s]            0.9V	    VDD
[03/14 14:48:38   6028s] Begin Processing Timing Library for Power Calculation
[03/14 14:48:38   6028s] 
[03/14 14:48:38   6028s] Begin Processing Timing Library for Power Calculation
[03/14 14:48:38   6028s] 
[03/14 14:48:38   6028s] 
[03/14 14:48:38   6028s] 
[03/14 14:48:38   6028s] Begin Processing Power Net/Grid for Power Calculation
[03/14 14:48:38   6028s] 
[03/14 14:48:38   6028s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1696.14MB/3194.45MB/1760.04MB)
[03/14 14:48:38   6028s] 
[03/14 14:48:38   6028s] Begin Processing Timing Window Data for Power Calculation
[03/14 14:48:38   6028s] 
[03/14 14:48:38   6029s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1696.40MB/3194.45MB/1760.04MB)
[03/14 14:48:38   6029s] 
[03/14 14:48:38   6029s] Begin Processing User Attributes
[03/14 14:48:38   6029s] 
[03/14 14:48:39   6029s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1696.40MB/3194.45MB/1760.04MB)
[03/14 14:48:39   6029s] 
[03/14 14:48:39   6029s] Begin Processing Signal Activity
[03/14 14:48:39   6029s] 
[03/14 14:48:40   6030s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1697.20MB/3194.45MB/1760.04MB)
[03/14 14:48:40   6030s] 
[03/14 14:48:40   6030s] Begin Power Computation
[03/14 14:48:40   6030s] 
[03/14 14:48:40   6030s]       ----------------------------------------------------------
[03/14 14:48:40   6030s]       # of cell(s) missing both power/leakage table: 0
[03/14 14:48:40   6030s]       # of cell(s) missing power table: 1
[03/14 14:48:40   6030s]       # of cell(s) missing leakage table: 0
[03/14 14:48:40   6030s]       # of MSMV cell(s) missing power_level: 0
[03/14 14:48:40   6030s]       ----------------------------------------------------------
[03/14 14:48:40   6030s] CellName                                  Missing Table(s)
[03/14 14:48:40   6030s] TIEL                                      internal power, 
[03/14 14:48:40   6030s] 
[03/14 14:48:40   6030s] 
[03/14 14:48:42   6032s] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1697.21MB/3194.45MB/1760.04MB)
[03/14 14:48:42   6032s] 
[03/14 14:48:42   6032s] Begin Processing User Attributes
[03/14 14:48:42   6032s] 
[03/14 14:48:42   6032s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1697.21MB/3194.45MB/1760.04MB)
[03/14 14:48:42   6032s] 
[03/14 14:48:42   6032s] Ended Power Analysis: (cpu=0:00:03, real=0:00:04, mem(process/total/peak)=1697.21MB/3194.45MB/1760.04MB)
[03/14 14:48:42   6032s] 
[03/14 14:48:43   6033s] *



[03/14 14:48:43   6033s] Total Power
[03/14 14:48:43   6033s] -----------------------------------------------------------------------------------------
[03/14 14:48:43   6033s] Total Internal Power:       78.73676281 	   77.2579%
[03/14 14:48:43   6033s] Total Switching Power:      22.09995819 	   21.6849%
[03/14 14:48:43   6033s] Total Leakage Power:         1.07744050 	    1.0572%
[03/14 14:48:43   6033s] Total Power:               101.91416182
[03/14 14:48:43   6033s] -----------------------------------------------------------------------------------------
[03/14 14:48:43   6033s] Processing average sequential pin duty cycle 
[03/14 14:48:43   6033s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 14:48:43   6033s] ### Creating PhyDesignMc. totSessionCpu=1:40:34 mem=2070.7M
[03/14 14:48:43   6033s] OPERPROF: Starting DPlace-Init at level 1, MEM:2070.7M
[03/14 14:48:43   6033s] z: 2, totalTracks: 1
[03/14 14:48:43   6033s] z: 4, totalTracks: 1
[03/14 14:48:43   6033s] z: 6, totalTracks: 1
[03/14 14:48:43   6033s] z: 8, totalTracks: 1
[03/14 14:48:43   6033s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/14 14:48:43   6033s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2070.7M
[03/14 14:48:43   6033s] OPERPROF:     Starting CMU at level 3, MEM:2070.7M
[03/14 14:48:43   6033s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2070.7M
[03/14 14:48:43   6033s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.089, MEM:2070.7M
[03/14 14:48:43   6033s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2070.7MB).
[03/14 14:48:43   6033s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.134, MEM:2070.7M
[03/14 14:48:43   6033s] TotalInstCnt at PhyDesignMc Initialization: 25,147
[03/14 14:48:43   6033s] ### Creating PhyDesignMc, finished. totSessionCpu=1:40:34 mem=2070.7M
[03/14 14:48:44   6034s]   Timing Snapshot: (REF)
[03/14 14:48:44   6034s]      Weighted WNS: -0.481
[03/14 14:48:44   6034s]       All  PG WNS: -0.481
[03/14 14:48:44   6034s]       High PG WNS: -0.481
[03/14 14:48:44   6034s]       All  PG TNS: -480.280
[03/14 14:48:44   6034s]       High PG TNS: -480.280
[03/14 14:48:44   6034s]    Category Slack: { [L, -0.481] [H, -0.481] }
[03/14 14:48:44   6034s] 
[03/14 14:48:45   6035s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2086.7M
[03/14 14:48:45   6035s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2086.7M
[03/14 14:48:50   6040s] 
[03/14 14:48:50   6040s] Phase 1 finished in (cpu = 0:00:04.2) (real = 0:00:04.0) **
[03/14 14:48:51   6041s] 
[03/14 14:48:51   6041s] =============================================================================================
[03/14 14:48:51   6041s]  Step TAT Report for PowerOpt #1
[03/14 14:48:51   6041s] =============================================================================================
[03/14 14:48:51   6041s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 14:48:51   6041s] ---------------------------------------------------------------------------------------------
[03/14 14:48:51   6041s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 14:48:51   6041s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:48:51   6041s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 14:48:51   6041s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:48:51   6041s] [ BottleneckAnalyzerInit ]      1   0:00:02.4  (  34.9 % )     0:00:02.4 /  0:00:02.4    1.0
[03/14 14:48:51   6041s] [ OptSingleIteration     ]      3   0:00:00.2  (   2.4 % )     0:00:01.7 /  0:00:01.7    1.0
[03/14 14:48:51   6041s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:48:51   6041s] [ OptEval                ]      3   0:00:01.0  (  15.5 % )     0:00:01.0 /  0:00:01.1    1.0
[03/14 14:48:51   6041s] [ OptCommit              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[03/14 14:48:51   6041s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 14:48:51   6041s] [ PostCommitDelayUpdate  ]      2   0:00:00.1  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 14:48:51   6041s] [ IncrDelayCalc          ]     13   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 14:48:51   6041s] [ DrvFindVioNets         ]      1   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 14:48:51   6041s] [ MISC                   ]          0:00:02.1  (  31.0 % )     0:00:02.1 /  0:00:02.1    1.0
[03/14 14:48:51   6041s] ---------------------------------------------------------------------------------------------
[03/14 14:48:51   6041s]  PowerOpt #1 TOTAL                  0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:06.7    1.0
[03/14 14:48:51   6041s] ---------------------------------------------------------------------------------------------
[03/14 14:48:51   6041s] 
[03/14 14:48:51   6041s] Finished Timing Update in (cpu = 0:00:07.0) (real = 0:00:07.0) **
[03/14 14:48:51   6041s] OPT: Doing preprocessing before recovery...
[03/14 14:48:52   6042s]   Timing Snapshot: (TGT)
[03/14 14:48:52   6042s]      Weighted WNS: -0.481
[03/14 14:48:52   6042s]       All  PG WNS: -0.481
[03/14 14:48:52   6042s]       High PG WNS: -0.481
[03/14 14:48:52   6042s]       All  PG TNS: -486.186
[03/14 14:48:52   6042s]       High PG TNS: -483.632
[03/14 14:48:52   6042s]    Category Slack: { [L, -0.481] [H, -0.481] }
[03/14 14:48:52   6042s] 
[03/14 14:48:52   6042s] Checking setup slack degradation ...
[03/14 14:48:52   6042s] 
[03/14 14:48:52   6042s] Recovery Manager:
[03/14 14:48:52   6042s]   Low  Effort WNS Jump: 0.000 (REF: -0.481, TGT: -0.481, Threshold: 0.010) - Skip
[03/14 14:48:52   6042s]   High Effort WNS Jump: 0.000 (REF: -0.481, TGT: -0.481, Threshold: 0.010) - Skip
[03/14 14:48:52   6042s]   Low  Effort TNS Jump: 5.906 (REF: -480.280, TGT: -486.186, Threshold: 96.056) - Skip
[03/14 14:48:52   6042s]   High Effort TNS Jump: 3.352 (REF: -480.280, TGT: -483.632, Threshold: 5.000) - Skip
[03/14 14:48:52   6042s] 
[03/14 14:48:52   6042s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2124.8M
[03/14 14:48:52   6042s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.074, MEM:2124.8M
[03/14 14:48:52   6042s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2124.8M
[03/14 14:48:52   6042s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2124.8M
[03/14 14:48:52   6042s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2124.8M
[03/14 14:48:53   6043s] OPERPROF:       Starting CMU at level 4, MEM:2124.8M
[03/14 14:48:53   6043s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:2124.8M
[03/14 14:48:53   6043s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.098, MEM:2124.8M
[03/14 14:48:53   6043s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.139, MEM:2124.8M
[03/14 14:48:53   6043s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.139, MEM:2124.8M
[03/14 14:48:53   6043s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.15
[03/14 14:48:53   6043s] OPERPROF: Starting RefinePlace at level 1, MEM:2124.8M
[03/14 14:48:53   6043s] *** Starting refinePlace (1:40:43 mem=2124.8M) ***
[03/14 14:48:53   6043s] Total net bbox length = 3.430e+05 (1.614e+05 1.815e+05) (ext = 7.935e+03)
[03/14 14:48:53   6043s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:48:53   6043s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2124.8M
[03/14 14:48:53   6043s] Starting refinePlace ...
[03/14 14:48:53   6043s] 
[03/14 14:48:53   6043s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 14:48:53   6043s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:48:53   6043s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2124.8MB) @(1:40:43 - 1:40:44).
[03/14 14:48:53   6043s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:48:53   6043s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2124.8MB
[03/14 14:48:53   6043s] Statistics of distance of Instance movement in refine placement:
[03/14 14:48:53   6043s]   maximum (X+Y) =         0.00 um
[03/14 14:48:53   6043s]   mean    (X+Y) =         0.00 um
[03/14 14:48:53   6043s] Summary Report:
[03/14 14:48:53   6043s] Instances move: 0 (out of 25147 movable)
[03/14 14:48:53   6043s] Instances flipped: 0
[03/14 14:48:53   6043s] Mean displacement: 0.00 um
[03/14 14:48:53   6043s] Max displacement: 0.00 um 
[03/14 14:48:53   6043s] Total instances moved : 0
[03/14 14:48:53   6043s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.400, REAL:0.407, MEM:2124.8M
[03/14 14:48:53   6043s] Total net bbox length = 3.430e+05 (1.614e+05 1.815e+05) (ext = 7.935e+03)
[03/14 14:48:53   6043s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2124.8MB
[03/14 14:48:53   6043s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2124.8MB) @(1:40:43 - 1:40:44).
[03/14 14:48:53   6043s] *** Finished refinePlace (1:40:44 mem=2124.8M) ***
[03/14 14:48:53   6043s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.15
[03/14 14:48:53   6043s] OPERPROF: Finished RefinePlace at level 1, CPU:0.480, REAL:0.483, MEM:2124.8M
[03/14 14:48:53   6043s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2124.8M
[03/14 14:48:53   6043s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.063, MEM:2124.8M
[03/14 14:48:53   6043s] Finished re-routing un-routed nets (0:00:00.0 2124.8M)
[03/14 14:48:53   6043s] 
[03/14 14:48:53   6043s] OPERPROF: Starting DPlace-Init at level 1, MEM:2124.8M
[03/14 14:48:53   6043s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2124.8M
[03/14 14:48:53   6043s] OPERPROF:     Starting CMU at level 3, MEM:2124.8M
[03/14 14:48:53   6043s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2124.8M
[03/14 14:48:53   6043s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.096, MEM:2124.8M
[03/14 14:48:53   6043s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.135, MEM:2124.8M
[03/14 14:48:54   6044s] 
[03/14 14:48:54   6044s] Density : 0.5986
[03/14 14:48:54   6044s] Max route overflow : 0.0000
[03/14 14:48:54   6044s] 
[03/14 14:48:54   6044s] Begin: Core Power Optimization
[03/14 14:48:54   6044s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:40:44.1/1:41:03.3 (1.0), mem = 2124.8M
[03/14 14:48:54   6044s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.12
[03/14 14:48:54   6044s] (I,S,L,T): WC_VIEW: 79.0957, 22.0881, 1.04908, 102.233
[03/14 14:48:54   6044s] ### Creating RouteCongInterface, started
[03/14 14:48:54   6044s] 
[03/14 14:48:54   6044s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/14 14:48:54   6044s] 
[03/14 14:48:54   6044s] #optDebug: {0, 1.200}
[03/14 14:48:54   6044s] ### Creating RouteCongInterface, finished
[03/14 14:48:54   6044s] ### Creating LA Mngr. totSessionCpu=1:40:44 mem=2124.8M
[03/14 14:48:54   6044s] ### Creating LA Mngr, finished. totSessionCpu=1:40:44 mem=2124.8M
[03/14 14:48:55   6045s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2124.8M
[03/14 14:48:55   6045s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2124.8M
[03/14 14:48:55   6045s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 14:48:55   6045s] Reclaim Optimization WNS Slack -0.481  TNS Slack -486.186 Density 59.86
[03/14 14:48:55   6045s] +----------+---------+--------+--------+------------+--------+
[03/14 14:48:55   6045s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 14:48:55   6045s] +----------+---------+--------+--------+------------+--------+
[03/14 14:48:55   6045s] |    59.86%|        -|  -0.481|-486.186|   0:00:00.0| 2124.8M|
[03/14 14:48:55   6045s] Running power reclaim iteration with 25.34573 cutoff 
[03/14 14:48:56   6046s] |    59.86%|        0|  -0.481|-486.186|   0:00:01.0| 2124.8M|
[03/14 14:48:56   6046s] Running power reclaim iteration with 25.34573 cutoff 
[03/14 14:49:05   6055s] |    59.86%|      211|  -0.481|-487.138|   0:00:09.0| 2171.0M|
[03/14 14:49:05   6055s] Running power reclaim iteration with 25.34573 cutoff 
[03/14 14:49:17   6067s] |    59.80%|       67|  -0.481|-487.076|   0:00:12.0| 2164.5M|
[03/14 14:49:18   6068s] |    59.80%|        1|  -0.481|-487.076|   0:00:01.0| 2164.5M|
[03/14 14:49:18   6068s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 14:49:18   6068s] Running power reclaim iteration with 38.01859 cutoff 
[03/14 14:49:23   6073s] |    59.80%|        0|  -0.481|-487.076|   0:00:05.0| 2169.6M|
[03/14 14:49:23   6073s] Running power reclaim iteration with 5.06915 cutoff 
[03/14 14:49:28   6078s] |    59.80%|        0|  -0.481|-487.076|   0:00:05.0| 2173.1M|
[03/14 14:49:28   6078s] +----------+---------+--------+--------+------------+--------+
[03/14 14:49:28   6078s] Reclaim Optimization End WNS Slack -0.481  TNS Slack -487.076 Density 59.80
[03/14 14:49:28   6078s] 
[03/14 14:49:28   6078s] ** Summary: Restruct = 68 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/14 14:49:28   6078s] --------------------------------------------------------------
[03/14 14:49:28   6078s] |                                   | Total     | Sequential |
[03/14 14:49:28   6078s] --------------------------------------------------------------
[03/14 14:49:28   6078s] | Num insts resized                 |       0  |       0    |
[03/14 14:49:28   6078s] | Num insts undone                  |       0  |       0    |
[03/14 14:49:28   6078s] | Num insts Downsized               |       0  |       0    |
[03/14 14:49:28   6078s] | Num insts Samesized               |       0  |       0    |
[03/14 14:49:28   6078s] | Num insts Upsized                 |       0  |       0    |
[03/14 14:49:28   6078s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 14:49:28   6078s] --------------------------------------------------------------
[03/14 14:49:28   6078s] **** Begin NDR-Layer Usage Statistics ****
[03/14 14:49:28   6078s] Layer 7 has 433 constrained nets 
[03/14 14:49:28   6078s] **** End NDR-Layer Usage Statistics ****
[03/14 14:49:28   6078s] 
[03/14 14:49:28   6078s] 
[03/14 14:49:28   6078s] =======================================================================
[03/14 14:49:28   6078s]                 Reasons for not reclaiming further
[03/14 14:49:28   6078s] =======================================================================
[03/14 14:49:28   6078s] *info: Total 16 instance(s) which couldn't be reclaimed.
[03/14 14:49:28   6078s] 
[03/14 14:49:28   6078s] Resizing failure reasons
[03/14 14:49:28   6078s] ------------------------------------------------
[03/14 14:49:28   6078s] *info:    16 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/14 14:49:28   6078s] 
[03/14 14:49:28   6078s] 
[03/14 14:49:28   6078s] Number of insts committed for which the initial cell was dont use = 0
[03/14 14:49:28   6078s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/14 14:49:28   6078s] End: Core Power Optimization (cpu = 0:00:34.7) (real = 0:00:34.0) **
[03/14 14:49:28   6078s] (I,S,L,T): WC_VIEW: 79.0766, 22.0404, 1.04801, 102.165
[03/14 14:49:28   6078s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.12
[03/14 14:49:28   6078s] *** PowerOpt [finish] : cpu/real = 0:00:34.8/0:00:34.8 (1.0), totSession cpu/real = 1:41:18.9/1:41:38.1 (1.0), mem = 2173.1M
[03/14 14:49:28   6078s] 
[03/14 14:49:28   6078s] =============================================================================================
[03/14 14:49:28   6078s]  Step TAT Report for PowerOpt #2
[03/14 14:49:28   6078s] =============================================================================================
[03/14 14:49:28   6078s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 14:49:28   6078s] ---------------------------------------------------------------------------------------------
[03/14 14:49:28   6078s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 14:49:28   6078s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:49:28   6078s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 14:49:28   6078s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:49:28   6078s] [ BottleneckAnalyzerInit ]      2   0:00:04.5  (  13.0 % )     0:00:04.5 /  0:00:04.5    1.0
[03/14 14:49:28   6078s] [ OptSingleIteration     ]      8   0:00:00.8  (   2.2 % )     0:00:27.4 /  0:00:27.4    1.0
[03/14 14:49:28   6078s] [ OptGetWeight           ]    121   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[03/14 14:49:28   6078s] [ OptEval                ]    121   0:00:24.9  (  71.6 % )     0:00:24.9 /  0:00:24.9    1.0
[03/14 14:49:28   6078s] [ OptCommit              ]    121   0:00:01.0  (   2.7 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 14:49:28   6078s] [ IncrTimingUpdate       ]     34   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.8
[03/14 14:49:28   6078s] [ PostCommitDelayUpdate  ]    293   0:00:00.2  (   0.4 % )     0:00:00.5 /  0:00:00.6    1.1
[03/14 14:49:28   6078s] [ IncrDelayCalc          ]    531   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.1
[03/14 14:49:28   6078s] [ DrvFindVioNets         ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 14:49:28   6078s] [ MISC                   ]          0:00:02.3  (   6.6 % )     0:00:02.3 /  0:00:02.3    1.0
[03/14 14:49:28   6078s] ---------------------------------------------------------------------------------------------
[03/14 14:49:28   6078s]  PowerOpt #2 TOTAL                  0:00:34.8  ( 100.0 % )     0:00:34.8 /  0:00:34.8    1.0
[03/14 14:49:28   6078s] ---------------------------------------------------------------------------------------------
[03/14 14:49:28   6078s] 
[03/14 14:49:28   6079s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2173.1M
[03/14 14:49:28   6079s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:2173.1M
[03/14 14:49:28   6079s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2173.1M
[03/14 14:49:28   6079s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2173.1M
[03/14 14:49:29   6079s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2173.1M
[03/14 14:49:29   6079s] OPERPROF:       Starting CMU at level 4, MEM:2173.1M
[03/14 14:49:29   6079s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2173.1M
[03/14 14:49:29   6079s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.098, MEM:2173.1M
[03/14 14:49:29   6079s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.139, MEM:2173.1M
[03/14 14:49:29   6079s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.139, MEM:2173.1M
[03/14 14:49:29   6079s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.16
[03/14 14:49:29   6079s] OPERPROF: Starting RefinePlace at level 1, MEM:2173.1M
[03/14 14:49:29   6079s] *** Starting refinePlace (1:41:19 mem=2173.1M) ***
[03/14 14:49:29   6079s] Total net bbox length = 3.430e+05 (1.616e+05 1.814e+05) (ext = 7.950e+03)
[03/14 14:49:29   6079s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:49:29   6079s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2173.1M
[03/14 14:49:29   6079s] Starting refinePlace ...
[03/14 14:49:29   6079s] 
[03/14 14:49:29   6079s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 14:49:29   6079s] Move report: legalization moves 60 insts, mean move: 1.31 um, max move: 4.00 um
[03/14 14:49:29   6079s] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4652_0): (310.80, 267.40) --> (308.60, 265.60)
[03/14 14:49:29   6079s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2173.1MB) @(1:41:19 - 1:41:20).
[03/14 14:49:29   6079s] Move report: Detail placement moves 60 insts, mean move: 1.31 um, max move: 4.00 um
[03/14 14:49:29   6079s] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4652_0): (310.80, 267.40) --> (308.60, 265.60)
[03/14 14:49:29   6079s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2173.1MB
[03/14 14:49:29   6079s] Statistics of distance of Instance movement in refine placement:
[03/14 14:49:29   6079s]   maximum (X+Y) =         4.00 um
[03/14 14:49:29   6079s]   inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4652_0) with max move: (310.8, 267.4) -> (308.6, 265.6)
[03/14 14:49:29   6079s]   mean    (X+Y) =         1.31 um
[03/14 14:49:29   6079s] Summary Report:
[03/14 14:49:29   6079s] Instances move: 60 (out of 25046 movable)
[03/14 14:49:29   6079s] Instances flipped: 0
[03/14 14:49:29   6079s] Mean displacement: 1.31 um
[03/14 14:49:29   6079s] Max displacement: 4.00 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4652_0) (310.8, 267.4) -> (308.6, 265.6)
[03/14 14:49:29   6079s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/14 14:49:29   6079s] Total instances moved : 60
[03/14 14:49:29   6079s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.410, REAL:0.402, MEM:2173.1M
[03/14 14:49:29   6079s] Total net bbox length = 3.430e+05 (1.616e+05 1.814e+05) (ext = 7.950e+03)
[03/14 14:49:29   6079s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2173.1MB
[03/14 14:49:29   6079s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2173.1MB) @(1:41:19 - 1:41:20).
[03/14 14:49:29   6079s] *** Finished refinePlace (1:41:20 mem=2173.1M) ***
[03/14 14:49:29   6079s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.16
[03/14 14:49:29   6079s] OPERPROF: Finished RefinePlace at level 1, CPU:0.470, REAL:0.476, MEM:2173.1M
[03/14 14:49:29   6079s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2173.1M
[03/14 14:49:29   6079s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.065, MEM:2173.1M
[03/14 14:49:29   6079s] Finished re-routing un-routed nets (0:00:00.0 2173.1M)
[03/14 14:49:29   6079s] 
[03/14 14:49:29   6079s] OPERPROF: Starting DPlace-Init at level 1, MEM:2173.1M
[03/14 14:49:29   6079s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2173.1M
[03/14 14:49:29   6080s] OPERPROF:     Starting CMU at level 3, MEM:2173.1M
[03/14 14:49:29   6080s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2173.1M
[03/14 14:49:29   6080s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.097, MEM:2173.1M
[03/14 14:49:29   6080s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.136, MEM:2173.1M
[03/14 14:49:30   6080s] 
[03/14 14:49:30   6080s] Density : 0.5980
[03/14 14:49:30   6080s] Max route overflow : 0.0000
[03/14 14:49:30   6080s] 
[03/14 14:49:30   6080s] 
[03/14 14:49:30   6080s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=2173.1M) ***
[03/14 14:49:30   6080s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 14:49:30   6080s]   Timing Snapshot: (TGT)
[03/14 14:49:30   6080s]      Weighted WNS: -0.481
[03/14 14:49:30   6080s]       All  PG WNS: -0.481
[03/14 14:49:30   6080s]       High PG WNS: -0.481
[03/14 14:49:30   6080s]       All  PG TNS: -487.076
[03/14 14:49:30   6080s]       High PG TNS: -484.568
[03/14 14:49:30   6080s]    Category Slack: { [L, -0.481] [H, -0.481] }
[03/14 14:49:30   6080s] 
[03/14 14:49:30   6080s] Checking setup slack degradation ...
[03/14 14:49:30   6080s] 
[03/14 14:49:30   6080s] Recovery Manager:
[03/14 14:49:30   6080s]   Low  Effort WNS Jump: 0.000 (REF: -0.481, TGT: -0.481, Threshold: 0.010) - Skip
[03/14 14:49:30   6080s]   High Effort WNS Jump: 0.000 (REF: -0.481, TGT: -0.481, Threshold: 0.010) - Skip
[03/14 14:49:30   6080s]   Low  Effort TNS Jump: 6.796 (REF: -480.280, TGT: -487.076, Threshold: 96.056) - Skip
[03/14 14:49:30   6080s]   High Effort TNS Jump: 4.288 (REF: -480.280, TGT: -484.568, Threshold: 5.000) - Skip
[03/14 14:49:30   6080s] 
[03/14 14:49:31   6081s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
[03/14 14:49:31   6081s] Info: 1 clock net  excluded from IPO operation.
[03/14 14:49:31   6081s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:21.4/1:41:40.5 (1.0), mem = 2173.1M
[03/14 14:49:31   6081s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.13
[03/14 14:49:31   6081s] (I,S,L,T): WC_VIEW: 79.0766, 22.0407, 1.04801, 102.165
[03/14 14:49:31   6081s] ### Creating RouteCongInterface, started
[03/14 14:49:31   6081s] 
[03/14 14:49:31   6081s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 14:49:31   6081s] 
[03/14 14:49:31   6081s] #optDebug: {0, 1.200}
[03/14 14:49:31   6081s] ### Creating RouteCongInterface, finished
[03/14 14:49:31   6081s] ### Creating LA Mngr. totSessionCpu=1:41:22 mem=2173.1M
[03/14 14:49:31   6081s] ### Creating LA Mngr, finished. totSessionCpu=1:41:22 mem=2173.1M
[03/14 14:49:37   6087s] Info: 1 clock net  excluded from IPO operation.
[03/14 14:49:39   6089s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2182.7M
[03/14 14:49:39   6089s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2182.7M
[03/14 14:49:39   6089s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:49:39   6089s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:49:39   6089s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:49:39   6089s] |  -0.481|   -0.481|-487.076| -487.076|    59.80%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:49:39   6089s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 14:49:39   6090s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:49:39   6090s] 
[03/14 14:49:39   6090s] *** Finish pre-CTS Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2201.7M) ***
[03/14 14:49:39   6090s] 
[03/14 14:49:39   6090s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2201.7M) ***
[03/14 14:49:39   6090s] **** Begin NDR-Layer Usage Statistics ****
[03/14 14:49:39   6090s] Layer 7 has 433 constrained nets 
[03/14 14:49:39   6090s] **** End NDR-Layer Usage Statistics ****
[03/14 14:49:40   6090s] (I,S,L,T): WC_VIEW: 79.0766, 22.0407, 1.04801, 102.165
[03/14 14:49:40   6090s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.13
[03/14 14:49:40   6090s] *** SetupOpt [finish] : cpu/real = 0:00:08.9/0:00:08.9 (1.0), totSession cpu/real = 1:41:30.2/1:41:49.4 (1.0), mem = 2192.2M
[03/14 14:49:40   6090s] 
[03/14 14:49:40   6090s] =============================================================================================
[03/14 14:49:40   6090s]  Step TAT Report for HardenOpt #1
[03/14 14:49:40   6090s] =============================================================================================
[03/14 14:49:40   6090s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 14:49:40   6090s] ---------------------------------------------------------------------------------------------
[03/14 14:49:40   6090s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 14:49:40   6090s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:49:40   6090s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 14:49:40   6090s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:49:40   6090s] [ TransformInit          ]      1   0:00:07.6  (  85.9 % )     0:00:07.6 /  0:00:07.6    1.0
[03/14 14:49:40   6090s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 14:49:40   6090s] [ OptGetWeight           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/14 14:49:40   6090s] [ OptEval                ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 14:49:40   6090s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   20.5
[03/14 14:49:40   6090s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:49:40   6090s] [ SetupOptGetWorkingSet  ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 14:49:40   6090s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:49:40   6090s] [ MISC                   ]          0:00:00.6  (   7.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 14:49:40   6090s] ---------------------------------------------------------------------------------------------
[03/14 14:49:40   6090s]  HardenOpt #1 TOTAL                 0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:08.9    1.0
[03/14 14:49:40   6090s] ---------------------------------------------------------------------------------------------
[03/14 14:49:40   6090s] 
[03/14 14:49:40   6090s] Executing incremental physical updates
[03/14 14:49:40   6090s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2192.2M
[03/14 14:49:40   6090s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:2192.2M
[03/14 14:49:40   6090s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2192.2M
[03/14 14:49:40   6090s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2192.2M
[03/14 14:49:40   6090s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2192.2M
[03/14 14:49:40   6090s] OPERPROF:       Starting CMU at level 4, MEM:2192.2M
[03/14 14:49:40   6090s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2192.2M
[03/14 14:49:40   6090s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.098, MEM:2192.2M
[03/14 14:49:40   6090s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.137, MEM:2192.2M
[03/14 14:49:40   6090s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.138, MEM:2192.2M
[03/14 14:49:40   6090s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.17
[03/14 14:49:40   6090s] OPERPROF: Starting RefinePlace at level 1, MEM:2192.2M
[03/14 14:49:40   6090s] *** Starting refinePlace (1:41:31 mem=2192.2M) ***
[03/14 14:49:40   6090s] Total net bbox length = 3.430e+05 (1.616e+05 1.814e+05) (ext = 7.950e+03)
[03/14 14:49:40   6090s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:49:40   6090s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2192.2M
[03/14 14:49:40   6090s] Starting refinePlace ...
[03/14 14:49:40   6090s] 
[03/14 14:49:40   6090s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 14:49:40   6091s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:49:40   6091s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2192.2MB) @(1:41:31 - 1:41:31).
[03/14 14:49:40   6091s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:49:40   6091s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2192.2MB
[03/14 14:49:40   6091s] Statistics of distance of Instance movement in refine placement:
[03/14 14:49:40   6091s]   maximum (X+Y) =         0.00 um
[03/14 14:49:40   6091s]   mean    (X+Y) =         0.00 um
[03/14 14:49:40   6091s] Summary Report:
[03/14 14:49:40   6091s] Instances move: 0 (out of 25046 movable)
[03/14 14:49:40   6091s] Instances flipped: 0
[03/14 14:49:40   6091s] Mean displacement: 0.00 um
[03/14 14:49:40   6091s] Max displacement: 0.00 um 
[03/14 14:49:40   6091s] Total instances moved : 0
[03/14 14:49:40   6091s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.400, REAL:0.399, MEM:2192.2M
[03/14 14:49:40   6091s] Total net bbox length = 3.430e+05 (1.616e+05 1.814e+05) (ext = 7.950e+03)
[03/14 14:49:40   6091s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2192.2MB
[03/14 14:49:40   6091s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2192.2MB) @(1:41:31 - 1:41:31).
[03/14 14:49:40   6091s] *** Finished refinePlace (1:41:31 mem=2192.2M) ***
[03/14 14:49:40   6091s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.17
[03/14 14:49:40   6091s] OPERPROF: Finished RefinePlace at level 1, CPU:0.470, REAL:0.475, MEM:2192.2M
[03/14 14:49:41   6091s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2192.2M
[03/14 14:49:41   6091s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.067, MEM:2192.2M
[03/14 14:49:41   6091s] Finished re-routing un-routed nets (0:00:00.0 2192.2M)
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] OPERPROF: Starting DPlace-Init at level 1, MEM:2192.2M
[03/14 14:49:41   6091s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2192.2M
[03/14 14:49:41   6091s] OPERPROF:     Starting CMU at level 3, MEM:2192.2M
[03/14 14:49:41   6091s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2192.2M
[03/14 14:49:41   6091s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.095, MEM:2192.2M
[03/14 14:49:41   6091s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.133, MEM:2192.2M
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] Density : 0.5980
[03/14 14:49:41   6091s] Max route overflow : 0.0000
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2192.2M) ***
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] Begin Power Analysis
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s]              0V	    VSS
[03/14 14:49:41   6091s]            0.9V	    VDD
[03/14 14:49:41   6091s] Begin Processing Timing Library for Power Calculation
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] Begin Processing Timing Library for Power Calculation
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] Begin Processing Power Net/Grid for Power Calculation
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1725.88MB/3335.17MB/1760.04MB)
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] Begin Processing Timing Window Data for Power Calculation
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1725.88MB/3335.17MB/1760.04MB)
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] Begin Processing User Attributes
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1725.88MB/3335.17MB/1760.04MB)
[03/14 14:49:41   6091s] 
[03/14 14:49:41   6091s] Begin Processing Signal Activity
[03/14 14:49:41   6091s] 
[03/14 14:49:43   6093s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1725.93MB/3335.17MB/1760.04MB)
[03/14 14:49:43   6093s] 
[03/14 14:49:43   6093s] Begin Power Computation
[03/14 14:49:43   6093s] 
[03/14 14:49:43   6093s]       ----------------------------------------------------------
[03/14 14:49:43   6093s]       # of cell(s) missing both power/leakage table: 0
[03/14 14:49:43   6093s]       # of cell(s) missing power table: 1
[03/14 14:49:43   6093s]       # of cell(s) missing leakage table: 0
[03/14 14:49:43   6093s]       # of MSMV cell(s) missing power_level: 0
[03/14 14:49:43   6093s]       ----------------------------------------------------------
[03/14 14:49:43   6093s] CellName                                  Missing Table(s)
[03/14 14:49:43   6093s] TIEL                                      internal power, 
[03/14 14:49:43   6093s] 
[03/14 14:49:43   6093s] 
[03/14 14:49:45   6095s] Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=1725.93MB/3335.17MB/1760.04MB)
[03/14 14:49:45   6095s] 
[03/14 14:49:45   6095s] Begin Processing User Attributes
[03/14 14:49:45   6095s] 
[03/14 14:49:45   6095s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1725.93MB/3335.17MB/1760.04MB)
[03/14 14:49:45   6095s] 
[03/14 14:49:45   6095s] Ended Power Analysis: (cpu=0:00:03, real=0:00:04, mem(process/total/peak)=1725.93MB/3335.17MB/1760.04MB)
[03/14 14:49:45   6095s] 
[03/14 14:49:45   6095s] *



[03/14 14:49:45   6095s] Total Power
[03/14 14:49:45   6095s] -----------------------------------------------------------------------------------------
[03/14 14:49:45   6095s] Total Internal Power:       78.66152352 	   77.2829%
[03/14 14:49:45   6095s] Total Switching Power:      22.04834161 	   21.6619%
[03/14 14:49:45   6095s] Total Leakage Power:         1.07399656 	    1.0552%
[03/14 14:49:45   6095s] Total Power:               101.78386203
[03/14 14:49:45   6095s] -----------------------------------------------------------------------------------------
[03/14 14:49:46   6096s] Processing average sequential pin duty cycle 
[03/14 14:49:46   6096s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2157.1M
[03/14 14:49:46   6096s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.066, MEM:2157.1M
[03/14 14:49:46   6096s] TotalInstCnt at PhyDesignMc Destruction: 25,046
[03/14 14:49:46   6096s] ** Power Reclaim End WNS Slack -0.481  TNS Slack -487.076 
[03/14 14:49:46   6096s] End: Power Optimization (cpu=0:01:02, real=0:01:02, mem=2051.12M, totSessionCpu=1:41:37).
[03/14 14:49:46   6096s] **optDesign ... cpu = 1:38:10, real = 1:38:05, mem = 1694.3M, totSessionCpu=1:41:37 **
[03/14 14:49:46   6096s] 
[03/14 14:49:46   6096s] Active setup views:
[03/14 14:49:46   6096s]  WC_VIEW
[03/14 14:49:46   6096s]   Dominating endpoints: 0
[03/14 14:49:46   6096s]   Dominating TNS: -0.000
[03/14 14:49:46   6096s] 
[03/14 14:49:46   6097s] Extraction called for design 'fullchip' of instances=25046 and nets=26349 using extraction engine 'preRoute' .
[03/14 14:49:46   6097s] PreRoute RC Extraction called for design fullchip.
[03/14 14:49:46   6097s] RC Extraction called in multi-corner(2) mode.
[03/14 14:49:46   6097s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 14:49:46   6097s] RCMode: PreRoute
[03/14 14:49:46   6097s]       RC Corner Indexes            0       1   
[03/14 14:49:46   6097s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 14:49:46   6097s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 14:49:46   6097s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 14:49:46   6097s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 14:49:46   6097s] Shrink Factor                : 1.00000
[03/14 14:49:46   6097s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 14:49:46   6097s] Using capacitance table file ...
[03/14 14:49:46   6097s] RC Grid backup saved.
[03/14 14:49:46   6097s] LayerId::1 widthSet size::4
[03/14 14:49:46   6097s] LayerId::2 widthSet size::4
[03/14 14:49:46   6097s] LayerId::3 widthSet size::4
[03/14 14:49:46   6097s] LayerId::4 widthSet size::4
[03/14 14:49:46   6097s] LayerId::5 widthSet size::4
[03/14 14:49:46   6097s] LayerId::6 widthSet size::4
[03/14 14:49:46   6097s] LayerId::7 widthSet size::4
[03/14 14:49:46   6097s] LayerId::8 widthSet size::4
[03/14 14:49:46   6097s] Skipped RC grid update for preRoute extraction.
[03/14 14:49:46   6097s] Initializing multi-corner capacitance tables ... 
[03/14 14:49:47   6097s] Initializing multi-corner resistance tables ...
[03/14 14:49:47   6097s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.273737 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.813800 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 83 ; 
[03/14 14:49:47   6097s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2034.602M)
[03/14 14:49:47   6097s] Skewing Data Summary (End_of_FINAL)
[03/14 14:49:48   6098s] --------------------------------------------------
[03/14 14:49:48   6098s]  Total skewed count:1024   (Analysis view: WC_VIEW)
[03/14 14:49:48   6098s]  Advancing count:1024, Max:-200.0(ps) Min:-200.0(ps) Total:-204800.0(ps)
[03/14 14:49:48   6098s]  Delaying  count:0
[03/14 14:49:48   6098s] --------------------------------------------------
[03/14 14:49:48   6098s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2042.38 MB )
[03/14 14:49:48   6098s] (I)       Started Loading and Dumping File ( Curr Mem: 2042.38 MB )
[03/14 14:49:48   6098s] (I)       Reading DB...
[03/14 14:49:48   6098s] (I)       Read data from FE... (mem=2042.4M)
[03/14 14:49:48   6098s] (I)       Read nodes and places... (mem=2042.4M)
[03/14 14:49:48   6098s] (I)       Done Read nodes and places (cpu=0.040s, mem=2049.8M)
[03/14 14:49:48   6098s] (I)       Read nets... (mem=2049.8M)
[03/14 14:49:48   6098s] (I)       Done Read nets (cpu=0.090s, mem=2057.6M)
[03/14 14:49:48   6098s] (I)       Done Read data from FE (cpu=0.130s, mem=2057.6M)
[03/14 14:49:48   6098s] (I)       before initializing RouteDB syMemory usage = 2057.6 MB
[03/14 14:49:48   6098s] (I)       Build term to term wires: false
[03/14 14:49:48   6098s] (I)       Honor MSV route constraint: false
[03/14 14:49:48   6098s] (I)       Maximum routing layer  : 127
[03/14 14:49:48   6098s] (I)       Minimum routing layer  : 2
[03/14 14:49:48   6098s] (I)       Supply scale factor H  : 1.00
[03/14 14:49:48   6098s] (I)       Supply scale factor V  : 1.00
[03/14 14:49:48   6098s] (I)       Tracks used by clock wire: 0
[03/14 14:49:48   6098s] (I)       Reverse direction      : 
[03/14 14:49:48   6098s] (I)       Honor partition pin guides: true
[03/14 14:49:48   6098s] (I)       Route selected nets only: false
[03/14 14:49:48   6098s] (I)       Route secondary PG pins: false
[03/14 14:49:48   6098s] (I)       Second PG max fanout   : 2147483647
[03/14 14:49:48   6098s] (I)       Apply function for special wires: true
[03/14 14:49:48   6098s] (I)       Layer by layer blockage reading: true
[03/14 14:49:48   6098s] (I)       Offset calculation fix : true
[03/14 14:49:48   6098s] (I)       Route stripe layer range: 
[03/14 14:49:48   6098s] (I)       Honor partition fences : 
[03/14 14:49:48   6098s] (I)       Honor partition pin    : 
[03/14 14:49:48   6098s] (I)       Honor partition fences with feedthrough: 
[03/14 14:49:48   6098s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 14:49:48   6098s] (I)       Use row-based GCell size
[03/14 14:49:48   6098s] (I)       Use row-based GCell align
[03/14 14:49:48   6098s] (I)       GCell unit size   : 3600
[03/14 14:49:48   6098s] (I)       GCell multiplier  : 1
[03/14 14:49:48   6098s] (I)       GCell row height  : 3600
[03/14 14:49:48   6098s] (I)       Actual row height : 3600
[03/14 14:49:48   6098s] (I)       GCell align ref   : 20000 20000
[03/14 14:49:48   6098s] [NR-eGR] Track table information for default rule: 
[03/14 14:49:48   6098s] [NR-eGR] M1 has no routable track
[03/14 14:49:48   6098s] [NR-eGR] M2 has single uniform track structure
[03/14 14:49:48   6098s] [NR-eGR] M3 has single uniform track structure
[03/14 14:49:48   6098s] [NR-eGR] M4 has single uniform track structure
[03/14 14:49:48   6098s] [NR-eGR] M5 has single uniform track structure
[03/14 14:49:48   6098s] [NR-eGR] M6 has single uniform track structure
[03/14 14:49:48   6098s] [NR-eGR] M7 has single uniform track structure
[03/14 14:49:48   6098s] [NR-eGR] M8 has single uniform track structure
[03/14 14:49:48   6098s] (I)       ===========================================================================
[03/14 14:49:48   6098s] (I)       == Report All Rule Vias ==
[03/14 14:49:48   6098s] (I)       ===========================================================================
[03/14 14:49:48   6098s] (I)        Via Rule : (Default)
[03/14 14:49:48   6098s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 14:49:48   6098s] (I)       ---------------------------------------------------------------------------
[03/14 14:49:48   6098s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 14:49:48   6098s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 14:49:48   6098s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 14:49:48   6098s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 14:49:48   6098s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 14:49:48   6098s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 14:49:48   6098s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 14:49:48   6098s] (I)        8    0 : ---                         0 : ---                      
[03/14 14:49:48   6098s] (I)       ===========================================================================
[03/14 14:49:48   6098s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2057.57 MB )
[03/14 14:49:48   6098s] [NR-eGR] Read 3044 PG shapes
[03/14 14:49:48   6098s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2057.57 MB )
[03/14 14:49:48   6098s] [NR-eGR] #Routing Blockages  : 0
[03/14 14:49:48   6098s] [NR-eGR] #Instance Blockages : 0
[03/14 14:49:48   6098s] [NR-eGR] #PG Blockages       : 3044
[03/14 14:49:48   6098s] [NR-eGR] #Bump Blockages     : 0
[03/14 14:49:48   6098s] [NR-eGR] #Boundary Blockages : 0
[03/14 14:49:48   6098s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 14:49:48   6098s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 14:49:48   6098s] (I)       readDataFromPlaceDB
[03/14 14:49:48   6098s] (I)       Read net information..
[03/14 14:49:48   6098s] [NR-eGR] Read numTotalNets=26236  numIgnoredNets=0
[03/14 14:49:48   6098s] (I)       Read testcase time = 0.030 seconds
[03/14 14:49:48   6098s] 
[03/14 14:49:48   6098s] (I)       early_global_route_priority property id does not exist.
[03/14 14:49:48   6098s] (I)       Start initializing grid graph
[03/14 14:49:48   6098s] (I)       End initializing grid graph
[03/14 14:49:48   6098s] (I)       Model blockages into capacity
[03/14 14:49:48   6098s] (I)       Read Num Blocks=3044  Num Prerouted Wires=0  Num CS=0
[03/14 14:49:48   6098s] (I)       Started Modeling ( Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Started Modeling Layer 1 ( Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Started Modeling Layer 2 ( Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 0
[03/14 14:49:48   6098s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Started Modeling Layer 3 ( Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 0
[03/14 14:49:48   6098s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Started Modeling Layer 4 ( Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 0
[03/14 14:49:48   6098s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Started Modeling Layer 5 ( Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 14:49:48   6098s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Started Modeling Layer 6 ( Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 14:49:48   6098s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Started Modeling Layer 7 ( Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 14:49:48   6098s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Started Modeling Layer 8 ( Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 14:49:48   6098s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2063.38 MB )
[03/14 14:49:48   6098s] (I)       -- layer congestion ratio --
[03/14 14:49:48   6098s] (I)       Layer 1 : 0.100000
[03/14 14:49:48   6098s] (I)       Layer 2 : 0.700000
[03/14 14:49:48   6098s] (I)       Layer 3 : 0.700000
[03/14 14:49:48   6098s] (I)       Layer 4 : 0.700000
[03/14 14:49:48   6098s] (I)       Layer 5 : 0.700000
[03/14 14:49:48   6098s] (I)       Layer 6 : 0.700000
[03/14 14:49:48   6098s] (I)       Layer 7 : 0.700000
[03/14 14:49:48   6098s] (I)       Layer 8 : 0.700000
[03/14 14:49:48   6098s] (I)       ----------------------------
[03/14 14:49:48   6098s] (I)       Number of ignored nets = 0
[03/14 14:49:48   6098s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 14:49:48   6098s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 14:49:48   6098s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 14:49:48   6098s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 14:49:48   6098s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 14:49:48   6098s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 14:49:48   6098s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 14:49:48   6098s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 14:49:48   6098s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 14:49:48   6098s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 14:49:48   6098s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2063.4 MB
[03/14 14:49:48   6098s] (I)       Ndr track 0 does not exist
[03/14 14:49:48   6098s] (I)       Layer1  viaCost=300.00
[03/14 14:49:48   6098s] (I)       Layer2  viaCost=100.00
[03/14 14:49:48   6098s] (I)       Layer3  viaCost=100.00
[03/14 14:49:48   6098s] (I)       Layer4  viaCost=100.00
[03/14 14:49:48   6098s] (I)       Layer5  viaCost=100.00
[03/14 14:49:48   6098s] (I)       Layer6  viaCost=200.00
[03/14 14:49:48   6098s] (I)       Layer7  viaCost=100.00
[03/14 14:49:48   6098s] (I)       ---------------------Grid Graph Info--------------------
[03/14 14:49:48   6098s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 14:49:48   6098s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 14:49:48   6098s] (I)       Site width          :   400  (dbu)
[03/14 14:49:48   6098s] (I)       Row height          :  3600  (dbu)
[03/14 14:49:48   6098s] (I)       GCell row height    :  3600  (dbu)
[03/14 14:49:48   6098s] (I)       GCell width         :  3600  (dbu)
[03/14 14:49:48   6098s] (I)       GCell height        :  3600  (dbu)
[03/14 14:49:48   6098s] (I)       Grid                :   261   259     8
[03/14 14:49:48   6098s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 14:49:48   6098s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 14:49:48   6098s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 14:49:48   6098s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 14:49:48   6098s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 14:49:48   6098s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 14:49:48   6098s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 14:49:48   6098s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 14:49:48   6098s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 14:49:48   6098s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 14:49:48   6098s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 14:49:48   6098s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 14:49:48   6098s] (I)       --------------------------------------------------------
[03/14 14:49:48   6098s] 
[03/14 14:49:48   6098s] [NR-eGR] ============ Routing rule table ============
[03/14 14:49:48   6098s] [NR-eGR] Rule id: 0  Nets: 26236 
[03/14 14:49:48   6098s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 14:49:48   6098s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 14:49:48   6098s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:49:48   6098s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:49:48   6098s] [NR-eGR] ========================================
[03/14 14:49:48   6098s] [NR-eGR] 
[03/14 14:49:48   6098s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 14:49:48   6098s] (I)       blocked tracks on layer2 : = 33844 / 608650 (5.56%)
[03/14 14:49:48   6098s] (I)       blocked tracks on layer3 : = 4135 / 608391 (0.68%)
[03/14 14:49:48   6098s] (I)       blocked tracks on layer4 : = 16416 / 608650 (2.70%)
[03/14 14:49:48   6098s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 14:49:48   6098s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 14:49:48   6098s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 14:49:48   6098s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 14:49:48   6098s] (I)       After initializing earlyGlobalRoute syMemory usage = 2066.1 MB
[03/14 14:49:48   6098s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.24 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Started Global Routing ( Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       ============= Initialization =============
[03/14 14:49:48   6098s] (I)       totalPins=90512  totalGlobalPin=86202 (95.24%)
[03/14 14:49:48   6098s] (I)       Started Build MST ( Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Generate topology with single threads
[03/14 14:49:48   6098s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       total 2D Cap : 304196 = (152163 H, 152033 V)
[03/14 14:49:48   6098s] [NR-eGR] Layer group 1: route 433 net(s) in layer range [7, 8]
[03/14 14:49:48   6098s] (I)       ============  Phase 1a Route ============
[03/14 14:49:48   6098s] (I)       Started Phase 1a ( Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 14:49:48   6098s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Usage: 13393 = (4766 H, 8627 V) = (3.13% H, 5.67% V) = (8.579e+03um H, 1.553e+04um V)
[03/14 14:49:48   6098s] (I)       
[03/14 14:49:48   6098s] (I)       ============  Phase 1b Route ============
[03/14 14:49:48   6098s] (I)       Started Phase 1b ( Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Usage: 13395 = (4766 H, 8629 V) = (3.13% H, 5.68% V) = (8.579e+03um H, 1.553e+04um V)
[03/14 14:49:48   6098s] (I)       
[03/14 14:49:48   6098s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 2.411100e+04um
[03/14 14:49:48   6098s] (I)       ============  Phase 1c Route ============
[03/14 14:49:48   6098s] (I)       Started Phase 1c ( Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Level2 Grid: 53 x 52
[03/14 14:49:48   6098s] (I)       Started Two Level Routing ( Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Usage: 13395 = (4766 H, 8629 V) = (3.13% H, 5.68% V) = (8.579e+03um H, 1.553e+04um V)
[03/14 14:49:48   6098s] (I)       
[03/14 14:49:48   6098s] (I)       ============  Phase 1d Route ============
[03/14 14:49:48   6098s] (I)       Started Phase 1d ( Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Usage: 13397 = (4766 H, 8631 V) = (3.13% H, 5.68% V) = (8.579e+03um H, 1.554e+04um V)
[03/14 14:49:48   6098s] (I)       
[03/14 14:49:48   6098s] (I)       ============  Phase 1e Route ============
[03/14 14:49:48   6098s] (I)       Started Phase 1e ( Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Usage: 13397 = (4766 H, 8631 V) = (3.13% H, 5.68% V) = (8.579e+03um H, 1.554e+04um V)
[03/14 14:49:48   6098s] (I)       
[03/14 14:49:48   6098s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.411460e+04um
[03/14 14:49:48   6098s] [NR-eGR] 
[03/14 14:49:48   6098s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Running layer assignment with 1 threads
[03/14 14:49:48   6098s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Started Build MST ( Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Generate topology with single threads
[03/14 14:49:48   6098s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       total 2D Cap : 3299241 = (1365398 H, 1933843 V)
[03/14 14:49:48   6098s] [NR-eGR] Layer group 2: route 25803 net(s) in layer range [2, 8]
[03/14 14:49:48   6098s] (I)       ============  Phase 1a Route ============
[03/14 14:49:48   6098s] (I)       Started Phase 1a ( Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Usage: 233595 = (111221 H, 122374 V) = (8.15% H, 6.33% V) = (2.002e+05um H, 2.203e+05um V)
[03/14 14:49:48   6098s] (I)       
[03/14 14:49:48   6098s] (I)       ============  Phase 1b Route ============
[03/14 14:49:48   6098s] (I)       Usage: 233595 = (111221 H, 122374 V) = (8.15% H, 6.33% V) = (2.002e+05um H, 2.203e+05um V)
[03/14 14:49:48   6098s] (I)       
[03/14 14:49:48   6098s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.204710e+05um
[03/14 14:49:48   6098s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 14:49:48   6098s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 14:49:48   6098s] (I)       ============  Phase 1c Route ============
[03/14 14:49:48   6098s] (I)       Usage: 233595 = (111221 H, 122374 V) = (8.15% H, 6.33% V) = (2.002e+05um H, 2.203e+05um V)
[03/14 14:49:48   6098s] (I)       
[03/14 14:49:48   6098s] (I)       ============  Phase 1d Route ============
[03/14 14:49:48   6098s] (I)       Usage: 233595 = (111221 H, 122374 V) = (8.15% H, 6.33% V) = (2.002e+05um H, 2.203e+05um V)
[03/14 14:49:48   6098s] (I)       
[03/14 14:49:48   6098s] (I)       ============  Phase 1e Route ============
[03/14 14:49:48   6098s] (I)       Started Phase 1e ( Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Usage: 233595 = (111221 H, 122374 V) = (8.15% H, 6.33% V) = (2.002e+05um H, 2.203e+05um V)
[03/14 14:49:48   6098s] (I)       
[03/14 14:49:48   6098s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.204710e+05um
[03/14 14:49:48   6098s] [NR-eGR] 
[03/14 14:49:48   6098s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       Running layer assignment with 1 threads
[03/14 14:49:48   6098s] (I)       Finished Phase 1l ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       ============  Phase 1l Route ============
[03/14 14:49:48   6098s] (I)       
[03/14 14:49:48   6098s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 14:49:48   6098s] [NR-eGR]                        OverCon            
[03/14 14:49:48   6098s] [NR-eGR]                         #Gcell     %Gcell
[03/14 14:49:48   6098s] [NR-eGR]       Layer                (2)    OverCon 
[03/14 14:49:48   6098s] [NR-eGR] ----------------------------------------------
[03/14 14:49:48   6098s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 14:49:48   6098s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/14 14:49:48   6098s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 14:49:48   6098s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[03/14 14:49:48   6098s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 14:49:48   6098s] [NR-eGR]      M6  (6)         3( 0.00%)   ( 0.00%) 
[03/14 14:49:48   6098s] [NR-eGR]      M7  (7)        13( 0.02%)   ( 0.02%) 
[03/14 14:49:48   6098s] [NR-eGR]      M8  (8)         7( 0.01%)   ( 0.01%) 
[03/14 14:49:48   6098s] [NR-eGR] ----------------------------------------------
[03/14 14:49:48   6098s] [NR-eGR] Total               23( 0.00%)   ( 0.00%) 
[03/14 14:49:48   6098s] [NR-eGR] 
[03/14 14:49:48   6098s] (I)       Finished Global Routing ( CPU: 0.32 sec, Real: 0.31 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] (I)       total 2D Cap : 3301766 = (1365912 H, 1935854 V)
[03/14 14:49:48   6098s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 14:49:48   6098s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 14:49:48   6098s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.58 sec, Curr Mem: 2066.09 MB )
[03/14 14:49:48   6098s] OPERPROF: Starting HotSpotCal at level 1, MEM:2066.1M
[03/14 14:49:48   6098s] [hotspot] +------------+---------------+---------------+
[03/14 14:49:48   6098s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 14:49:48   6098s] [hotspot] +------------+---------------+---------------+
[03/14 14:49:48   6098s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 14:49:48   6098s] [hotspot] +------------+---------------+---------------+
[03/14 14:49:48   6098s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 14:49:48   6098s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 14:49:48   6098s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:2066.1M
[03/14 14:49:48   6098s] <optDesign CMD> Restore Using all VT Cells
[03/14 14:49:48   6098s] Starting delay calculation for Setup views
[03/14 14:49:48   6099s] #################################################################################
[03/14 14:49:48   6099s] # Design Stage: PreRoute
[03/14 14:49:48   6099s] # Design Name: fullchip
[03/14 14:49:48   6099s] # Design Mode: 65nm
[03/14 14:49:48   6099s] # Analysis Mode: MMMC Non-OCV 
[03/14 14:49:48   6099s] # Parasitics Mode: No SPEF/RCDB
[03/14 14:49:48   6099s] # Signoff Settings: SI Off 
[03/14 14:49:48   6099s] #################################################################################
[03/14 14:49:49   6099s] Calculate delays in BcWc mode...
[03/14 14:49:49   6099s] Topological Sorting (REAL = 0:00:00.0, MEM = 2056.1M, InitMEM = 2056.1M)
[03/14 14:49:49   6099s] Start delay calculation (fullDC) (1 T). (MEM=2056.09)
[03/14 14:49:50   6100s] End AAE Lib Interpolated Model. (MEM=2067.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 14:49:54   6104s] Total number of fetched objects 26258
[03/14 14:49:54   6104s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 14:49:54   6104s] End delay calculation. (MEM=2115.3 CPU=0:00:03.7 REAL=0:00:04.0)
[03/14 14:49:54   6104s] End delay calculation (fullDC). (MEM=2115.3 CPU=0:00:05.0 REAL=0:00:05.0)
[03/14 14:49:54   6104s] *** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 2115.3M) ***
[03/14 14:49:55   6105s] *** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:07.0 totSessionCpu=1:41:45 mem=2115.3M)
[03/14 14:49:55   6105s] 
[03/14 14:49:55   6105s] Begin Power Analysis
[03/14 14:49:55   6105s] 
[03/14 14:49:55   6105s]              0V	    VSS
[03/14 14:49:55   6105s]            0.9V	    VDD
[03/14 14:49:55   6105s] Begin Processing Timing Library for Power Calculation
[03/14 14:49:55   6105s] 
[03/14 14:49:55   6105s] Begin Processing Timing Library for Power Calculation
[03/14 14:49:55   6105s] 
[03/14 14:49:55   6105s] 
[03/14 14:49:55   6105s] 
[03/14 14:49:55   6105s] Begin Processing Power Net/Grid for Power Calculation
[03/14 14:49:55   6105s] 
[03/14 14:49:55   6105s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1732.93MB/3258.27MB/1760.04MB)
[03/14 14:49:55   6105s] 
[03/14 14:49:55   6105s] Begin Processing Timing Window Data for Power Calculation
[03/14 14:49:55   6105s] 
[03/14 14:49:55   6105s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1732.93MB/3258.27MB/1760.04MB)
[03/14 14:49:55   6105s] 
[03/14 14:49:55   6105s] Begin Processing User Attributes
[03/14 14:49:55   6105s] 
[03/14 14:49:55   6105s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1732.93MB/3258.27MB/1760.04MB)
[03/14 14:49:55   6105s] 
[03/14 14:49:55   6105s] Begin Processing Signal Activity
[03/14 14:49:55   6105s] 
[03/14 14:49:56   6107s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1733.77MB/3258.27MB/1760.04MB)
[03/14 14:49:56   6107s] 
[03/14 14:49:56   6107s] Begin Power Computation
[03/14 14:49:56   6107s] 
[03/14 14:49:56   6107s]       ----------------------------------------------------------
[03/14 14:49:56   6107s]       # of cell(s) missing both power/leakage table: 0
[03/14 14:49:56   6107s]       # of cell(s) missing power table: 1
[03/14 14:49:56   6107s]       # of cell(s) missing leakage table: 0
[03/14 14:49:56   6107s]       # of MSMV cell(s) missing power_level: 0
[03/14 14:49:56   6107s]       ----------------------------------------------------------
[03/14 14:49:56   6107s] CellName                                  Missing Table(s)
[03/14 14:49:56   6107s] TIEL                                      internal power, 
[03/14 14:49:56   6107s] 
[03/14 14:49:56   6107s] 
[03/14 14:49:59   6109s] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1733.78MB/3258.27MB/1760.04MB)
[03/14 14:49:59   6109s] 
[03/14 14:49:59   6109s] Begin Processing User Attributes
[03/14 14:49:59   6109s] 
[03/14 14:49:59   6109s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1733.78MB/3258.27MB/1760.04MB)
[03/14 14:49:59   6109s] 
[03/14 14:49:59   6109s] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1733.78MB/3258.27MB/1760.04MB)
[03/14 14:49:59   6109s] 
[03/14 14:49:59   6109s] *



[03/14 14:49:59   6109s] Total Power
[03/14 14:49:59   6109s] -----------------------------------------------------------------------------------------
[03/14 14:49:59   6109s] Total Internal Power:       78.66153975 	   77.2829%
[03/14 14:49:59   6109s] Total Switching Power:      22.04834161 	   21.6619%
[03/14 14:49:59   6109s] Total Leakage Power:         1.07399656 	    1.0552%
[03/14 14:49:59   6109s] Total Power:               101.78387826
[03/14 14:49:59   6109s] -----------------------------------------------------------------------------------------
[03/14 14:50:00   6110s] Processing average sequential pin duty cycle 
[03/14 14:50:00   6110s] **optDesign ... cpu = 1:38:24, real = 1:38:19, mem = 1690.2M, totSessionCpu=1:41:50 **
[03/14 14:50:00   6110s] cleaningup cpe interface
[03/14 14:50:00   6110s] Reported timing to dir ./timingReports
[03/14 14:50:00   6110s] **optDesign ... cpu = 1:38:24, real = 1:38:19, mem = 1684.5M, totSessionCpu=1:41:50 **
[03/14 14:50:00   6110s] ** Profile ** Start :  cpu=0:00:00.0, mem=2048.3M
[03/14 14:50:00   6110s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2048.3M
[03/14 14:50:00   6110s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.089, MEM:2048.3M
[03/14 14:50:00   6110s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2048.3M
[03/14 14:50:00   6110s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2058.3M
[03/14 14:50:01   6111s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=2050.3M
[03/14 14:50:03   6112s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=2048.3M
[03/14 14:50:03   6112s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.480  | -0.480  | -0.079  |
|           TNS (ns):|-486.995 |-484.497 | -2.499  |
|    Violating Paths:|  1594   |  1511   |   83    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.796%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2048.3M
[03/14 14:50:03   6112s] **optDesign ... cpu = 1:38:26, real = 1:38:22, mem = 1679.4M, totSessionCpu=1:41:53 **
[03/14 14:50:03   6112s] *** Finished optDesign ***
[03/14 14:50:03   6112s] cleaningup cpe interface
[03/14 14:50:03   6112s] 
[03/14 14:50:03   6112s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  1:38:47 real=  1:38:43)
[03/14 14:50:03   6112s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.2 real=0:00:04.2)
[03/14 14:50:03   6112s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:51 real=  0:01:51)
[03/14 14:50:03   6112s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:32.1 real=0:00:32.0)
[03/14 14:50:03   6112s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:04:47 real=  0:04:47)
[03/14 14:50:03   6112s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:12:47 real=  0:12:47)
[03/14 14:50:03   6112s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  1:15:57 real=  1:15:53)
[03/14 14:50:03   6112s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:09 real=  0:01:09)
[03/14 14:50:03   6112s] Info: pop threads available for lower-level modules during optimization.
[03/14 14:50:03   6112s] Deleting Lib Analyzer.
[03/14 14:50:03   6112s] clean pInstBBox. size 0
[03/14 14:50:03   6112s]  *** Writing scheduling file: 'scheduling_file.cts.12465' ***
[03/14 14:50:03   6112s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/14 14:50:03   6112s] All LLGs are deleted
[03/14 14:50:03   6112s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2048.3M
[03/14 14:50:03   6112s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.1M
[03/14 14:50:03   6112s] Deleting Cell Server ...
[03/14 14:50:03   6112s] cleaningup cpe interface
[03/14 14:50:03   6112s] #optDebug: fT-D <X 1 0 0 0>
[03/14 14:50:03   6112s] VSMManager cleared!
[03/14 14:50:03   6112s] **place_opt_design ... cpu = 1:41:20, real = 1:41:16, mem = 1985.1M **
[03/14 14:50:03   6112s] *** Finished GigaPlace ***
[03/14 14:50:03   6112s] 
[03/14 14:50:03   6112s] *** Summary of all messages that are not suppressed in this session:
[03/14 14:50:03   6112s] Severity  ID               Count  Summary                                  
[03/14 14:50:03   6112s] WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
[03/14 14:50:03   6112s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/14 14:50:03   6112s] *** Message Summary: 5 warning(s), 0 error(s)
[03/14 14:50:03   6112s] 
[03/14 14:50:03   6112s] 
[03/14 14:50:03   6112s] =============================================================================================
[03/14 14:50:03   6112s]  Final TAT Report for place_opt_design
[03/14 14:50:03   6112s] =============================================================================================
[03/14 14:50:03   6112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 14:50:03   6112s] ---------------------------------------------------------------------------------------------
[03/14 14:50:03   6112s] [ WnsOpt                 ]      1   1:14:09.6  (  73.2 % )     1:15:53.3 /  1:15:57.4    1.0
[03/14 14:50:03   6112s] [ TnsOpt                 ]      2   0:12:28.7  (  12.3 % )     0:12:46.3 /  0:12:47.1    1.0
[03/14 14:50:03   6112s] [ HardenOpt              ]      1   0:00:08.9  (   0.1 % )     0:00:08.9 /  0:00:08.9    1.0
[03/14 14:50:03   6112s] [ GlobalOpt              ]      1   0:01:50.9  (   1.8 % )     0:01:50.9 /  0:01:50.9    1.0
[03/14 14:50:03   6112s] [ DrvOpt                 ]      3   0:00:18.4  (   0.3 % )     0:00:18.4 /  0:00:18.4    1.0
[03/14 14:50:03   6112s] [ SimplifyNetlist        ]      1   0:00:04.2  (   0.1 % )     0:00:04.2 /  0:00:04.2    1.0
[03/14 14:50:03   6112s] [ SkewClock              ]     23   0:00:05.1  (   0.1 % )     0:00:05.1 /  0:00:05.1    1.0
[03/14 14:50:03   6112s] [ AreaOpt                ]      8   0:01:34.7  (   1.6 % )     0:01:36.2 /  0:01:36.4    1.0
[03/14 14:50:03   6112s] [ PowerOpt               ]      2   0:00:41.5  (   0.7 % )     0:00:41.5 /  0:00:41.6    1.0
[03/14 14:50:03   6112s] [ ViewPruning            ]      8   0:00:00.6  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 14:50:03   6112s] [ IncrReplace            ]      2   0:04:46.5  (   4.7 % )     0:04:46.5 /  0:04:46.9    1.0
[03/14 14:50:03   6112s] [ RefinePlace            ]     15   0:00:56.6  (   0.9 % )     0:00:56.6 /  0:00:56.9    1.0
[03/14 14:50:03   6112s] [ TimingUpdate           ]      6   0:00:01.1  (   0.0 % )     0:00:12.2 /  0:00:12.3    1.0
[03/14 14:50:03   6112s] [ FullDelayCalc          ]      2   0:00:11.1  (   0.2 % )     0:00:11.1 /  0:00:11.2    1.0
[03/14 14:50:03   6112s] [ OptSummaryReport       ]      3   0:00:00.5  (   0.0 % )     0:00:11.1 /  0:00:10.0    0.9
[03/14 14:50:03   6112s] [ TimingReport           ]      3   0:00:00.9  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 14:50:03   6112s] [ DrvReport              ]      3   0:00:03.6  (   0.1 % )     0:00:03.6 /  0:00:02.5    0.7
[03/14 14:50:03   6112s] [ PowerReport            ]      3   0:00:14.5  (   0.2 % )     0:00:14.5 /  0:00:14.5    1.0
[03/14 14:50:03   6112s] [ GenerateReports        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 14:50:03   6112s] [ PropagateActivity      ]      1   0:00:02.9  (   0.0 % )     0:00:02.9 /  0:00:02.9    1.0
[03/14 14:50:03   6112s] [ MISC                   ]          0:03:36.0  (   3.6 % )     0:03:36.0 /  0:03:35.2    1.0
[03/14 14:50:03   6112s] ---------------------------------------------------------------------------------------------
[03/14 14:50:03   6112s]  place_opt_design TOTAL             1:41:16.6  ( 100.0 % )     1:41:16.6 /  1:41:20.2    1.0
[03/14 14:50:03   6112s] ---------------------------------------------------------------------------------------------
[03/14 14:50:03   6112s] 
[03/14 14:50:03   6112s] <CMD> saveDesign placement.enc
[03/14 14:50:03   6112s] #% Begin save design ... (date=03/14 14:50:03, mem=1598.0M)
[03/14 14:50:03   6112s] % Begin Save ccopt configuration ... (date=03/14 14:50:03, mem=1598.0M)
[03/14 14:50:03   6112s] % End Save ccopt configuration ... (date=03/14 14:50:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1598.2M, current mem=1598.2M)
[03/14 14:50:03   6112s] % Begin Save netlist data ... (date=03/14 14:50:03, mem=1598.2M)
[03/14 14:50:03   6112s] Writing Binary DB to placement.enc.dat/fullchip.v.bin in single-threaded mode...
[03/14 14:50:04   6113s] % End Save netlist data ... (date=03/14 14:50:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=1598.2M, current mem=1598.2M)
[03/14 14:50:04   6113s] Saving congestion map file placement.enc.dat/fullchip.route.congmap.gz ...
[03/14 14:50:04   6113s] % Begin Save AAE data ... (date=03/14 14:50:04, mem=1599.0M)
[03/14 14:50:04   6113s] Saving AAE Data ...
[03/14 14:50:04   6113s] % End Save AAE data ... (date=03/14 14:50:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1599.0M, current mem=1599.0M)
[03/14 14:50:04   6113s] Saving scheduling_file.cts.12465 in placement.enc.dat/scheduling_file.cts
[03/14 14:50:04   6113s] % Begin Save clock tree data ... (date=03/14 14:50:04, mem=1599.3M)
[03/14 14:50:04   6113s] % End Save clock tree data ... (date=03/14 14:50:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1599.3M, current mem=1599.3M)
[03/14 14:50:04   6113s] Saving preference file placement.enc.dat/gui.pref.tcl ...
[03/14 14:50:04   6113s] Saving mode setting ...
[03/14 14:50:04   6113s] Saving global file ...
[03/14 14:50:05   6113s] % Begin Save floorplan data ... (date=03/14 14:50:05, mem=1599.4M)
[03/14 14:50:05   6113s] Saving floorplan file ...
[03/14 14:50:05   6113s] % End Save floorplan data ... (date=03/14 14:50:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1599.4M, current mem=1599.4M)
[03/14 14:50:05   6113s] Saving PG file placement.enc.dat/fullchip.pg.gz
[03/14 14:50:05   6113s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1985.1M) ***
[03/14 14:50:05   6113s] Saving Drc markers ...
[03/14 14:50:05   6113s] ... No Drc file written since there is no markers found.
[03/14 14:50:05   6113s] % Begin Save placement data ... (date=03/14 14:50:05, mem=1599.4M)
[03/14 14:50:05   6113s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/14 14:50:05   6113s] Save Adaptive View Pruing View Names to Binary file
[03/14 14:50:05   6113s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1988.1M) ***
[03/14 14:50:05   6113s] % End Save placement data ... (date=03/14 14:50:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1599.4M, current mem=1599.4M)
[03/14 14:50:05   6113s] % Begin Save routing data ... (date=03/14 14:50:05, mem=1599.4M)
[03/14 14:50:05   6113s] Saving route file ...
[03/14 14:50:06   6113s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1985.1M) ***
[03/14 14:50:06   6114s] % End Save routing data ... (date=03/14 14:50:06, total cpu=0:00:00.3, real=0:00:01.0, peak res=1599.6M, current mem=1599.6M)
[03/14 14:50:06   6114s] Saving property file placement.enc.dat/fullchip.prop
[03/14 14:50:06   6114s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1988.1M) ***
[03/14 14:50:06   6114s] Saving rc congestion map placement.enc.dat/fullchip.congmap.gz ...
[03/14 14:50:06   6114s] % Begin Save power constraints data ... (date=03/14 14:50:06, mem=1599.6M)
[03/14 14:50:06   6114s] % End Save power constraints data ... (date=03/14 14:50:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1599.6M, current mem=1599.6M)
[03/14 14:50:08   6115s] Generated self-contained design placement.enc.dat
[03/14 14:50:08   6115s] #% End save design ... (date=03/14 14:50:08, total cpu=0:00:02.9, real=0:00:05.0, peak res=1600.7M, current mem=1600.7M)
[03/14 14:50:08   6115s] *** Message Summary: 0 warning(s), 0 error(s)
[03/14 14:50:08   6115s] 
[03/14 14:51:28   6130s] <CMD> set_ccopt_property -update_io_latency false
[03/14 14:51:28   6130s] <CMD> create_ccopt_clock_tree_spec -file .//constraints/fullchip.ccopt
[03/14 14:51:28   6130s] Creating clock tree spec for modes (timing configs): CON
[03/14 14:51:28   6130s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/14 14:51:28   6130s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 14:51:28   6130s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 14:51:28   6130s] Summary for sequential cells identification: 
[03/14 14:51:28   6130s]   Identified SBFF number: 199
[03/14 14:51:28   6130s]   Identified MBFF number: 0
[03/14 14:51:28   6130s]   Identified SB Latch number: 0
[03/14 14:51:28   6130s]   Identified MB Latch number: 0
[03/14 14:51:28   6130s]   Not identified SBFF number: 0
[03/14 14:51:28   6130s]   Not identified MBFF number: 0
[03/14 14:51:28   6130s]   Not identified SB Latch number: 0
[03/14 14:51:28   6130s]   Not identified MB Latch number: 0
[03/14 14:51:28   6130s]   Number of sequential cells which are not FFs: 104
[03/14 14:51:28   6130s]  Visiting view : WC_VIEW
[03/14 14:51:28   6130s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/14 14:51:28   6130s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 14:51:28   6130s]  Visiting view : BC_VIEW
[03/14 14:51:28   6130s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/14 14:51:28   6130s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 14:51:28   6130s]  Setting StdDelay to 14.50
[03/14 14:51:28   6130s] Creating Cell Server, finished. 
[03/14 14:51:28   6130s] 
[03/14 14:51:28   6130s] Reset timing graph...
[03/14 14:51:28   6130s] Ignoring AAE DB Resetting ...
[03/14 14:51:28   6130s] Reset timing graph done.
[03/14 14:51:28   6130s] Ignoring AAE DB Resetting ...
[03/14 14:51:29   6131s] Analyzing clock structure...
[03/14 14:51:30   6132s] Analyzing clock structure done.
[03/14 14:51:30   6132s] Reset timing graph...
[03/14 14:51:30   6132s] Ignoring AAE DB Resetting ...
[03/14 14:51:30   6132s] Reset timing graph done.
[03/14 14:51:30   6132s] Wrote: .//constraints/fullchip.ccopt
[03/14 14:51:30   6132s] <CMD> ccopt_design
[03/14 14:51:30   6132s] #% Begin ccopt_design (date=03/14 14:51:30, mem=1576.7M)
[03/14 14:51:30   6132s] Setting ::DelayCal::PrerouteDcFastMode 0
[03/14 14:51:30   6132s] Runtime...
[03/14 14:51:30   6132s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/14 14:51:30   6132s] (ccopt_design): create_ccopt_clock_tree_spec
[03/14 14:51:30   6132s] Creating clock tree spec for modes (timing configs): CON
[03/14 14:51:30   6132s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/14 14:51:30   6132s] Reset timing graph...
[03/14 14:51:30   6132s] Ignoring AAE DB Resetting ...
[03/14 14:51:30   6132s] Reset timing graph done.
[03/14 14:51:30   6132s] Ignoring AAE DB Resetting ...
[03/14 14:51:31   6133s] Analyzing clock structure...
[03/14 14:51:31   6134s] Analyzing clock structure done.
[03/14 14:51:31   6134s] Reset timing graph...
[03/14 14:51:32   6134s] Ignoring AAE DB Resetting ...
[03/14 14:51:32   6134s] Reset timing graph done.
[03/14 14:51:32   6134s] Extracting original clock gating for clk...
[03/14 14:51:32   6134s]   clock_tree clk contains 6512 sinks and 0 clock gates.
[03/14 14:51:32   6134s]   Extraction for clk complete.
[03/14 14:51:32   6134s] Extracting original clock gating for clk done.
[03/14 14:51:32   6134s] The skew group clk/CON was created. It contains 6512 sinks and 1 sources.
[03/14 14:51:32   6134s] Checking clock tree convergence...
[03/14 14:51:32   6134s] Checking clock tree convergence done.
[03/14 14:51:32   6134s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/14 14:51:32   6134s] Set place::cacheFPlanSiteMark to 1
[03/14 14:51:32   6134s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[03/14 14:51:32   6134s] Using CCOpt effort standard.
[03/14 14:51:32   6134s] CCOpt::Phase::Initialization...
[03/14 14:51:32   6134s] Check Prerequisites...
[03/14 14:51:32   6134s] Leaving CCOpt scope - CheckPlace...
[03/14 14:51:32   6134s] OPERPROF: Starting checkPlace at level 1, MEM:2004.9M
[03/14 14:51:32   6134s] z: 2, totalTracks: 1
[03/14 14:51:32   6134s] z: 4, totalTracks: 1
[03/14 14:51:32   6134s] z: 6, totalTracks: 1
[03/14 14:51:32   6134s] z: 8, totalTracks: 1
[03/14 14:51:32   6134s] #spOpts: N=65 
[03/14 14:51:32   6135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2004.9M
[03/14 14:51:32   6135s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2004.9M
[03/14 14:51:32   6135s] Core basic site is core
[03/14 14:51:32   6135s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 14:51:32   6135s] SiteArray: use 2,285,568 bytes
[03/14 14:51:32   6135s] SiteArray: current memory after site array memory allocation 2007.1M
[03/14 14:51:32   6135s] SiteArray: FP blocked sites are writable
[03/14 14:51:32   6135s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:2007.1M
[03/14 14:51:32   6135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2007.1M
[03/14 14:51:32   6135s] 
[03/14 14:51:32   6135s] Begin checking placement ... (start mem=2004.9M, init mem=2007.1M)
[03/14 14:51:32   6135s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2007.1M
[03/14 14:51:32   6135s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:2007.1M
[03/14 14:51:32   6135s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2007.1M
[03/14 14:51:32   6135s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:2007.1M
[03/14 14:51:32   6135s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2007.1M
[03/14 14:51:32   6135s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.090, REAL:0.085, MEM:2007.1M
[03/14 14:51:32   6135s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2007.1M
[03/14 14:51:32   6135s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.014, MEM:2007.1M
[03/14 14:51:32   6135s] *info: Placed = 25046         
[03/14 14:51:32   6135s] *info: Unplaced = 0           
[03/14 14:51:32   6135s] Placement Density:59.80%(120119/200880)
[03/14 14:51:32   6135s] Placement Density (including fixed std cells):59.80%(120119/200880)
[03/14 14:51:32   6135s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2007.1M
[03/14 14:51:32   6135s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.010, MEM:2004.9M
[03/14 14:51:33   6135s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2004.9M)
[03/14 14:51:33   6135s] OPERPROF: Finished checkPlace at level 1, CPU:0.210, REAL:0.211, MEM:2004.9M
[03/14 14:51:33   6135s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:51:33   6135s] Validating CTS configuration...
[03/14 14:51:33   6135s] Checking module port directions...
[03/14 14:51:33   6135s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 14:51:33   6135s] Non-default CCOpt properties:
[03/14 14:51:33   6135s] route_type is set for at least one key
[03/14 14:51:33   6135s] update_io_latency: 0 (default: true)
[03/14 14:51:33   6135s] Using cell based legalization.
[03/14 14:51:33   6135s] OPERPROF: Starting DPlace-Init at level 1, MEM:2004.9M
[03/14 14:51:33   6135s] z: 2, totalTracks: 1
[03/14 14:51:33   6135s] z: 4, totalTracks: 1
[03/14 14:51:33   6135s] z: 6, totalTracks: 1
[03/14 14:51:33   6135s] z: 8, totalTracks: 1
[03/14 14:51:33   6135s] #spOpts: N=65 
[03/14 14:51:33   6135s] All LLGs are deleted
[03/14 14:51:33   6135s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2004.9M
[03/14 14:51:33   6135s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:2004.9M
[03/14 14:51:33   6135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2004.9M
[03/14 14:51:33   6135s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2004.9M
[03/14 14:51:33   6135s] Core basic site is core
[03/14 14:51:33   6135s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 14:51:33   6135s] SiteArray: use 2,285,568 bytes
[03/14 14:51:33   6135s] SiteArray: current memory after site array memory allocation 2007.1M
[03/14 14:51:33   6135s] SiteArray: FP blocked sites are writable
[03/14 14:51:33   6135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 14:51:33   6135s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2007.1M
[03/14 14:51:33   6135s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 14:51:33   6135s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:2007.1M
[03/14 14:51:33   6135s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.096, MEM:2007.1M
[03/14 14:51:33   6135s] OPERPROF:     Starting CMU at level 3, MEM:2007.1M
[03/14 14:51:33   6135s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2007.1M
[03/14 14:51:33   6135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.108, MEM:2007.1M
[03/14 14:51:33   6135s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2007.1MB).
[03/14 14:51:33   6135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.152, MEM:2007.1M
[03/14 14:51:33   6135s] (I)       Load db... (mem=2007.1M)
[03/14 14:51:33   6135s] (I)       Read data from FE... (mem=2007.1M)
[03/14 14:51:33   6135s] (I)       Read nodes and places... (mem=2007.1M)
[03/14 14:51:33   6135s] (I)       Number of ignored instance 0
[03/14 14:51:33   6135s] (I)       Number of inbound cells 0
[03/14 14:51:33   6135s] (I)       numMoveCells=25046, numMacros=0  numPads=195  numMultiRowHeightInsts=0
[03/14 14:51:33   6135s] (I)       cell height: 3600, count: 25046
[03/14 14:51:33   6135s] (I)       Done Read nodes and places (cpu=0.040s, mem=2013.4M)
[03/14 14:51:33   6135s] (I)       Read rows... (mem=2013.4M)
[03/14 14:51:33   6135s] (I)       Done Read rows (cpu=0.000s, mem=2013.4M)
[03/14 14:51:33   6135s] (I)       Done Read data from FE (cpu=0.040s, mem=2013.4M)
[03/14 14:51:33   6135s] (I)       Done Load db (cpu=0.040s, mem=2013.4M)
[03/14 14:51:33   6135s] (I)       Constructing placeable region... (mem=2013.4M)
[03/14 14:51:33   6135s] (I)       Constructing bin map
[03/14 14:51:33   6135s] (I)       Initialize bin information with width=36000 height=36000
[03/14 14:51:33   6135s] (I)       Done constructing bin map
[03/14 14:51:33   6135s] (I)       Removing 0 blocked bin with high fixed inst density
[03/14 14:51:33   6135s] (I)       Compute region effective width... (mem=2013.4M)
[03/14 14:51:33   6135s] (I)       Done Compute region effective width (cpu=0.000s, mem=2013.4M)
[03/14 14:51:33   6135s] (I)       Done Constructing placeable region (cpu=0.010s, mem=2013.4M)
[03/14 14:51:33   6135s] Route type trimming info:
[03/14 14:51:33   6135s]   No route type modifications were made.
[03/14 14:51:33   6135s] Accumulated time to calculate placeable region: 0
[03/14 14:51:33   6135s] (I)       Initializing Steiner engine. 
[03/14 14:51:33   6135s] End AAE Lib Interpolated Model. (MEM=2020.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 14:51:33   6135s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/14 14:51:33   6135s] Original list had 9 cells:
[03/14 14:51:33   6135s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 14:51:33   6135s] Library trimming was not able to trim any cells:
[03/14 14:51:33   6135s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 14:51:33   6135s] Accumulated time to calculate placeable region: 0
[03/14 14:51:33   6135s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/14 14:51:33   6135s] Original list had 8 cells:
[03/14 14:51:33   6135s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 14:51:33   6135s] Library trimming was not able to trim any cells:
[03/14 14:51:33   6135s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 14:51:33   6135s] Accumulated time to calculate placeable region: 0
[03/14 14:51:34   6136s] Clock tree balancer configuration for clock_tree clk:
[03/14 14:51:34   6136s] Non-default CCOpt properties:
[03/14 14:51:34   6136s]   route_type (leaf): default_route_type_leaf (default: default)
[03/14 14:51:34   6136s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/14 14:51:34   6136s]   route_type (top): default_route_type_nonleaf (default: default)
[03/14 14:51:34   6136s] For power domain auto-default:
[03/14 14:51:34   6136s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 14:51:34   6136s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 14:51:34   6136s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/14 14:51:34   6136s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 200880.000um^2
[03/14 14:51:34   6136s] Top Routing info:
[03/14 14:51:34   6136s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 14:51:34   6136s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/14 14:51:34   6136s] Trunk Routing info:
[03/14 14:51:34   6136s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 14:51:34   6136s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/14 14:51:34   6136s] Leaf Routing info:
[03/14 14:51:34   6136s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/14 14:51:34   6136s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/14 14:51:34   6136s] For timing_corner WC:setup, late and power domain auto-default:
[03/14 14:51:34   6136s]   Slew time target (leaf):    0.105ns
[03/14 14:51:34   6136s]   Slew time target (trunk):   0.105ns
[03/14 14:51:34   6136s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/14 14:51:34   6136s]   Buffer unit delay: 0.057ns
[03/14 14:51:34   6136s]   Buffer max distance: 562.449um
[03/14 14:51:34   6136s] Fastest wire driving cells and distances:
[03/14 14:51:34   6136s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/14 14:51:34   6136s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/14 14:51:34   6136s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/14 14:51:34   6136s] 
[03/14 14:51:34   6136s] 
[03/14 14:51:34   6136s] Logic Sizing Table:
[03/14 14:51:34   6136s] 
[03/14 14:51:34   6136s] ----------------------------------------------------------
[03/14 14:51:34   6136s] Cell    Instance count    Source    Eligible library cells
[03/14 14:51:34   6136s] ----------------------------------------------------------
[03/14 14:51:34   6136s]   (empty table)
[03/14 14:51:34   6136s] ----------------------------------------------------------
[03/14 14:51:34   6136s] 
[03/14 14:51:34   6136s] 
[03/14 14:51:34   6136s] Clock tree balancer configuration for skew_group clk/CON:
[03/14 14:51:34   6136s]   Sources:                     pin clk
[03/14 14:51:34   6136s]   Total number of sinks:       6512
[03/14 14:51:34   6136s]   Delay constrained sinks:     6512
[03/14 14:51:34   6136s]   Non-leaf sinks:              0
[03/14 14:51:34   6136s]   Ignore pins:                 0
[03/14 14:51:34   6136s]  Timing corner WC:setup.late:
[03/14 14:51:34   6136s]   Skew target:                 0.057ns
[03/14 14:51:34   6136s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 14:51:34   6136s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 14:51:34   6136s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 14:51:34   6137s] Primary reporting skew groups are:
[03/14 14:51:34   6137s] skew_group clk/CON with 6512 clock sinks
[03/14 14:51:34   6137s] 
[03/14 14:51:34   6137s] Via Selection for Estimated Routes (rule default):
[03/14 14:51:34   6137s] 
[03/14 14:51:34   6137s] ----------------------------------------------------------------
[03/14 14:51:34   6137s] Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/14 14:51:34   6137s] Range                    (Ohm)    (fF)     (fs)     Only
[03/14 14:51:34   6137s] ----------------------------------------------------------------
[03/14 14:51:34   6137s] M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
[03/14 14:51:34   6137s] M2-M3    VIA23_1cut      1.500    0.015    0.023    false
[03/14 14:51:34   6137s] M3-M4    VIA34_1cut      1.500    0.015    0.023    false
[03/14 14:51:34   6137s] M4-M5    VIA45_1cut      1.500    0.015    0.023    false
[03/14 14:51:34   6137s] M5-M6    VIA56_1cut      1.500    0.014    0.021    false
[03/14 14:51:34   6137s] M6-M7    VIA67_1cut      0.220    0.071    0.016    false
[03/14 14:51:34   6137s] M7-M8    VIA78_1cut      0.220    0.060    0.013    false
[03/14 14:51:34   6137s] ----------------------------------------------------------------
[03/14 14:51:34   6137s] 
[03/14 14:51:34   6137s] No ideal or dont_touch nets found in the clock tree
[03/14 14:51:34   6137s] No dont_touch hnets found in the clock tree
[03/14 14:51:34   6137s] 
[03/14 14:51:34   6137s] Filtering reasons for cell type: buffer
[03/14 14:51:34   6137s] =======================================
[03/14 14:51:34   6137s] 
[03/14 14:51:34   6137s] ----------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:34   6137s] Clock trees    Power domain    Reason                         Library cells
[03/14 14:51:34   6137s] ----------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:34   6137s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/14 14:51:34   6137s] ----------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:34   6137s] 
[03/14 14:51:34   6137s] Filtering reasons for cell type: inverter
[03/14 14:51:34   6137s] =========================================
[03/14 14:51:34   6137s] 
[03/14 14:51:34   6137s] --------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:34   6137s] Clock trees    Power domain    Reason                         Library cells
[03/14 14:51:34   6137s] --------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:34   6137s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/14 14:51:34   6137s] --------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:34   6137s] 
[03/14 14:51:34   6137s] 
[03/14 14:51:34   6137s] Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.9)
[03/14 14:51:34   6137s] CCOpt configuration status: all checks passed.
[03/14 14:51:34   6137s] External - Set all clocks to propagated mode...
[03/14 14:51:34   6137s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/14 14:51:34   6137s]  * CCOpt property update_io_latency is false
[03/14 14:51:34   6137s] 
[03/14 14:51:34   6137s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 14:51:34   6137s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/14 14:51:34   6137s] 
[03/14 14:51:34   6137s] 
[03/14 14:51:34   6137s] 
[03/14 14:51:34   6137s] Check Prerequisites done. (took cpu=0:00:02.1 real=0:00:02.1)
[03/14 14:51:34   6137s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.1 real=0:00:02.1)
[03/14 14:51:34   6137s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2058.6M
[03/14 14:51:34   6137s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.072, MEM:2058.6M
[03/14 14:51:35   6137s] #################################################################################
[03/14 14:51:35   6137s] # Design Stage: PreRoute
[03/14 14:51:35   6137s] # Design Name: fullchip
[03/14 14:51:35   6137s] # Design Mode: 65nm
[03/14 14:51:35   6137s] # Analysis Mode: MMMC Non-OCV 
[03/14 14:51:35   6137s] # Parasitics Mode: No SPEF/RCDB
[03/14 14:51:35   6137s] # Signoff Settings: SI Off 
[03/14 14:51:35   6137s] #################################################################################
[03/14 14:51:35   6138s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 2056.6M) ***
[03/14 14:51:36   6138s]              0V	    VSS
[03/14 14:51:36   6138s]            0.9V	    VDD
[03/14 14:51:38   6140s] Processing average sequential pin duty cycle 
[03/14 14:51:38   6140s] Processing average sequential pin duty cycle 
[03/14 14:51:38   6140s] Initializing cpe interface
[03/14 14:51:38   6140s] Executing ccopt post-processing.
[03/14 14:51:38   6140s] Synthesizing clock trees with CCOpt...
[03/14 14:51:38   6140s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 14:51:38   6140s] CCOpt::Phase::PreparingToBalance...
[03/14 14:51:38   6140s] Leaving CCOpt scope - Initializing power interface...
[03/14 14:51:38   6140s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 14:51:38   6140s] Leaving CCOpt scope - Initializing activity data...
[03/14 14:51:38   6140s] Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 14:51:38   6140s] 
[03/14 14:51:38   6140s] Positive (advancing) pin insertion delays
[03/14 14:51:38   6140s] =========================================
[03/14 14:51:38   6140s] 
[03/14 14:51:38   6140s] -----------------------------
[03/14 14:51:38   6140s] From (ns)    To (ns)    Count
[03/14 14:51:38   6140s] -----------------------------
[03/14 14:51:38   6140s] below         0.200     1024
[03/14 14:51:38   6140s]   0.200       0.210        0
[03/14 14:51:38   6140s] -----------------------------
[03/14 14:51:38   6140s] 
[03/14 14:51:38   6140s] Total            : 204.800ns
[03/14 14:51:38   6140s] Mean             :   0.200ns
[03/14 14:51:38   6140s] Std.Dev          :   0.000ns
[03/14 14:51:38   6140s]                     
[03/14 14:51:38   6140s] Smallest advance : 0.200ns at core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/14 14:51:38   6140s] Largest advance  : 0.200ns at core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/14 14:51:38   6140s] 
[03/14 14:51:38   6140s] Found 1024 advancing pin insertion delay (15.725% of 6512 clock tree sinks)
[03/14 14:51:38   6140s] 
[03/14 14:51:38   6140s] Negative (delaying) pin insertion delays
[03/14 14:51:38   6140s] ========================================
[03/14 14:51:38   6140s] 
[03/14 14:51:38   6140s] Found 0 delaying pin insertion delay (0.000% of 6512 clock tree sinks)
[03/14 14:51:38   6140s] Notify start of optimization...
[03/14 14:51:38   6140s] Notify start of optimization done.
[03/14 14:51:38   6140s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/14 14:51:38   6140s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2079.4M
[03/14 14:51:38   6140s] All LLGs are deleted
[03/14 14:51:38   6140s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2079.4M
[03/14 14:51:38   6140s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2077.3M
[03/14 14:51:38   6140s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2077.3M
[03/14 14:51:38   6140s] ### Creating LA Mngr. totSessionCpu=1:42:21 mem=2077.3M
[03/14 14:51:38   6140s] ### Creating LA Mngr, finished. totSessionCpu=1:42:21 mem=2077.3M
[03/14 14:51:38   6140s] (I)       Started Loading and Dumping File ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Reading DB...
[03/14 14:51:38   6140s] (I)       Read data from FE... (mem=2077.3M)
[03/14 14:51:38   6140s] (I)       Read nodes and places... (mem=2077.3M)
[03/14 14:51:38   6140s] (I)       Done Read nodes and places (cpu=0.030s, mem=2077.3M)
[03/14 14:51:38   6140s] (I)       Read nets... (mem=2077.3M)
[03/14 14:51:38   6140s] (I)       Done Read nets (cpu=0.100s, mem=2077.3M)
[03/14 14:51:38   6140s] (I)       Done Read data from FE (cpu=0.130s, mem=2077.3M)
[03/14 14:51:38   6140s] (I)       before initializing RouteDB syMemory usage = 2077.3 MB
[03/14 14:51:38   6140s] (I)       Honor MSV route constraint: false
[03/14 14:51:38   6140s] (I)       Maximum routing layer  : 127
[03/14 14:51:38   6140s] (I)       Minimum routing layer  : 2
[03/14 14:51:38   6140s] (I)       Supply scale factor H  : 1.00
[03/14 14:51:38   6140s] (I)       Supply scale factor V  : 1.00
[03/14 14:51:38   6140s] (I)       Tracks used by clock wire: 0
[03/14 14:51:38   6140s] (I)       Reverse direction      : 
[03/14 14:51:38   6140s] (I)       Honor partition pin guides: true
[03/14 14:51:38   6140s] (I)       Route selected nets only: false
[03/14 14:51:38   6140s] (I)       Route secondary PG pins: false
[03/14 14:51:38   6140s] (I)       Second PG max fanout   : 2147483647
[03/14 14:51:38   6140s] (I)       Apply function for special wires: true
[03/14 14:51:38   6140s] (I)       Layer by layer blockage reading: true
[03/14 14:51:38   6140s] (I)       Offset calculation fix : true
[03/14 14:51:38   6140s] (I)       Route stripe layer range: 
[03/14 14:51:38   6140s] (I)       Honor partition fences : 
[03/14 14:51:38   6140s] (I)       Honor partition pin    : 
[03/14 14:51:38   6140s] (I)       Honor partition fences with feedthrough: 
[03/14 14:51:38   6140s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 14:51:38   6140s] (I)       Use row-based GCell size
[03/14 14:51:38   6140s] (I)       Use row-based GCell align
[03/14 14:51:38   6140s] (I)       GCell unit size   : 3600
[03/14 14:51:38   6140s] (I)       GCell multiplier  : 1
[03/14 14:51:38   6140s] (I)       GCell row height  : 3600
[03/14 14:51:38   6140s] (I)       Actual row height : 3600
[03/14 14:51:38   6140s] (I)       GCell align ref   : 20000 20000
[03/14 14:51:38   6140s] [NR-eGR] Track table information for default rule: 
[03/14 14:51:38   6140s] [NR-eGR] M1 has no routable track
[03/14 14:51:38   6140s] [NR-eGR] M2 has single uniform track structure
[03/14 14:51:38   6140s] [NR-eGR] M3 has single uniform track structure
[03/14 14:51:38   6140s] [NR-eGR] M4 has single uniform track structure
[03/14 14:51:38   6140s] [NR-eGR] M5 has single uniform track structure
[03/14 14:51:38   6140s] [NR-eGR] M6 has single uniform track structure
[03/14 14:51:38   6140s] [NR-eGR] M7 has single uniform track structure
[03/14 14:51:38   6140s] [NR-eGR] M8 has single uniform track structure
[03/14 14:51:38   6140s] (I)       ===========================================================================
[03/14 14:51:38   6140s] (I)       == Report All Rule Vias ==
[03/14 14:51:38   6140s] (I)       ===========================================================================
[03/14 14:51:38   6140s] (I)        Via Rule : (Default)
[03/14 14:51:38   6140s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 14:51:38   6140s] (I)       ---------------------------------------------------------------------------
[03/14 14:51:38   6140s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 14:51:38   6140s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 14:51:38   6140s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 14:51:38   6140s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 14:51:38   6140s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 14:51:38   6140s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 14:51:38   6140s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 14:51:38   6140s] (I)        8    0 : ---                         0 : ---                      
[03/14 14:51:38   6140s] (I)       ===========================================================================
[03/14 14:51:38   6140s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] [NR-eGR] Read 3044 PG shapes
[03/14 14:51:38   6140s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] [NR-eGR] #Routing Blockages  : 0
[03/14 14:51:38   6140s] [NR-eGR] #Instance Blockages : 0
[03/14 14:51:38   6140s] [NR-eGR] #PG Blockages       : 3044
[03/14 14:51:38   6140s] [NR-eGR] #Bump Blockages     : 0
[03/14 14:51:38   6140s] [NR-eGR] #Boundary Blockages : 0
[03/14 14:51:38   6140s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 14:51:38   6140s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 14:51:38   6140s] (I)       readDataFromPlaceDB
[03/14 14:51:38   6140s] (I)       Read net information..
[03/14 14:51:38   6140s] [NR-eGR] Read numTotalNets=26236  numIgnoredNets=0
[03/14 14:51:38   6140s] (I)       Read testcase time = 0.010 seconds
[03/14 14:51:38   6140s] 
[03/14 14:51:38   6140s] (I)       early_global_route_priority property id does not exist.
[03/14 14:51:38   6140s] (I)       Start initializing grid graph
[03/14 14:51:38   6140s] (I)       End initializing grid graph
[03/14 14:51:38   6140s] (I)       Model blockages into capacity
[03/14 14:51:38   6140s] (I)       Read Num Blocks=3044  Num Prerouted Wires=0  Num CS=0
[03/14 14:51:38   6140s] (I)       Started Modeling ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Started Modeling Layer 1 ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Started Modeling Layer 2 ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 0
[03/14 14:51:38   6140s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Started Modeling Layer 3 ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 0
[03/14 14:51:38   6140s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Started Modeling Layer 4 ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 0
[03/14 14:51:38   6140s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Started Modeling Layer 5 ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 14:51:38   6140s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Started Modeling Layer 6 ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 14:51:38   6140s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Started Modeling Layer 7 ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 14:51:38   6140s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Started Modeling Layer 8 ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 14:51:38   6140s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       -- layer congestion ratio --
[03/14 14:51:38   6140s] (I)       Layer 1 : 0.100000
[03/14 14:51:38   6140s] (I)       Layer 2 : 0.700000
[03/14 14:51:38   6140s] (I)       Layer 3 : 0.700000
[03/14 14:51:38   6140s] (I)       Layer 4 : 0.700000
[03/14 14:51:38   6140s] (I)       Layer 5 : 0.700000
[03/14 14:51:38   6140s] (I)       Layer 6 : 0.700000
[03/14 14:51:38   6140s] (I)       Layer 7 : 0.700000
[03/14 14:51:38   6140s] (I)       Layer 8 : 0.700000
[03/14 14:51:38   6140s] (I)       ----------------------------
[03/14 14:51:38   6140s] (I)       Number of ignored nets = 0
[03/14 14:51:38   6140s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 14:51:38   6140s] (I)       Number of clock nets = 1.  Ignored: No
[03/14 14:51:38   6140s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 14:51:38   6140s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 14:51:38   6140s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 14:51:38   6140s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 14:51:38   6140s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 14:51:38   6140s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 14:51:38   6140s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 14:51:38   6140s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/14 14:51:38   6140s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2077.3 MB
[03/14 14:51:38   6140s] (I)       Ndr track 0 does not exist
[03/14 14:51:38   6140s] (I)       Layer1  viaCost=300.00
[03/14 14:51:38   6140s] (I)       Layer2  viaCost=100.00
[03/14 14:51:38   6140s] (I)       Layer3  viaCost=100.00
[03/14 14:51:38   6140s] (I)       Layer4  viaCost=100.00
[03/14 14:51:38   6140s] (I)       Layer5  viaCost=100.00
[03/14 14:51:38   6140s] (I)       Layer6  viaCost=200.00
[03/14 14:51:38   6140s] (I)       Layer7  viaCost=100.00
[03/14 14:51:38   6140s] (I)       ---------------------Grid Graph Info--------------------
[03/14 14:51:38   6140s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 14:51:38   6140s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 14:51:38   6140s] (I)       Site width          :   400  (dbu)
[03/14 14:51:38   6140s] (I)       Row height          :  3600  (dbu)
[03/14 14:51:38   6140s] (I)       GCell row height    :  3600  (dbu)
[03/14 14:51:38   6140s] (I)       GCell width         :  3600  (dbu)
[03/14 14:51:38   6140s] (I)       GCell height        :  3600  (dbu)
[03/14 14:51:38   6140s] (I)       Grid                :   261   259     8
[03/14 14:51:38   6140s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 14:51:38   6140s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 14:51:38   6140s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 14:51:38   6140s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 14:51:38   6140s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 14:51:38   6140s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 14:51:38   6140s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 14:51:38   6140s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 14:51:38   6140s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 14:51:38   6140s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 14:51:38   6140s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 14:51:38   6140s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 14:51:38   6140s] (I)       --------------------------------------------------------
[03/14 14:51:38   6140s] 
[03/14 14:51:38   6140s] [NR-eGR] ============ Routing rule table ============
[03/14 14:51:38   6140s] [NR-eGR] Rule id: 0  Nets: 26236 
[03/14 14:51:38   6140s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 14:51:38   6140s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 14:51:38   6140s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:51:38   6140s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:51:38   6140s] [NR-eGR] ========================================
[03/14 14:51:38   6140s] [NR-eGR] 
[03/14 14:51:38   6140s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 14:51:38   6140s] (I)       blocked tracks on layer2 : = 33844 / 608650 (5.56%)
[03/14 14:51:38   6140s] (I)       blocked tracks on layer3 : = 4135 / 608391 (0.68%)
[03/14 14:51:38   6140s] (I)       blocked tracks on layer4 : = 16416 / 608650 (2.70%)
[03/14 14:51:38   6140s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 14:51:38   6140s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 14:51:38   6140s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 14:51:38   6140s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 14:51:38   6140s] (I)       After initializing earlyGlobalRoute syMemory usage = 2077.3 MB
[03/14 14:51:38   6140s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       Started Global Routing ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6140s] (I)       ============= Initialization =============
[03/14 14:51:38   6141s] (I)       totalPins=90512  totalGlobalPin=86202 (95.24%)
[03/14 14:51:38   6141s] (I)       Started Build MST ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Generate topology with single threads
[03/14 14:51:38   6141s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       total 2D Cap : 304196 = (152163 H, 152033 V)
[03/14 14:51:38   6141s] [NR-eGR] Layer group 1: route 433 net(s) in layer range [7, 8]
[03/14 14:51:38   6141s] (I)       ============  Phase 1a Route ============
[03/14 14:51:38   6141s] (I)       Started Phase 1a ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 14:51:38   6141s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Usage: 13393 = (4766 H, 8627 V) = (3.13% H, 5.67% V) = (8.579e+03um H, 1.553e+04um V)
[03/14 14:51:38   6141s] (I)       
[03/14 14:51:38   6141s] (I)       ============  Phase 1b Route ============
[03/14 14:51:38   6141s] (I)       Started Phase 1b ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Usage: 13395 = (4766 H, 8629 V) = (3.13% H, 5.68% V) = (8.579e+03um H, 1.553e+04um V)
[03/14 14:51:38   6141s] (I)       
[03/14 14:51:38   6141s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 2.411100e+04um
[03/14 14:51:38   6141s] (I)       ============  Phase 1c Route ============
[03/14 14:51:38   6141s] (I)       Started Phase 1c ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Level2 Grid: 53 x 52
[03/14 14:51:38   6141s] (I)       Started Two Level Routing ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Usage: 13395 = (4766 H, 8629 V) = (3.13% H, 5.68% V) = (8.579e+03um H, 1.553e+04um V)
[03/14 14:51:38   6141s] (I)       
[03/14 14:51:38   6141s] (I)       ============  Phase 1d Route ============
[03/14 14:51:38   6141s] (I)       Started Phase 1d ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Usage: 13397 = (4766 H, 8631 V) = (3.13% H, 5.68% V) = (8.579e+03um H, 1.554e+04um V)
[03/14 14:51:38   6141s] (I)       
[03/14 14:51:38   6141s] (I)       ============  Phase 1e Route ============
[03/14 14:51:38   6141s] (I)       Started Phase 1e ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Usage: 13397 = (4766 H, 8631 V) = (3.13% H, 5.68% V) = (8.579e+03um H, 1.554e+04um V)
[03/14 14:51:38   6141s] (I)       
[03/14 14:51:38   6141s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.411460e+04um
[03/14 14:51:38   6141s] [NR-eGR] 
[03/14 14:51:38   6141s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Running layer assignment with 1 threads
[03/14 14:51:38   6141s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Started Build MST ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Generate topology with single threads
[03/14 14:51:38   6141s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       total 2D Cap : 3299241 = (1365398 H, 1933843 V)
[03/14 14:51:38   6141s] [NR-eGR] Layer group 2: route 25803 net(s) in layer range [2, 8]
[03/14 14:51:38   6141s] (I)       ============  Phase 1a Route ============
[03/14 14:51:38   6141s] (I)       Started Phase 1a ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Usage: 233595 = (111221 H, 122374 V) = (8.15% H, 6.33% V) = (2.002e+05um H, 2.203e+05um V)
[03/14 14:51:38   6141s] (I)       
[03/14 14:51:38   6141s] (I)       ============  Phase 1b Route ============
[03/14 14:51:38   6141s] (I)       Usage: 233595 = (111221 H, 122374 V) = (8.15% H, 6.33% V) = (2.002e+05um H, 2.203e+05um V)
[03/14 14:51:38   6141s] (I)       
[03/14 14:51:38   6141s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.204710e+05um
[03/14 14:51:38   6141s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 14:51:38   6141s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 14:51:38   6141s] (I)       ============  Phase 1c Route ============
[03/14 14:51:38   6141s] (I)       Usage: 233595 = (111221 H, 122374 V) = (8.15% H, 6.33% V) = (2.002e+05um H, 2.203e+05um V)
[03/14 14:51:38   6141s] (I)       
[03/14 14:51:38   6141s] (I)       ============  Phase 1d Route ============
[03/14 14:51:38   6141s] (I)       Usage: 233595 = (111221 H, 122374 V) = (8.15% H, 6.33% V) = (2.002e+05um H, 2.203e+05um V)
[03/14 14:51:38   6141s] (I)       
[03/14 14:51:38   6141s] (I)       ============  Phase 1e Route ============
[03/14 14:51:38   6141s] (I)       Started Phase 1e ( Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:38   6141s] (I)       Usage: 233595 = (111221 H, 122374 V) = (8.15% H, 6.33% V) = (2.002e+05um H, 2.203e+05um V)
[03/14 14:51:38   6141s] (I)       
[03/14 14:51:38   6141s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.204710e+05um
[03/14 14:51:38   6141s] [NR-eGR] 
[03/14 14:51:39   6141s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:39   6141s] (I)       Running layer assignment with 1 threads
[03/14 14:51:39   6141s] (I)       Finished Phase 1l ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:39   6141s] (I)       ============  Phase 1l Route ============
[03/14 14:51:39   6141s] (I)       
[03/14 14:51:39   6141s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 14:51:39   6141s] [NR-eGR]                        OverCon            
[03/14 14:51:39   6141s] [NR-eGR]                         #Gcell     %Gcell
[03/14 14:51:39   6141s] [NR-eGR]       Layer                (2)    OverCon 
[03/14 14:51:39   6141s] [NR-eGR] ----------------------------------------------
[03/14 14:51:39   6141s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:39   6141s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:39   6141s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:39   6141s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:39   6141s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:39   6141s] [NR-eGR]      M6  (6)         3( 0.00%)   ( 0.00%) 
[03/14 14:51:39   6141s] [NR-eGR]      M7  (7)        13( 0.02%)   ( 0.02%) 
[03/14 14:51:39   6141s] [NR-eGR]      M8  (8)         7( 0.01%)   ( 0.01%) 
[03/14 14:51:39   6141s] [NR-eGR] ----------------------------------------------
[03/14 14:51:39   6141s] [NR-eGR] Total               23( 0.00%)   ( 0.00%) 
[03/14 14:51:39   6141s] [NR-eGR] 
[03/14 14:51:39   6141s] (I)       Finished Global Routing ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:39   6141s] (I)       total 2D Cap : 3301766 = (1365912 H, 1935854 V)
[03/14 14:51:39   6141s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 14:51:39   6141s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 14:51:39   6141s] (I)       ============= track Assignment ============
[03/14 14:51:39   6141s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2077.26 MB )
[03/14 14:51:39   6141s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:39   6141s] (I)       Started Greedy Track Assignment ( Curr Mem: 2077.26 MB )
[03/14 14:51:39   6141s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 14:51:39   6141s] (I)       Running track assignment with 1 threads
[03/14 14:51:39   6141s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:39   6141s] (I)       Run Multi-thread track assignment
[03/14 14:51:39   6141s] (I)       Finished Greedy Track Assignment ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2077.26 MB )
[03/14 14:51:39   6141s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:51:39   6141s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 90317
[03/14 14:51:39   6141s] [NR-eGR]     M2  (2V) length: 1.728115e+05um, number of vias: 129279
[03/14 14:51:39   6141s] [NR-eGR]     M3  (3H) length: 1.888159e+05um, number of vias: 5758
[03/14 14:51:39   6141s] [NR-eGR]     M4  (4V) length: 4.114799e+04um, number of vias: 2340
[03/14 14:51:39   6141s] [NR-eGR]     M5  (5H) length: 7.007200e+03um, number of vias: 2063
[03/14 14:51:39   6141s] [NR-eGR]     M6  (6V) length: 8.222900e+02um, number of vias: 2017
[03/14 14:51:39   6141s] [NR-eGR]     M7  (7H) length: 8.906800e+03um, number of vias: 2490
[03/14 14:51:39   6141s] [NR-eGR]     M8  (8V) length: 1.552482e+04um, number of vias: 0
[03/14 14:51:39   6141s] [NR-eGR] Total length: 4.350365e+05um, number of vias: 234264
[03/14 14:51:39   6141s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:51:39   6141s] [NR-eGR] Total eGR-routed clock nets wire length: 2.231730e+04um 
[03/14 14:51:39   6141s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:51:39   6141s] Saved RC grid cleaned up.
[03/14 14:51:39   6141s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.15 sec, Real: 1.16 sec, Curr Mem: 2035.26 MB )
[03/14 14:51:39   6141s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.2 real=0:00:01.2)
[03/14 14:51:39   6141s] Rebuilding timing graph...
[03/14 14:51:40   6142s] Rebuilding timing graph done.
[03/14 14:51:40   6142s] Legalization setup...
[03/14 14:51:40   6142s] Using cell based legalization.
[03/14 14:51:40   6142s] OPERPROF: Starting DPlace-Init at level 1, MEM:2036.3M
[03/14 14:51:40   6142s] z: 2, totalTracks: 1
[03/14 14:51:40   6142s] z: 4, totalTracks: 1
[03/14 14:51:40   6142s] z: 6, totalTracks: 1
[03/14 14:51:40   6142s] z: 8, totalTracks: 1
[03/14 14:51:40   6142s] #spOpts: N=65 mergeVia=F 
[03/14 14:51:40   6142s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2036.3M
[03/14 14:51:40   6142s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2036.3M
[03/14 14:51:40   6142s] Core basic site is core
[03/14 14:51:40   6142s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 14:51:40   6142s] SiteArray: use 2,285,568 bytes
[03/14 14:51:40   6142s] SiteArray: current memory after site array memory allocation 2038.5M
[03/14 14:51:40   6142s] SiteArray: FP blocked sites are writable
[03/14 14:51:40   6143s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 14:51:40   6143s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2038.5M
[03/14 14:51:40   6143s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 14:51:40   6143s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:2038.5M
[03/14 14:51:40   6143s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.088, MEM:2038.5M
[03/14 14:51:40   6143s] OPERPROF:     Starting CMU at level 3, MEM:2038.5M
[03/14 14:51:40   6143s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2038.5M
[03/14 14:51:40   6143s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.099, MEM:2038.5M
[03/14 14:51:40   6143s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2038.5MB).
[03/14 14:51:40   6143s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.151, MEM:2038.5M
[03/14 14:51:40   6143s] (I)       Load db... (mem=2038.5M)
[03/14 14:51:40   6143s] (I)       Read data from FE... (mem=2038.5M)
[03/14 14:51:40   6143s] (I)       Read nodes and places... (mem=2038.5M)
[03/14 14:51:40   6143s] (I)       Number of ignored instance 0
[03/14 14:51:40   6143s] (I)       Number of inbound cells 0
[03/14 14:51:40   6143s] (I)       numMoveCells=25046, numMacros=0  numPads=195  numMultiRowHeightInsts=0
[03/14 14:51:40   6143s] (I)       cell height: 3600, count: 25046
[03/14 14:51:40   6143s] (I)       Done Read nodes and places (cpu=0.050s, mem=2044.8M)
[03/14 14:51:40   6143s] (I)       Read rows... (mem=2044.8M)
[03/14 14:51:40   6143s] (I)       Done Read rows (cpu=0.000s, mem=2044.8M)
[03/14 14:51:40   6143s] (I)       Done Read data from FE (cpu=0.050s, mem=2044.8M)
[03/14 14:51:40   6143s] (I)       Done Load db (cpu=0.050s, mem=2044.8M)
[03/14 14:51:40   6143s] (I)       Constructing placeable region... (mem=2044.8M)
[03/14 14:51:40   6143s] (I)       Constructing bin map
[03/14 14:51:40   6143s] (I)       Initialize bin information with width=36000 height=36000
[03/14 14:51:40   6143s] (I)       Done constructing bin map
[03/14 14:51:40   6143s] (I)       Removing 0 blocked bin with high fixed inst density
[03/14 14:51:40   6143s] (I)       Compute region effective width... (mem=2044.8M)
[03/14 14:51:40   6143s] (I)       Done Compute region effective width (cpu=0.000s, mem=2044.8M)
[03/14 14:51:40   6143s] (I)       Done Constructing placeable region (cpu=0.010s, mem=2044.8M)
[03/14 14:51:40   6143s] Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/14 14:51:40   6143s] Validating CTS configuration...
[03/14 14:51:40   6143s] Checking module port directions...
[03/14 14:51:40   6143s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 14:51:40   6143s] Non-default CCOpt properties:
[03/14 14:51:40   6143s] cloning_copy_activity: 1 (default: false)
[03/14 14:51:40   6143s] cts_merge_clock_gates is set for at least one key
[03/14 14:51:40   6143s] cts_merge_clock_logic is set for at least one key
[03/14 14:51:40   6143s] route_type is set for at least one key
[03/14 14:51:40   6143s] update_io_latency: 0 (default: true)
[03/14 14:51:40   6143s] Route type trimming info:
[03/14 14:51:40   6143s]   No route type modifications were made.
[03/14 14:51:40   6143s] Accumulated time to calculate placeable region: 0
[03/14 14:51:40   6143s] (I)       Initializing Steiner engine. 
[03/14 14:51:41   6143s] LayerId::1 widthSet size::4
[03/14 14:51:41   6143s] LayerId::2 widthSet size::4
[03/14 14:51:41   6143s] LayerId::3 widthSet size::4
[03/14 14:51:41   6143s] LayerId::4 widthSet size::4
[03/14 14:51:41   6143s] LayerId::5 widthSet size::4
[03/14 14:51:41   6143s] LayerId::6 widthSet size::4
[03/14 14:51:41   6143s] LayerId::7 widthSet size::4
[03/14 14:51:41   6143s] LayerId::8 widthSet size::4
[03/14 14:51:41   6143s] Updating RC grid for preRoute extraction ...
[03/14 14:51:41   6143s] Initializing multi-corner capacitance tables ... 
[03/14 14:51:41   6143s] Initializing multi-corner resistance tables ...
[03/14 14:51:41   6143s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.293429 ; uaWl: 0.942253 ; uaWlH: 0.111723 ; aWlH: 0.057020 ; Pmax: 0.813800 ; wcR: 0.636400 ; newSi: 0.095100 ; pMod: 83 ; 
[03/14 14:51:41   6143s] End AAE Lib Interpolated Model. (MEM=2051.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 14:51:41   6143s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/14 14:51:41   6143s] Original list had 9 cells:
[03/14 14:51:41   6143s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 14:51:41   6143s] Library trimming was not able to trim any cells:
[03/14 14:51:41   6143s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 14:51:41   6143s] Accumulated time to calculate placeable region: 0
[03/14 14:51:41   6143s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/14 14:51:41   6143s] Original list had 8 cells:
[03/14 14:51:41   6143s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 14:51:41   6143s] Library trimming was not able to trim any cells:
[03/14 14:51:41   6143s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 14:51:41   6143s] Accumulated time to calculate placeable region: 0
[03/14 14:51:42   6144s] Clock tree balancer configuration for clock_tree clk:
[03/14 14:51:42   6144s] Non-default CCOpt properties:
[03/14 14:51:42   6144s]   cts_merge_clock_gates: true (default: false)
[03/14 14:51:42   6144s]   cts_merge_clock_logic: true (default: false)
[03/14 14:51:42   6144s]   route_type (leaf): default_route_type_leaf (default: default)
[03/14 14:51:42   6144s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/14 14:51:42   6144s]   route_type (top): default_route_type_nonleaf (default: default)
[03/14 14:51:42   6144s] For power domain auto-default:
[03/14 14:51:42   6144s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 14:51:42   6144s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 14:51:42   6144s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/14 14:51:42   6144s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 200880.000um^2
[03/14 14:51:42   6144s] Top Routing info:
[03/14 14:51:42   6144s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 14:51:42   6144s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/14 14:51:42   6144s] Trunk Routing info:
[03/14 14:51:42   6144s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 14:51:42   6144s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/14 14:51:42   6144s] Leaf Routing info:
[03/14 14:51:42   6144s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/14 14:51:42   6144s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/14 14:51:42   6144s] For timing_corner WC:setup, late and power domain auto-default:
[03/14 14:51:42   6144s]   Slew time target (leaf):    0.105ns
[03/14 14:51:42   6144s]   Slew time target (trunk):   0.105ns
[03/14 14:51:42   6144s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/14 14:51:42   6144s]   Buffer unit delay: 0.057ns
[03/14 14:51:42   6144s]   Buffer max distance: 562.449um
[03/14 14:51:42   6144s] Fastest wire driving cells and distances:
[03/14 14:51:42   6144s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/14 14:51:42   6144s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/14 14:51:42   6144s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] Logic Sizing Table:
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] ----------------------------------------------------------
[03/14 14:51:42   6144s] Cell    Instance count    Source    Eligible library cells
[03/14 14:51:42   6144s] ----------------------------------------------------------
[03/14 14:51:42   6144s]   (empty table)
[03/14 14:51:42   6144s] ----------------------------------------------------------
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] Clock tree balancer configuration for skew_group clk/CON:
[03/14 14:51:42   6144s]   Sources:                     pin clk
[03/14 14:51:42   6144s]   Total number of sinks:       6512
[03/14 14:51:42   6144s]   Delay constrained sinks:     6512
[03/14 14:51:42   6144s]   Non-leaf sinks:              0
[03/14 14:51:42   6144s]   Ignore pins:                 0
[03/14 14:51:42   6144s]  Timing corner WC:setup.late:
[03/14 14:51:42   6144s]   Skew target:                 0.057ns
[03/14 14:51:42   6144s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 14:51:42   6144s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 14:51:42   6144s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 14:51:42   6144s] Primary reporting skew groups are:
[03/14 14:51:42   6144s] skew_group clk/CON with 6512 clock sinks
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] Via Selection for Estimated Routes (rule default):
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] ----------------------------------------------------------------
[03/14 14:51:42   6144s] Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/14 14:51:42   6144s] Range                    (Ohm)    (fF)     (fs)     Only
[03/14 14:51:42   6144s] ----------------------------------------------------------------
[03/14 14:51:42   6144s] M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
[03/14 14:51:42   6144s] M2-M3    VIA23_1cut      1.500    0.015    0.023    false
[03/14 14:51:42   6144s] M3-M4    VIA34_1cut      1.500    0.015    0.023    false
[03/14 14:51:42   6144s] M4-M5    VIA45_1cut      1.500    0.015    0.023    false
[03/14 14:51:42   6144s] M5-M6    VIA56_1cut      1.500    0.014    0.021    false
[03/14 14:51:42   6144s] M6-M7    VIA67_1cut      0.220    0.071    0.016    false
[03/14 14:51:42   6144s] M7-M8    VIA78_1cut      0.220    0.060    0.013    false
[03/14 14:51:42   6144s] ----------------------------------------------------------------
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] No ideal or dont_touch nets found in the clock tree
[03/14 14:51:42   6144s] No dont_touch hnets found in the clock tree
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] Filtering reasons for cell type: buffer
[03/14 14:51:42   6144s] =======================================
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] ----------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:42   6144s] Clock trees    Power domain    Reason                         Library cells
[03/14 14:51:42   6144s] ----------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:42   6144s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/14 14:51:42   6144s] ----------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] Filtering reasons for cell type: inverter
[03/14 14:51:42   6144s] =========================================
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] --------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:42   6144s] Clock trees    Power domain    Reason                         Library cells
[03/14 14:51:42   6144s] --------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:42   6144s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/14 14:51:42   6144s] --------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] 
[03/14 14:51:42   6144s] Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
[03/14 14:51:42   6144s] CCOpt configuration status: all checks passed.
[03/14 14:51:42   6144s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[03/14 14:51:42   6144s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/14 14:51:42   6144s]   No exclusion drivers are needed.
[03/14 14:51:42   6144s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[03/14 14:51:42   6144s] Antenna diode management...
[03/14 14:51:42   6144s]   Found 0 antenna diodes in the clock trees.
[03/14 14:51:42   6144s]   
[03/14 14:51:42   6144s] Antenna diode management done.
[03/14 14:51:42   6144s] Adding driver cells for primary IOs...
[03/14 14:51:42   6144s]   
[03/14 14:51:42   6144s]   ----------------------------------------------------------------------------------------------
[03/14 14:51:42   6144s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[03/14 14:51:42   6144s]   ----------------------------------------------------------------------------------------------
[03/14 14:51:42   6144s]     (empty table)
[03/14 14:51:42   6144s]   ----------------------------------------------------------------------------------------------
[03/14 14:51:42   6144s]   
[03/14 14:51:42   6144s]   
[03/14 14:51:42   6144s] Adding driver cells for primary IOs done.
[03/14 14:51:42   6144s] Adding driver cell for primary IO roots...
[03/14 14:51:42   6144s] Adding driver cell for primary IO roots done.
[03/14 14:51:42   6144s] Maximizing clock DAG abstraction...
[03/14 14:51:42   6144s] Maximizing clock DAG abstraction done.
[03/14 14:51:42   6144s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.1 real=0:00:04.1)
[03/14 14:51:42   6144s] Synthesizing clock trees...
[03/14 14:51:42   6144s]   Preparing To Balance...
[03/14 14:51:42   6144s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2099.5M
[03/14 14:51:42   6144s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.063, MEM:2099.5M
[03/14 14:51:42   6144s] OPERPROF: Starting DPlace-Init at level 1, MEM:2099.5M
[03/14 14:51:42   6144s] z: 2, totalTracks: 1
[03/14 14:51:42   6144s] z: 4, totalTracks: 1
[03/14 14:51:42   6144s] z: 6, totalTracks: 1
[03/14 14:51:42   6144s] z: 8, totalTracks: 1
[03/14 14:51:42   6144s] #spOpts: N=65 mergeVia=F 
[03/14 14:51:42   6144s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2099.5M
[03/14 14:51:42   6144s] OPERPROF:     Starting CMU at level 3, MEM:2099.5M
[03/14 14:51:42   6144s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2099.5M
[03/14 14:51:42   6144s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.087, MEM:2099.5M
[03/14 14:51:42   6144s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2099.5MB).
[03/14 14:51:42   6144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.127, MEM:2099.5M
[03/14 14:51:42   6144s]   Checking for inverting clock gates...
[03/14 14:51:42   6144s]   Checking for inverting clock gates done.
[03/14 14:51:42   6144s]   Merging duplicate siblings in DAG...
[03/14 14:51:42   6144s]     Clock DAG stats before merging:
[03/14 14:51:42   6144s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[03/14 14:51:42   6144s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/14 14:51:42   6144s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/14 14:51:42   6144s]     Resynthesising clock tree into netlist...
[03/14 14:51:42   6145s]       Reset timing graph...
[03/14 14:51:42   6145s] Ignoring AAE DB Resetting ...
[03/14 14:51:42   6145s]       Reset timing graph done.
[03/14 14:51:42   6145s]     Resynthesising clock tree into netlist done.
[03/14 14:51:42   6145s]     
[03/14 14:51:42   6145s]     Disconnecting clock tree from netlist...
[03/14 14:51:42   6145s]     Disconnecting clock tree from netlist done.
[03/14 14:51:42   6145s]   Merging duplicate siblings in DAG done.
[03/14 14:51:42   6145s]   Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/14 14:51:42   6145s]   CCOpt::Phase::Construction...
[03/14 14:51:42   6145s]   Stage::Clustering...
[03/14 14:51:42   6145s]   Clustering...
[03/14 14:51:42   6145s]     Initialize for clustering...
[03/14 14:51:42   6145s]     Clock DAG stats before clustering:
[03/14 14:51:42   6145s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[03/14 14:51:42   6145s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/14 14:51:42   6145s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/14 14:51:42   6145s]     Computing max distances from locked parents...
[03/14 14:51:42   6145s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/14 14:51:42   6145s]     Computing max distances from locked parents done.
[03/14 14:51:42   6145s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 14:51:42   6145s]     Bottom-up phase...
[03/14 14:51:42   6145s]     Clustering clock_tree clk...
[03/14 14:51:43   6146s] End AAE Lib Interpolated Model. (MEM=2089.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 14:51:45   6148s]         Accumulated time to calculate placeable region: 0
[03/14 14:51:46   6148s]         Clock tree timing engine global stage delay update for WC:setup.late...
[03/14 14:51:46   6148s]         Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:51:46   6148s]     Clustering clock_tree clk done.
[03/14 14:51:46   6148s]     Clock DAG stats after bottom-up phase:
[03/14 14:51:46   6148s]       cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
[03/14 14:51:46   6148s]       cell areas       : b=774.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=774.000um^2
[03/14 14:51:46   6148s]       hp wire lengths  : top=0.000um, trunk=1714.200um, leaf=6449.400um, total=8163.600um
[03/14 14:51:46   6148s]     Clock DAG library cell distribution after bottom-up phase {count}:
[03/14 14:51:46   6148s]        Bufs: CKBD16: 76 CKBD12: 1 
[03/14 14:51:46   6148s]     Bottom-up phase done. (took cpu=0:00:03.7 real=0:00:03.7)
[03/14 14:51:46   6148s]     Legalizing clock trees...
[03/14 14:51:46   6148s]     Resynthesising clock tree into netlist...
[03/14 14:51:46   6148s]       Reset timing graph...
[03/14 14:51:46   6148s] Ignoring AAE DB Resetting ...
[03/14 14:51:46   6148s]       Reset timing graph done.
[03/14 14:51:46   6148s]     Resynthesising clock tree into netlist done.
[03/14 14:51:46   6148s]     Commiting net attributes....
[03/14 14:51:46   6148s]     Commiting net attributes. done.
[03/14 14:51:46   6148s]     Leaving CCOpt scope - ClockRefiner...
[03/14 14:51:46   6148s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2090.0M
[03/14 14:51:46   6149s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.066, MEM:2090.0M
[03/14 14:51:46   6149s]     Assigned high priority to 6589 cells.
[03/14 14:51:46   6149s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[03/14 14:51:46   6149s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[03/14 14:51:46   6149s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2090.0M
[03/14 14:51:46   6149s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2090.0M
[03/14 14:51:46   6149s] z: 2, totalTracks: 1
[03/14 14:51:46   6149s] z: 4, totalTracks: 1
[03/14 14:51:46   6149s] z: 6, totalTracks: 1
[03/14 14:51:46   6149s] z: 8, totalTracks: 1
[03/14 14:51:46   6149s] #spOpts: N=65 mergeVia=F 
[03/14 14:51:46   6149s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2090.0M
[03/14 14:51:47   6149s] OPERPROF:       Starting CMU at level 4, MEM:2090.0M
[03/14 14:51:47   6149s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:2090.0M
[03/14 14:51:47   6149s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.121, MEM:2090.0M
[03/14 14:51:47   6149s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2090.0MB).
[03/14 14:51:47   6149s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.164, MEM:2090.0M
[03/14 14:51:47   6149s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.165, MEM:2090.0M
[03/14 14:51:47   6149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.18
[03/14 14:51:47   6149s] OPERPROF: Starting RefinePlace at level 1, MEM:2090.0M
[03/14 14:51:47   6149s] *** Starting refinePlace (1:42:29 mem=2090.0M) ***
[03/14 14:51:47   6149s] Total net bbox length = 3.509e+05 (1.654e+05 1.855e+05) (ext = 8.474e+03)
[03/14 14:51:47   6149s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:51:47   6149s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2090.0M
[03/14 14:51:47   6149s] Starting refinePlace ...
[03/14 14:51:47   6149s] ** Cut row section cpu time 0:00:00.0.
[03/14 14:51:47   6149s]    Spread Effort: high, standalone mode, useDDP on.
[03/14 14:51:47   6149s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2090.0MB) @(1:42:29 - 1:42:30).
[03/14 14:51:47   6149s] Move report: preRPlace moves 964 insts, mean move: 1.07 um, max move: 6.80 um
[03/14 14:51:47   6149s] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_): (268.60, 290.80) --> (265.40, 287.20)
[03/14 14:51:47   6149s] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/14 14:51:47   6149s] wireLenOptFixPriorityInst 6512 inst fixed
[03/14 14:51:47   6149s] 
[03/14 14:51:47   6149s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 14:51:48   6150s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:51:48   6150s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2090.0MB) @(1:42:30 - 1:42:30).
[03/14 14:51:48   6150s] Move report: Detail placement moves 964 insts, mean move: 1.07 um, max move: 6.80 um
[03/14 14:51:48   6150s] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_): (268.60, 290.80) --> (265.40, 287.20)
[03/14 14:51:48   6150s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2090.0MB
[03/14 14:51:48   6150s] Statistics of distance of Instance movement in refine placement:
[03/14 14:51:48   6150s]   maximum (X+Y) =         6.80 um
[03/14 14:51:48   6150s]   inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_) with max move: (268.6, 290.8) -> (265.4, 287.2)
[03/14 14:51:48   6150s]   mean    (X+Y) =         1.07 um
[03/14 14:51:48   6150s] Summary Report:
[03/14 14:51:48   6150s] Instances move: 964 (out of 25123 movable)
[03/14 14:51:48   6150s] Instances flipped: 0
[03/14 14:51:48   6150s] Mean displacement: 1.07 um
[03/14 14:51:48   6150s] Max displacement: 6.80 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_) (268.6, 290.8) -> (265.4, 287.2)
[03/14 14:51:48   6150s] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/14 14:51:48   6150s] Total instances moved : 964
[03/14 14:51:48   6150s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.060, REAL:1.100, MEM:2090.0M
[03/14 14:51:48   6150s] Total net bbox length = 3.513e+05 (1.657e+05 1.857e+05) (ext = 8.474e+03)
[03/14 14:51:48   6150s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2090.0MB
[03/14 14:51:48   6150s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2090.0MB) @(1:42:29 - 1:42:30).
[03/14 14:51:48   6150s] *** Finished refinePlace (1:42:30 mem=2090.0M) ***
[03/14 14:51:48   6150s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.18
[03/14 14:51:48   6150s] OPERPROF: Finished RefinePlace at level 1, CPU:1.140, REAL:1.178, MEM:2090.0M
[03/14 14:51:48   6150s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2090.0M
[03/14 14:51:48   6150s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.071, MEM:2090.0M
[03/14 14:51:48   6150s]     Moved 337, flipped 76 and cell swapped 0 of 6589 clock instance(s) during refinement.
[03/14 14:51:48   6150s]     The largest move was 6.8 microns for core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_.
[03/14 14:51:48   6150s]     Moved 3 and flipped 0 of 77 clock instances (excluding sinks) during refinement
[03/14 14:51:48   6150s]     The largest move for clock insts (excluding sinks) was 3.6 microns. The inst with this movement was core_instance/CTS_ccl_a_buf_00249
[03/14 14:51:48   6150s]     Moved 334 and flipped 76 of 6512 clock sinks during refinement.
[03/14 14:51:48   6150s]     The largest move for clock sinks was 6.8 microns. The inst with this movement was core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_
[03/14 14:51:48   6150s]     Revert refine place priority changes on 0 cells.
[03/14 14:51:48   6150s] OPERPROF: Starting DPlace-Init at level 1, MEM:2090.0M
[03/14 14:51:48   6150s] z: 2, totalTracks: 1
[03/14 14:51:48   6150s] z: 4, totalTracks: 1
[03/14 14:51:48   6150s] z: 6, totalTracks: 1
[03/14 14:51:48   6150s] z: 8, totalTracks: 1
[03/14 14:51:48   6150s] #spOpts: N=65 mergeVia=F 
[03/14 14:51:48   6150s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2090.0M
[03/14 14:51:48   6150s] OPERPROF:     Starting CMU at level 3, MEM:2090.0M
[03/14 14:51:48   6150s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2090.0M
[03/14 14:51:48   6150s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.098, MEM:2090.0M
[03/14 14:51:48   6150s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2090.0MB).
[03/14 14:51:48   6150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.140, MEM:2090.0M
[03/14 14:51:48   6150s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.6 real=0:00:01.7)
[03/14 14:51:48   6150s]     Disconnecting clock tree from netlist...
[03/14 14:51:48   6150s]     Disconnecting clock tree from netlist done.
[03/14 14:51:48   6150s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2090.0M
[03/14 14:51:48   6150s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.063, MEM:2090.0M
[03/14 14:51:48   6150s] OPERPROF: Starting DPlace-Init at level 1, MEM:2090.0M
[03/14 14:51:48   6150s] z: 2, totalTracks: 1
[03/14 14:51:48   6150s] z: 4, totalTracks: 1
[03/14 14:51:48   6150s] z: 6, totalTracks: 1
[03/14 14:51:48   6150s] z: 8, totalTracks: 1
[03/14 14:51:48   6150s] #spOpts: N=65 mergeVia=F 
[03/14 14:51:48   6150s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2090.0M
[03/14 14:51:48   6150s] OPERPROF:     Starting CMU at level 3, MEM:2090.0M
[03/14 14:51:48   6150s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2090.0M
[03/14 14:51:48   6150s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.105, MEM:2090.0M
[03/14 14:51:48   6150s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2090.0MB).
[03/14 14:51:48   6150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.146, MEM:2090.0M
[03/14 14:51:48   6150s]     Clock tree timing engine global stage delay update for WC:setup.late...
[03/14 14:51:48   6150s] End AAE Lib Interpolated Model. (MEM=2089.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 14:51:48   6151s]     Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:51:48   6151s]     
[03/14 14:51:48   6151s]     Clock tree legalization - Histogram:
[03/14 14:51:48   6151s]     ====================================
[03/14 14:51:48   6151s]     
[03/14 14:51:48   6151s]     --------------------------------
[03/14 14:51:48   6151s]     Movement (um)    Number of cells
[03/14 14:51:48   6151s]     --------------------------------
[03/14 14:51:48   6151s]     [3.6,3.636)             3
[03/14 14:51:48   6151s]     [3.636,3.672)           0
[03/14 14:51:48   6151s]     [3.672,3.708)           0
[03/14 14:51:48   6151s]     [3.708,3.744)           0
[03/14 14:51:48   6151s]     [3.744,3.78)            0
[03/14 14:51:48   6151s]     [3.78,3.816)            0
[03/14 14:51:48   6151s]     [3.816,3.852)           0
[03/14 14:51:48   6151s]     [3.852,3.888)           0
[03/14 14:51:48   6151s]     [3.888,3.924)           0
[03/14 14:51:48   6151s]     [3.924,3.96)            0
[03/14 14:51:48   6151s]     --------------------------------
[03/14 14:51:48   6151s]     
[03/14 14:51:48   6151s]     
[03/14 14:51:48   6151s]     Clock tree legalization - Top 10 Movements:
[03/14 14:51:48   6151s]     ===========================================
[03/14 14:51:48   6151s]     
[03/14 14:51:48   6151s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:48   6151s]     Movement (um)    Desired              Achieved             Node
[03/14 14:51:48   6151s]                      location             location             
[03/14 14:51:48   6151s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:48   6151s]          3.6         (271.000,155.800)    (271.000,152.200)    CTS_ccl_a_buf_00234 (a lib_cell CKBD16) at (271.000,152.200), in power domain auto-default
[03/14 14:51:48   6151s]          3.6         (271.000,289.000)    (271.000,285.400)    CTS_ccl_a_buf_00244 (a lib_cell CKBD16) at (271.000,285.400), in power domain auto-default
[03/14 14:51:48   6151s]          3.6         (271.000,289.000)    (271.000,292.600)    CTS_ccl_a_buf_00249 (a lib_cell CKBD16) at (271.000,292.600), in power domain auto-default
[03/14 14:51:48   6151s]          0           (291.108,289.717)    (291.108,289.717)    CTS_ccl_a_buf_00246 (a lib_cell CKBD16) at (288.600,289.000), in power domain auto-default
[03/14 14:51:48   6151s]          0           (156.692,291.883)    (156.692,291.883)    CTS_ccl_a_buf_00218 (a lib_cell CKBD16) at (153.600,290.800), in power domain auto-default
[03/14 14:51:48   6151s]          0           (106.108,228.518)    (106.108,228.518)    CTS_ccl_a_buf_00214 (a lib_cell CKBD16) at (103.600,227.800), in power domain auto-default
[03/14 14:51:48   6151s]          0           (200.107,307.717)    (200.107,307.717)    CTS_ccl_a_buf_00210 (a lib_cell CKBD16) at (197.600,307.000), in power domain auto-default
[03/14 14:51:48   6151s]          0           (211.893,219.882)    (211.893,219.882)    CTS_ccl_a_buf_00204 (a lib_cell CKBD16) at (208.800,218.800), in power domain auto-default
[03/14 14:51:48   6151s]          0           (273.508,286.118)    (273.508,286.118)    CTS_ccl_a_buf_00244 (a lib_cell CKBD16) at (271.000,285.400), in power domain auto-default
[03/14 14:51:48   6151s]          0           (273.508,293.317)    (273.508,293.317)    CTS_ccl_a_buf_00249 (a lib_cell CKBD16) at (271.000,292.600), in power domain auto-default
[03/14 14:51:48   6151s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 14:51:48   6151s]     
[03/14 14:51:48   6151s]     Legalizing clock trees done. (took cpu=0:00:02.3 real=0:00:02.4)
[03/14 14:51:49   6151s]     Clock DAG stats after 'Clustering':
[03/14 14:51:49   6151s]       cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
[03/14 14:51:49   6151s]       cell areas       : b=774.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=774.000um^2
[03/14 14:51:49   6151s]       cell capacitance : b=0.422pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.422pF
[03/14 14:51:49   6151s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:49   6151s]       wire capacitance : top=0.000pF, trunk=0.465pF, leaf=3.848pF, total=4.313pF
[03/14 14:51:49   6151s]       wire lengths     : top=0.000um, trunk=3102.298um, leaf=23046.946um, total=26149.244um
[03/14 14:51:49   6151s]       hp wire lengths  : top=0.000um, trunk=1725.000um, leaf=6480.000um, total=8205.000um
[03/14 14:51:49   6151s]     Clock DAG net violations after 'Clustering': none
[03/14 14:51:49   6151s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/14 14:51:49   6151s]       Trunk : target=0.105ns count=9 avg=0.064ns sd=0.023ns min=0.021ns max=0.091ns {4 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:51:49   6151s]       Leaf  : target=0.105ns count=69 avg=0.090ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 8 <= 0.100ns, 3 <= 0.105ns}
[03/14 14:51:49   6151s]     Clock DAG library cell distribution after 'Clustering' {count}:
[03/14 14:51:49   6151s]        Bufs: CKBD16: 76 CKBD12: 1 
[03/14 14:51:49   6151s]     Primary reporting skew groups after 'Clustering':
[03/14 14:51:49   6151s]       skew_group clk/CON: insertion delay [min=0.377, max=0.437, avg=0.396, sd=0.015], skew [0.060 vs 0.057*], 99.6% {0.380, 0.437} (wid=0.052 ws=0.024) (gid=0.405 gs=0.062)
[03/14 14:51:49   6151s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:51:49   6151s]           max path sink: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/14 14:51:49   6151s]     Skew group summary after 'Clustering':
[03/14 14:51:49   6151s]       skew_group clk/CON: insertion delay [min=0.377, max=0.437, avg=0.396, sd=0.015], skew [0.060 vs 0.057*], 99.6% {0.380, 0.437} (wid=0.052 ws=0.024) (gid=0.405 gs=0.062)
[03/14 14:51:49   6151s]     Legalizer API calls during this step: 1093 succeeded with high effort: 1093 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:49   6151s]   Clustering done. (took cpu=0:00:06.3 real=0:00:06.4)
[03/14 14:51:49   6151s]   
[03/14 14:51:49   6151s]   Post-Clustering Statistics Report
[03/14 14:51:49   6151s]   =================================
[03/14 14:51:49   6151s]   
[03/14 14:51:49   6151s]   Fanout Statistics:
[03/14 14:51:49   6151s]   
[03/14 14:51:49   6151s]   ----------------------------------------------------------------------------------------------------------------
[03/14 14:51:49   6151s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/14 14:51:49   6151s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[03/14 14:51:49   6151s]   ----------------------------------------------------------------------------------------------------------------
[03/14 14:51:49   6151s]   Trunk        10       7.800       1        16        5.789      {4 <= 4, 2 <= 8, 4 <= 16}
[03/14 14:51:49   6151s]   Leaf         69      94.377      68       100        8.404      {4 <= 74, 4 <= 81, 4 <= 88, 11 <= 95, 46 <= 102}
[03/14 14:51:49   6151s]   ----------------------------------------------------------------------------------------------------------------
[03/14 14:51:49   6151s]   
[03/14 14:51:49   6151s]   Clustering Failure Statistics:
[03/14 14:51:49   6151s]   
[03/14 14:51:49   6151s]   ----------------------------------------------------------
[03/14 14:51:49   6151s]   Net Type    Clusters    Clusters    Net Skew    Transition
[03/14 14:51:49   6151s]               Tried       Failed      Failures    Failures
[03/14 14:51:49   6151s]   ----------------------------------------------------------
[03/14 14:51:49   6151s]   Trunk          15          7           2            7
[03/14 14:51:49   6151s]   Leaf           80          8           0            8
[03/14 14:51:49   6151s]   ----------------------------------------------------------
[03/14 14:51:49   6151s]   
[03/14 14:51:49   6151s]   Clustering Partition Statistics:
[03/14 14:51:49   6151s]   
[03/14 14:51:49   6151s]   --------------------------------------------------------------------------------------
[03/14 14:51:49   6151s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[03/14 14:51:49   6151s]               Fraction    Fraction    Count        Size        Size    Size    Size
[03/14 14:51:49   6151s]   --------------------------------------------------------------------------------------
[03/14 14:51:49   6151s]   Trunk        0.500       0.500          4          19.000       2      56      25.219
[03/14 14:51:49   6151s]   Leaf         1.000       0.000          2        3256.000    1024    5488    3156.525
[03/14 14:51:49   6151s]   --------------------------------------------------------------------------------------
[03/14 14:51:49   6151s]   
[03/14 14:51:49   6151s]   
[03/14 14:51:49   6151s]   Looking for fanout violations...
[03/14 14:51:49   6151s]   Looking for fanout violations done.
[03/14 14:51:49   6151s]   CongRepair After Initial Clustering...
[03/14 14:51:49   6151s]   Reset timing graph...
[03/14 14:51:49   6151s] Ignoring AAE DB Resetting ...
[03/14 14:51:49   6151s]   Reset timing graph done.
[03/14 14:51:49   6151s]   Leaving CCOpt scope - Early Global Route...
[03/14 14:51:49   6151s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2090.0M
[03/14 14:51:49   6151s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2090.0M
[03/14 14:51:49   6151s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:2087.8M
[03/14 14:51:49   6151s] All LLGs are deleted
[03/14 14:51:49   6151s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2087.8M
[03/14 14:51:49   6151s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2087.8M
[03/14 14:51:49   6151s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.070, REAL:0.066, MEM:2087.8M
[03/14 14:51:49   6151s]   Clock implementation routing...
[03/14 14:51:49   6151s] Net route status summary:
[03/14 14:51:49   6151s]   Clock:        78 (unrouted=78, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:51:49   6151s]   Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:51:49   6151s]     Routing using eGR only...
[03/14 14:51:49   6151s]       Early Global Route - eGR->NR step...
[03/14 14:51:49   6151s] (ccopt eGR): There are 78 nets for routing of which 78 have one or more fixed wires.
[03/14 14:51:49   6151s] (ccopt eGR): Start to route 78 all nets
[03/14 14:51:49   6151s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2087.78 MB )
[03/14 14:51:49   6151s] (I)       Started Loading and Dumping File ( Curr Mem: 2087.78 MB )
[03/14 14:51:49   6151s] (I)       Reading DB...
[03/14 14:51:49   6151s] (I)       Read data from FE... (mem=2087.8M)
[03/14 14:51:49   6151s] (I)       Read nodes and places... (mem=2087.8M)
[03/14 14:51:49   6151s] (I)       Done Read nodes and places (cpu=0.040s, mem=2087.8M)
[03/14 14:51:49   6151s] (I)       Read nets... (mem=2087.8M)
[03/14 14:51:49   6152s] (I)       Done Read nets (cpu=0.100s, mem=2087.8M)
[03/14 14:51:49   6152s] (I)       Done Read data from FE (cpu=0.140s, mem=2087.8M)
[03/14 14:51:49   6152s] (I)       before initializing RouteDB syMemory usage = 2087.8 MB
[03/14 14:51:49   6152s] (I)       Clean congestion better: true
[03/14 14:51:49   6152s] (I)       Estimate vias on DPT layer: true
[03/14 14:51:49   6152s] (I)       Clean congestion LA rounds: 5
[03/14 14:51:49   6152s] (I)       Layer constraints as soft constraints: true
[03/14 14:51:49   6152s] (I)       Soft top layer         : true
[03/14 14:51:49   6152s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/14 14:51:49   6152s] (I)       Better NDR handling    : true
[03/14 14:51:49   6152s] (I)       Routing cost fix for NDR handling: true
[03/14 14:51:49   6152s] (I)       Update initial WL after Phase 1a: true
[03/14 14:51:49   6152s] (I)       Block tracks for preroutes: true
[03/14 14:51:49   6152s] (I)       Assign IRoute by net group key: true
[03/14 14:51:49   6152s] (I)       Block unroutable channels: true
[03/14 14:51:49   6152s] (I)       Block unroutable channel fix: true
[03/14 14:51:49   6152s] (I)       Block unroutable channels 3D: true
[03/14 14:51:49   6152s] (I)       Check blockage within NDR space in TA: true
[03/14 14:51:49   6152s] (I)       Handle EOL spacing     : true
[03/14 14:51:49   6152s] (I)       Honor MSV route constraint: false
[03/14 14:51:49   6152s] (I)       Maximum routing layer  : 127
[03/14 14:51:49   6152s] (I)       Minimum routing layer  : 2
[03/14 14:51:49   6152s] (I)       Supply scale factor H  : 1.00
[03/14 14:51:49   6152s] (I)       Supply scale factor V  : 1.00
[03/14 14:51:49   6152s] (I)       Tracks used by clock wire: 0
[03/14 14:51:49   6152s] (I)       Reverse direction      : 
[03/14 14:51:49   6152s] (I)       Honor partition pin guides: true
[03/14 14:51:49   6152s] (I)       Route selected nets only: true
[03/14 14:51:49   6152s] (I)       Route secondary PG pins: false
[03/14 14:51:49   6152s] (I)       Second PG max fanout   : 2147483647
[03/14 14:51:49   6152s] (I)       Refine MST             : true
[03/14 14:51:49   6152s] (I)       Honor PRL              : true
[03/14 14:51:49   6152s] (I)       Strong congestion aware: true
[03/14 14:51:49   6152s] (I)       Improved initial location for IRoutes: true
[03/14 14:51:49   6152s] (I)       Multi panel TA         : true
[03/14 14:51:49   6152s] (I)       Penalize wire overlap  : true
[03/14 14:51:49   6152s] (I)       Expand small instance blockage: true
[03/14 14:51:49   6152s] (I)       Reduce via in TA       : true
[03/14 14:51:49   6152s] (I)       SS-aware routing       : true
[03/14 14:51:49   6152s] (I)       Improve tree edge sharing: true
[03/14 14:51:49   6152s] (I)       Improve 2D via estimation: true
[03/14 14:51:49   6152s] (I)       Refine Steiner tree    : true
[03/14 14:51:49   6152s] (I)       Build spine tree       : true
[03/14 14:51:49   6152s] (I)       Model pass through capacity: true
[03/14 14:51:49   6152s] (I)       Extend blockages by a half GCell: true
[03/14 14:51:49   6152s] (I)       Partial layer blockage modeling: true
[03/14 14:51:49   6152s] (I)       Consider pin shapes    : true
[03/14 14:51:49   6152s] (I)       Consider pin shapes for all nodes: true
[03/14 14:51:49   6152s] (I)       Consider NR APA        : true
[03/14 14:51:49   6152s] (I)       Consider IO pin shape  : true
[03/14 14:51:49   6152s] (I)       Fix pin connection bug : true
[03/14 14:51:49   6152s] (I)       Consider layer RC for local wires: true
[03/14 14:51:49   6152s] (I)       LA-aware pin escape length: 2
[03/14 14:51:49   6152s] (I)       Split for must join    : true
[03/14 14:51:49   6152s] (I)       Route guide main branches file: /tmp/innovus_temp_12465_ieng6-ece-19.ucsd.edu_s1ding_aHlSGx/.rgf2Qmvch.trunk.1
[03/14 14:51:49   6152s] (I)       Route guide min downstream WL type: SUBTREE
[03/14 14:51:49   6152s] (I)       Routing effort level   : 10000
[03/14 14:51:49   6152s] (I)       Special modeling for N7: 0
[03/14 14:51:49   6152s] (I)       Special modeling for N6: 0
[03/14 14:51:49   6152s] (I)       N3 special modeling    : 0
[03/14 14:51:49   6152s] (I)       Special modeling for N5 v6: 0
[03/14 14:51:49   6152s] (I)       Special settings for S3: 0
[03/14 14:51:49   6152s] (I)       Special settings for S4: 0
[03/14 14:51:49   6152s] (I)       Special settings for S5 v2: 0
[03/14 14:51:49   6152s] (I)       Special settings for S7: 0
[03/14 14:51:49   6152s] (I)       Special settings for S8: 0
[03/14 14:51:49   6152s] (I)       Prefer layer length threshold: 8
[03/14 14:51:49   6152s] (I)       Overflow penalty cost  : 10
[03/14 14:51:49   6152s] (I)       A-star cost            : 0.30
[03/14 14:51:49   6152s] (I)       Misalignment cost      : 10.00
[03/14 14:51:49   6152s] (I)       Threshold for short IRoute: 6
[03/14 14:51:49   6152s] (I)       Via cost during post routing: 1.00
[03/14 14:51:49   6152s] (I)       source-to-sink ratio   : 0.30
[03/14 14:51:49   6152s] (I)       Scenic ratio bound     : 3.00
[03/14 14:51:49   6152s] (I)       Segment layer relax scenic ratio: 1.25
[03/14 14:51:49   6152s] (I)       Source-sink aware LA ratio: 0.50
[03/14 14:51:49   6152s] (I)       PG-aware similar topology routing: true
[03/14 14:51:49   6152s] (I)       Maze routing via cost fix: true
[03/14 14:51:49   6152s] (I)       Apply PRL on PG terms  : true
[03/14 14:51:49   6152s] (I)       Apply PRL on obs objects: true
[03/14 14:51:49   6152s] (I)       Handle range-type spacing rules: true
[03/14 14:51:49   6152s] (I)       Apply function for special wires: true
[03/14 14:51:49   6152s] (I)       Layer by layer blockage reading: true
[03/14 14:51:49   6152s] (I)       Offset calculation fix : true
[03/14 14:51:49   6152s] (I)       Parallel spacing query fix: true
[03/14 14:51:49   6152s] (I)       Force source to root IR: true
[03/14 14:51:49   6152s] (I)       Layer Weights          : L2:4 L3:2.5
[03/14 14:51:49   6152s] (I)       Route stripe layer range: 
[03/14 14:51:49   6152s] (I)       Honor partition fences : 
[03/14 14:51:49   6152s] (I)       Honor partition pin    : 
[03/14 14:51:49   6152s] (I)       Honor partition fences with feedthrough: 
[03/14 14:51:49   6152s] (I)       Do not relax to DPT layer: true
[03/14 14:51:49   6152s] (I)       Pass through capacity modeling: true
[03/14 14:51:49   6152s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 14:51:49   6152s] (I)       Use row-based GCell size
[03/14 14:51:49   6152s] (I)       Use row-based GCell align
[03/14 14:51:49   6152s] (I)       GCell unit size   : 3600
[03/14 14:51:49   6152s] (I)       GCell multiplier  : 1
[03/14 14:51:49   6152s] (I)       GCell row height  : 3600
[03/14 14:51:49   6152s] (I)       Actual row height : 3600
[03/14 14:51:49   6152s] (I)       GCell align ref   : 20000 20000
[03/14 14:51:49   6152s] [NR-eGR] Track table information for default rule: 
[03/14 14:51:49   6152s] [NR-eGR] M1 has no routable track
[03/14 14:51:49   6152s] [NR-eGR] M2 has single uniform track structure
[03/14 14:51:49   6152s] [NR-eGR] M3 has single uniform track structure
[03/14 14:51:49   6152s] [NR-eGR] M4 has single uniform track structure
[03/14 14:51:49   6152s] [NR-eGR] M5 has single uniform track structure
[03/14 14:51:49   6152s] [NR-eGR] M6 has single uniform track structure
[03/14 14:51:49   6152s] [NR-eGR] M7 has single uniform track structure
[03/14 14:51:49   6152s] [NR-eGR] M8 has single uniform track structure
[03/14 14:51:49   6152s] (I)       ===========================================================================
[03/14 14:51:49   6152s] (I)       == Report All Rule Vias ==
[03/14 14:51:49   6152s] (I)       ===========================================================================
[03/14 14:51:49   6152s] (I)        Via Rule : (Default)
[03/14 14:51:49   6152s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 14:51:49   6152s] (I)       ---------------------------------------------------------------------------
[03/14 14:51:49   6152s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 14:51:49   6152s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 14:51:49   6152s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 14:51:49   6152s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 14:51:49   6152s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 14:51:49   6152s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 14:51:49   6152s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 14:51:49   6152s] (I)        8    0 : ---                         0 : ---                      
[03/14 14:51:49   6152s] (I)       ===========================================================================
[03/14 14:51:49   6152s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2087.78 MB )
[03/14 14:51:49   6152s] [NR-eGR] Read 5148 PG shapes
[03/14 14:51:49   6152s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:49   6152s] [NR-eGR] #Routing Blockages  : 0
[03/14 14:51:49   6152s] [NR-eGR] #Instance Blockages : 0
[03/14 14:51:49   6152s] [NR-eGR] #PG Blockages       : 5148
[03/14 14:51:49   6152s] [NR-eGR] #Bump Blockages     : 0
[03/14 14:51:49   6152s] [NR-eGR] #Boundary Blockages : 0
[03/14 14:51:49   6152s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 14:51:49   6152s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 14:51:50   6152s] (I)       readDataFromPlaceDB
[03/14 14:51:50   6152s] (I)       Read net information..
[03/14 14:51:50   6152s] [NR-eGR] Read numTotalNets=26313  numIgnoredNets=26235
[03/14 14:51:50   6152s] (I)       Read testcase time = 0.000 seconds
[03/14 14:51:50   6152s] 
[03/14 14:51:50   6152s] [NR-eGR] Connected 0 must-join pins/ports
[03/14 14:51:50   6152s] (I)       early_global_route_priority property id does not exist.
[03/14 14:51:50   6152s] (I)       Start initializing grid graph
[03/14 14:51:50   6152s] (I)       End initializing grid graph
[03/14 14:51:50   6152s] (I)       Model blockages into capacity
[03/14 14:51:50   6152s] (I)       Read Num Blocks=5148  Num Prerouted Wires=0  Num CS=0
[03/14 14:51:50   6152s] (I)       Started Modeling ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Modeling Layer 1 ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Modeling Layer 2 ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Layer 1 (V) : #blockages 1578 : #preroutes 0
[03/14 14:51:50   6152s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Modeling Layer 3 ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Layer 2 (H) : #blockages 3036 : #preroutes 0
[03/14 14:51:50   6152s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Modeling Layer 4 ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Layer 3 (V) : #blockages 534 : #preroutes 0
[03/14 14:51:50   6152s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Modeling Layer 5 ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 14:51:50   6152s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Modeling Layer 6 ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 14:51:50   6152s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Modeling Layer 7 ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 14:51:50   6152s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Modeling Layer 8 ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 14:51:50   6152s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       -- layer congestion ratio --
[03/14 14:51:50   6152s] (I)       Layer 1 : 0.100000
[03/14 14:51:50   6152s] (I)       Layer 2 : 0.700000
[03/14 14:51:50   6152s] (I)       Layer 3 : 0.700000
[03/14 14:51:50   6152s] (I)       Layer 4 : 1.000000
[03/14 14:51:50   6152s] (I)       Layer 5 : 1.000000
[03/14 14:51:50   6152s] (I)       Layer 6 : 1.000000
[03/14 14:51:50   6152s] (I)       Layer 7 : 1.000000
[03/14 14:51:50   6152s] (I)       Layer 8 : 1.000000
[03/14 14:51:50   6152s] (I)       ----------------------------
[03/14 14:51:50   6152s] (I)       Moved 0 terms for better access 
[03/14 14:51:50   6152s] (I)       Number of ignored nets = 0
[03/14 14:51:50   6152s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 14:51:50   6152s] (I)       Number of clock nets = 78.  Ignored: No
[03/14 14:51:50   6152s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 14:51:50   6152s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 14:51:50   6152s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 14:51:50   6152s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 14:51:50   6152s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 14:51:50   6152s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 14:51:50   6152s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 14:51:50   6152s] [NR-eGR] There are 78 clock nets ( 78 with NDR ).
[03/14 14:51:50   6152s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2087.8 MB
[03/14 14:51:50   6152s] (I)       Ndr track 0 does not exist
[03/14 14:51:50   6152s] (I)       Ndr track 0 does not exist
[03/14 14:51:50   6152s] (I)       Layer1  viaCost=300.00
[03/14 14:51:50   6152s] (I)       Layer2  viaCost=100.00
[03/14 14:51:50   6152s] (I)       Layer3  viaCost=100.00
[03/14 14:51:50   6152s] (I)       Layer4  viaCost=100.00
[03/14 14:51:50   6152s] (I)       Layer5  viaCost=100.00
[03/14 14:51:50   6152s] (I)       Layer6  viaCost=200.00
[03/14 14:51:50   6152s] (I)       Layer7  viaCost=100.00
[03/14 14:51:50   6152s] (I)       ---------------------Grid Graph Info--------------------
[03/14 14:51:50   6152s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 14:51:50   6152s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 14:51:50   6152s] (I)       Site width          :   400  (dbu)
[03/14 14:51:50   6152s] (I)       Row height          :  3600  (dbu)
[03/14 14:51:50   6152s] (I)       GCell row height    :  3600  (dbu)
[03/14 14:51:50   6152s] (I)       GCell width         :  3600  (dbu)
[03/14 14:51:50   6152s] (I)       GCell height        :  3600  (dbu)
[03/14 14:51:50   6152s] (I)       Grid                :   261   259     8
[03/14 14:51:50   6152s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 14:51:50   6152s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 14:51:50   6152s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 14:51:50   6152s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 14:51:50   6152s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 14:51:50   6152s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 14:51:50   6152s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 14:51:50   6152s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 14:51:50   6152s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 14:51:50   6152s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 14:51:50   6152s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 14:51:50   6152s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 14:51:50   6152s] (I)       --------------------------------------------------------
[03/14 14:51:50   6152s] 
[03/14 14:51:50   6152s] [NR-eGR] ============ Routing rule table ============
[03/14 14:51:50   6152s] [NR-eGR] Rule id: 0  Nets: 78 
[03/14 14:51:50   6152s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/14 14:51:50   6152s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/14 14:51:50   6152s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/14 14:51:50   6152s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:51:50   6152s] [NR-eGR] Rule id: 1  Nets: 0 
[03/14 14:51:50   6152s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 14:51:50   6152s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 14:51:50   6152s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:51:50   6152s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:51:50   6152s] [NR-eGR] ========================================
[03/14 14:51:50   6152s] [NR-eGR] 
[03/14 14:51:50   6152s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 14:51:50   6152s] (I)       blocked tracks on layer2 : = 33828 / 608650 (5.56%)
[03/14 14:51:50   6152s] (I)       blocked tracks on layer3 : = 4119 / 608391 (0.68%)
[03/14 14:51:50   6152s] (I)       blocked tracks on layer4 : = 16408 / 608650 (2.70%)
[03/14 14:51:50   6152s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 14:51:50   6152s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 14:51:50   6152s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 14:51:50   6152s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 14:51:50   6152s] (I)       After initializing earlyGlobalRoute syMemory usage = 2087.8 MB
[03/14 14:51:50   6152s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Global Routing ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       ============= Initialization =============
[03/14 14:51:50   6152s] (I)       totalPins=6667  totalGlobalPin=6621 (99.31%)
[03/14 14:51:50   6152s] (I)       Started Build MST ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Generate topology with single threads
[03/14 14:51:50   6152s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       total 2D Cap : 1197125 = (604849 H, 592276 V)
[03/14 14:51:50   6152s] [NR-eGR] Layer group 1: route 78 net(s) in layer range [3, 4]
[03/14 14:51:50   6152s] (I)       ============  Phase 1a Route ============
[03/14 14:51:50   6152s] (I)       Started Phase 1a ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 15
[03/14 14:51:50   6152s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 13956 = (6286 H, 7670 V) = (1.04% H, 1.30% V) = (1.131e+04um H, 1.381e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1b Route ============
[03/14 14:51:50   6152s] (I)       Started Phase 1b ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 13956 = (6286 H, 7670 V) = (1.04% H, 1.30% V) = (1.131e+04um H, 1.381e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 2.512080e+04um
[03/14 14:51:50   6152s] (I)       ============  Phase 1c Route ============
[03/14 14:51:50   6152s] (I)       Started Phase 1c ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Level2 Grid: 53 x 52
[03/14 14:51:50   6152s] (I)       Started Two Level Routing ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 13956 = (6286 H, 7670 V) = (1.04% H, 1.30% V) = (1.131e+04um H, 1.381e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1d Route ============
[03/14 14:51:50   6152s] (I)       Started Phase 1d ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 14018 = (6347 H, 7671 V) = (1.05% H, 1.30% V) = (1.142e+04um H, 1.381e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1e Route ============
[03/14 14:51:50   6152s] (I)       Started Phase 1e ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 14018 = (6347 H, 7671 V) = (1.05% H, 1.30% V) = (1.142e+04um H, 1.381e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.523240e+04um
[03/14 14:51:50   6152s] [NR-eGR] 
[03/14 14:51:50   6152s] (I)       ============  Phase 1f Route ============
[03/14 14:51:50   6152s] (I)       Started Phase 1f ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 14009 = (6339 H, 7670 V) = (1.05% H, 1.30% V) = (1.141e+04um H, 1.381e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1g Route ============
[03/14 14:51:50   6152s] (I)       Started Post Routing ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 13969 = (6352 H, 7617 V) = (1.05% H, 1.29% V) = (1.143e+04um H, 1.371e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       numNets=78  numFullyRipUpNets=42  numPartialRipUpNets=42 routedWL=6405
[03/14 14:51:50   6152s] [NR-eGR] Create a new net group with 42 nets and layer range [3, 6]
[03/14 14:51:50   6152s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Running layer assignment with 1 threads
[03/14 14:51:50   6152s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Build MST ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Generate topology with single threads
[03/14 14:51:50   6152s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       total 2D Cap : 2414166 = (1213240 H, 1200926 V)
[03/14 14:51:50   6152s] [NR-eGR] Layer group 2: route 42 net(s) in layer range [3, 6]
[03/14 14:51:50   6152s] (I)       ============  Phase 1a Route ============
[03/14 14:51:50   6152s] (I)       Started Phase 1a ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 21484 = (9747 H, 11737 V) = (0.80% H, 0.98% V) = (1.754e+04um H, 2.113e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1b Route ============
[03/14 14:51:50   6152s] (I)       Usage: 21484 = (9747 H, 11737 V) = (0.80% H, 0.98% V) = (1.754e+04um H, 2.113e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.867120e+04um
[03/14 14:51:50   6152s] (I)       ============  Phase 1c Route ============
[03/14 14:51:50   6152s] (I)       Usage: 21484 = (9747 H, 11737 V) = (0.80% H, 0.98% V) = (1.754e+04um H, 2.113e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1d Route ============
[03/14 14:51:50   6152s] (I)       Usage: 21484 = (9747 H, 11737 V) = (0.80% H, 0.98% V) = (1.754e+04um H, 2.113e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1e Route ============
[03/14 14:51:50   6152s] (I)       Started Phase 1e ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 21484 = (9747 H, 11737 V) = (0.80% H, 0.98% V) = (1.754e+04um H, 2.113e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.867120e+04um
[03/14 14:51:50   6152s] [NR-eGR] 
[03/14 14:51:50   6152s] (I)       ============  Phase 1f Route ============
[03/14 14:51:50   6152s] (I)       Usage: 21484 = (9747 H, 11737 V) = (0.80% H, 0.98% V) = (1.754e+04um H, 2.113e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1g Route ============
[03/14 14:51:50   6152s] (I)       Started Post Routing ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 21465 = (9757 H, 11708 V) = (0.80% H, 0.97% V) = (1.756e+04um H, 2.107e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       numNets=42  numFullyRipUpNets=38  numPartialRipUpNets=38 routedWL=714
[03/14 14:51:50   6152s] [NR-eGR] Create a new net group with 38 nets and layer range [3, 8]
[03/14 14:51:50   6152s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Running layer assignment with 1 threads
[03/14 14:51:50   6152s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Build MST ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Generate topology with single threads
[03/14 14:51:50   6152s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       total 2D Cap : 2718362 = (1365403 H, 1352959 V)
[03/14 14:51:50   6152s] [NR-eGR] Layer group 3: route 38 net(s) in layer range [3, 8]
[03/14 14:51:50   6152s] (I)       ============  Phase 1a Route ============
[03/14 14:51:50   6152s] (I)       Started Phase 1a ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 28266 = (12831 H, 15435 V) = (0.94% H, 1.14% V) = (2.310e+04um H, 2.778e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1b Route ============
[03/14 14:51:50   6152s] (I)       Usage: 28266 = (12831 H, 15435 V) = (0.94% H, 1.14% V) = (2.310e+04um H, 2.778e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.087880e+04um
[03/14 14:51:50   6152s] (I)       ============  Phase 1c Route ============
[03/14 14:51:50   6152s] (I)       Usage: 28266 = (12831 H, 15435 V) = (0.94% H, 1.14% V) = (2.310e+04um H, 2.778e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1d Route ============
[03/14 14:51:50   6152s] (I)       Usage: 28266 = (12831 H, 15435 V) = (0.94% H, 1.14% V) = (2.310e+04um H, 2.778e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1e Route ============
[03/14 14:51:50   6152s] (I)       Started Phase 1e ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 28266 = (12831 H, 15435 V) = (0.94% H, 1.14% V) = (2.310e+04um H, 2.778e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.087880e+04um
[03/14 14:51:50   6152s] [NR-eGR] 
[03/14 14:51:50   6152s] (I)       ============  Phase 1f Route ============
[03/14 14:51:50   6152s] (I)       Usage: 28266 = (12831 H, 15435 V) = (0.94% H, 1.14% V) = (2.310e+04um H, 2.778e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1g Route ============
[03/14 14:51:50   6152s] (I)       Started Post Routing ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 28247 = (12838 H, 15409 V) = (0.94% H, 1.14% V) = (2.311e+04um H, 2.774e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       numNets=38  numFullyRipUpNets=0  numPartialRipUpNets=15 routedWL=4095
[03/14 14:51:50   6152s] [NR-eGR] Create a new net group with 15 nets and layer range [2, 8]
[03/14 14:51:50   6152s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Running layer assignment with 1 threads
[03/14 14:51:50   6152s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Build MST ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Generate topology with single threads
[03/14 14:51:50   6152s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       total 2D Cap : 3299294 = (1365403 H, 1933891 V)
[03/14 14:51:50   6152s] [NR-eGR] Layer group 4: route 15 net(s) in layer range [2, 8]
[03/14 14:51:50   6152s] (I)       ============  Phase 1a Route ============
[03/14 14:51:50   6152s] (I)       Started Phase 1a ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 33599 = (15279 H, 18320 V) = (1.12% H, 0.95% V) = (2.750e+04um H, 3.298e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1b Route ============
[03/14 14:51:50   6152s] (I)       Usage: 33599 = (15279 H, 18320 V) = (1.12% H, 0.95% V) = (2.750e+04um H, 3.298e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.047820e+04um
[03/14 14:51:50   6152s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 14:51:50   6152s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 14:51:50   6152s] (I)       ============  Phase 1c Route ============
[03/14 14:51:50   6152s] (I)       Usage: 33599 = (15279 H, 18320 V) = (1.12% H, 0.95% V) = (2.750e+04um H, 3.298e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1d Route ============
[03/14 14:51:50   6152s] (I)       Usage: 33599 = (15279 H, 18320 V) = (1.12% H, 0.95% V) = (2.750e+04um H, 3.298e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1e Route ============
[03/14 14:51:50   6152s] (I)       Started Phase 1e ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 33599 = (15279 H, 18320 V) = (1.12% H, 0.95% V) = (2.750e+04um H, 3.298e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.047820e+04um
[03/14 14:51:50   6152s] [NR-eGR] 
[03/14 14:51:50   6152s] (I)       ============  Phase 1f Route ============
[03/14 14:51:50   6152s] (I)       Usage: 33599 = (15279 H, 18320 V) = (1.12% H, 0.95% V) = (2.750e+04um H, 3.298e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       ============  Phase 1g Route ============
[03/14 14:51:50   6152s] (I)       Started Post Routing ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Usage: 33592 = (15276 H, 18316 V) = (1.12% H, 0.95% V) = (2.750e+04um H, 3.297e+04um V)
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Running layer assignment with 1 threads
[03/14 14:51:50   6152s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       
[03/14 14:51:50   6152s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 14:51:50   6152s] [NR-eGR]                        OverCon            
[03/14 14:51:50   6152s] [NR-eGR]                         #Gcell     %Gcell
[03/14 14:51:50   6152s] [NR-eGR]       Layer                (1)    OverCon 
[03/14 14:51:50   6152s] [NR-eGR] ----------------------------------------------
[03/14 14:51:50   6152s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:50   6152s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:50   6152s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:50   6152s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:50   6152s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:50   6152s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:50   6152s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:50   6152s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:50   6152s] [NR-eGR] ----------------------------------------------
[03/14 14:51:50   6152s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/14 14:51:50   6152s] [NR-eGR] 
[03/14 14:51:50   6152s] (I)       Finished Global Routing ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       total 2D Cap : 3301577 = (1365669 H, 1935908 V)
[03/14 14:51:50   6152s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 14:51:50   6152s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 14:51:50   6152s] (I)       ============= track Assignment ============
[03/14 14:51:50   6152s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Started Greedy Track Assignment ( Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 14:51:50   6152s] (I)       Running track assignment with 1 threads
[03/14 14:51:50   6152s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] (I)       Run Multi-thread track assignment
[03/14 14:51:50   6152s] (I)       Finished Greedy Track Assignment ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2087.78 MB )
[03/14 14:51:50   6152s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:51:50   6152s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 90471
[03/14 14:51:50   6152s] [NR-eGR]     M2  (2V) length: 1.665109e+05um, number of vias: 125093
[03/14 14:51:50   6152s] [NR-eGR]     M3  (3H) length: 1.903016e+05um, number of vias: 9190
[03/14 14:51:50   6152s] [NR-eGR]     M4  (4V) length: 4.920758e+04um, number of vias: 2437
[03/14 14:51:50   6152s] [NR-eGR]     M5  (5H) length: 7.397800e+03um, number of vias: 2101
[03/14 14:51:50   6152s] [NR-eGR]     M6  (6V) length: 9.098900e+02um, number of vias: 2017
[03/14 14:51:50   6152s] [NR-eGR]     M7  (7H) length: 8.906800e+03um, number of vias: 2490
[03/14 14:51:50   6152s] [NR-eGR]     M8  (8V) length: 1.552482e+04um, number of vias: 0
[03/14 14:51:50   6152s] [NR-eGR] Total length: 4.387594e+05um, number of vias: 233799
[03/14 14:51:50   6152s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:51:50   6152s] [NR-eGR] Total eGR-routed clock nets wire length: 2.604020e+04um 
[03/14 14:51:50   6152s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:51:50   6152s] [NR-eGR] Report for selected net(s) only.
[03/14 14:51:50   6152s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 6666
[03/14 14:51:50   6152s] [NR-eGR]     M2  (2V) length: 5.830000e+03um, number of vias: 7796
[03/14 14:51:50   6152s] [NR-eGR]     M3  (3H) length: 1.164900e+04um, number of vias: 3532
[03/14 14:51:50   6152s] [NR-eGR]     M4  (4V) length: 8.083000e+03um, number of vias: 97
[03/14 14:51:50   6152s] [NR-eGR]     M5  (5H) length: 3.906000e+02um, number of vias: 38
[03/14 14:51:50   6152s] [NR-eGR]     M6  (6V) length: 8.760000e+01um, number of vias: 0
[03/14 14:51:50   6152s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/14 14:51:50   6152s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/14 14:51:50   6152s] [NR-eGR] Total length: 2.604020e+04um, number of vias: 18129
[03/14 14:51:50   6152s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:51:50   6152s] [NR-eGR] Total routed clock nets wire length: 2.604020e+04um, number of vias: 18129
[03/14 14:51:50   6152s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:51:50   6152s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.76 sec, Real: 0.76 sec, Curr Mem: 2039.78 MB )
[03/14 14:51:50   6152s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_12465_ieng6-ece-19.ucsd.edu_s1ding_aHlSGx/.rgf2Qmvch
[03/14 14:51:50   6152s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/14 14:51:50   6152s]     Routing using eGR only done.
[03/14 14:51:50   6152s] Net route status summary:
[03/14 14:51:50   6152s]   Clock:        78 (unrouted=0, trialRouted=0, noStatus=0, routed=78, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:51:50   6152s]   Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:51:50   6152s] 
[03/14 14:51:50   6152s] CCOPT: Done with clock implementation routing.
[03/14 14:51:50   6152s] 
[03/14 14:51:50   6152s]   Clock implementation routing done.
[03/14 14:51:50   6152s]   Fixed 78 wires.
[03/14 14:51:50   6152s]   CCOpt: Starting congestion repair using flow wrapper...
[03/14 14:51:50   6152s]     Congestion Repair...
[03/14 14:51:50   6152s] 
[03/14 14:51:50   6152s] Starting congRepair ...
[03/14 14:51:50   6152s] User Input Parameters:
[03/14 14:51:50   6152s] - Congestion Driven    : On
[03/14 14:51:50   6152s] - Timing Driven        : Off
[03/14 14:51:50   6152s] - Area-Violation Based : On
[03/14 14:51:50   6152s] - Start Rollback Level : -5
[03/14 14:51:50   6152s] - Legalized            : On
[03/14 14:51:50   6152s] - Window Based         : Off
[03/14 14:51:50   6152s] - eDen incr mode       : Off
[03/14 14:51:50   6152s] - Small incr mode      : Off
[03/14 14:51:50   6152s] 
[03/14 14:51:50   6152s] Collecting buffer chain nets ...
[03/14 14:51:50   6152s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2039.8M
[03/14 14:51:50   6152s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.013, MEM:2039.8M
[03/14 14:51:50   6152s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2039.8M
[03/14 14:51:50   6152s] Starting Early Global Route congestion estimation: mem = 2039.8M
[03/14 14:51:50   6152s] (I)       Started Loading and Dumping File ( Curr Mem: 2039.78 MB )
[03/14 14:51:50   6152s] (I)       Reading DB...
[03/14 14:51:50   6152s] (I)       Read data from FE... (mem=2039.8M)
[03/14 14:51:50   6152s] (I)       Read nodes and places... (mem=2039.8M)
[03/14 14:51:50   6152s] (I)       Done Read nodes and places (cpu=0.030s, mem=2046.2M)
[03/14 14:51:50   6152s] (I)       Read nets... (mem=2046.2M)
[03/14 14:51:50   6153s] (I)       Done Read nets (cpu=0.110s, mem=2052.7M)
[03/14 14:51:50   6153s] (I)       Done Read data from FE (cpu=0.140s, mem=2052.7M)
[03/14 14:51:50   6153s] (I)       before initializing RouteDB syMemory usage = 2052.7 MB
[03/14 14:51:50   6153s] (I)       Honor MSV route constraint: false
[03/14 14:51:50   6153s] (I)       Maximum routing layer  : 127
[03/14 14:51:50   6153s] (I)       Minimum routing layer  : 2
[03/14 14:51:50   6153s] (I)       Supply scale factor H  : 1.00
[03/14 14:51:50   6153s] (I)       Supply scale factor V  : 1.00
[03/14 14:51:50   6153s] (I)       Tracks used by clock wire: 0
[03/14 14:51:50   6153s] (I)       Reverse direction      : 
[03/14 14:51:50   6153s] (I)       Honor partition pin guides: true
[03/14 14:51:50   6153s] (I)       Route selected nets only: false
[03/14 14:51:50   6153s] (I)       Route secondary PG pins: false
[03/14 14:51:50   6153s] (I)       Second PG max fanout   : 2147483647
[03/14 14:51:50   6153s] (I)       Apply function for special wires: true
[03/14 14:51:50   6153s] (I)       Layer by layer blockage reading: true
[03/14 14:51:50   6153s] (I)       Offset calculation fix : true
[03/14 14:51:50   6153s] (I)       Route stripe layer range: 
[03/14 14:51:50   6153s] (I)       Honor partition fences : 
[03/14 14:51:50   6153s] (I)       Honor partition pin    : 
[03/14 14:51:50   6153s] (I)       Honor partition fences with feedthrough: 
[03/14 14:51:50   6153s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 14:51:50   6153s] (I)       Use row-based GCell size
[03/14 14:51:50   6153s] (I)       Use row-based GCell align
[03/14 14:51:50   6153s] (I)       GCell unit size   : 3600
[03/14 14:51:50   6153s] (I)       GCell multiplier  : 1
[03/14 14:51:50   6153s] (I)       GCell row height  : 3600
[03/14 14:51:50   6153s] (I)       Actual row height : 3600
[03/14 14:51:50   6153s] (I)       GCell align ref   : 20000 20000
[03/14 14:51:50   6153s] [NR-eGR] Track table information for default rule: 
[03/14 14:51:50   6153s] [NR-eGR] M1 has no routable track
[03/14 14:51:50   6153s] [NR-eGR] M2 has single uniform track structure
[03/14 14:51:50   6153s] [NR-eGR] M3 has single uniform track structure
[03/14 14:51:50   6153s] [NR-eGR] M4 has single uniform track structure
[03/14 14:51:50   6153s] [NR-eGR] M5 has single uniform track structure
[03/14 14:51:50   6153s] [NR-eGR] M6 has single uniform track structure
[03/14 14:51:50   6153s] [NR-eGR] M7 has single uniform track structure
[03/14 14:51:50   6153s] [NR-eGR] M8 has single uniform track structure
[03/14 14:51:50   6153s] (I)       ===========================================================================
[03/14 14:51:50   6153s] (I)       == Report All Rule Vias ==
[03/14 14:51:50   6153s] (I)       ===========================================================================
[03/14 14:51:50   6153s] (I)        Via Rule : (Default)
[03/14 14:51:50   6153s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 14:51:50   6153s] (I)       ---------------------------------------------------------------------------
[03/14 14:51:50   6153s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 14:51:50   6153s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 14:51:50   6153s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 14:51:50   6153s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 14:51:50   6153s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 14:51:50   6153s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 14:51:50   6153s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 14:51:50   6153s] (I)        8    0 : ---                         0 : ---                      
[03/14 14:51:50   6153s] (I)       ===========================================================================
[03/14 14:51:50   6153s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2052.65 MB )
[03/14 14:51:50   6153s] [NR-eGR] Read 3044 PG shapes
[03/14 14:51:50   6153s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2052.65 MB )
[03/14 14:51:50   6153s] [NR-eGR] #Routing Blockages  : 0
[03/14 14:51:50   6153s] [NR-eGR] #Instance Blockages : 0
[03/14 14:51:50   6153s] [NR-eGR] #PG Blockages       : 3044
[03/14 14:51:50   6153s] [NR-eGR] #Bump Blockages     : 0
[03/14 14:51:50   6153s] [NR-eGR] #Boundary Blockages : 0
[03/14 14:51:50   6153s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 14:51:50   6153s] [NR-eGR] Num Prerouted Nets = 78  Num Prerouted Wires = 18226
[03/14 14:51:50   6153s] (I)       readDataFromPlaceDB
[03/14 14:51:50   6153s] (I)       Read net information..
[03/14 14:51:50   6153s] [NR-eGR] Read numTotalNets=26313  numIgnoredNets=78
[03/14 14:51:50   6153s] (I)       Read testcase time = 0.020 seconds
[03/14 14:51:50   6153s] 
[03/14 14:51:50   6153s] (I)       early_global_route_priority property id does not exist.
[03/14 14:51:50   6153s] (I)       Start initializing grid graph
[03/14 14:51:50   6153s] (I)       End initializing grid graph
[03/14 14:51:50   6153s] (I)       Model blockages into capacity
[03/14 14:51:50   6153s] (I)       Read Num Blocks=3044  Num Prerouted Wires=18226  Num CS=0
[03/14 14:51:50   6153s] (I)       Started Modeling ( Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Started Modeling Layer 1 ( Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Started Modeling Layer 2 ( Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 9840
[03/14 14:51:50   6153s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Started Modeling Layer 3 ( Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 7338
[03/14 14:51:50   6153s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Started Modeling Layer 4 ( Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 960
[03/14 14:51:50   6153s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Started Modeling Layer 5 ( Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 79
[03/14 14:51:50   6153s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Started Modeling Layer 6 ( Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 9
[03/14 14:51:50   6153s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Started Modeling Layer 7 ( Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 14:51:50   6153s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Started Modeling Layer 8 ( Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 14:51:50   6153s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2058.46 MB )
[03/14 14:51:50   6153s] (I)       -- layer congestion ratio --
[03/14 14:51:50   6153s] (I)       Layer 1 : 0.100000
[03/14 14:51:50   6153s] (I)       Layer 2 : 0.700000
[03/14 14:51:50   6153s] (I)       Layer 3 : 0.700000
[03/14 14:51:50   6153s] (I)       Layer 4 : 0.700000
[03/14 14:51:50   6153s] (I)       Layer 5 : 0.700000
[03/14 14:51:50   6153s] (I)       Layer 6 : 0.700000
[03/14 14:51:50   6153s] (I)       Layer 7 : 0.700000
[03/14 14:51:50   6153s] (I)       Layer 8 : 0.700000
[03/14 14:51:50   6153s] (I)       ----------------------------
[03/14 14:51:50   6153s] (I)       Number of ignored nets = 78
[03/14 14:51:50   6153s] (I)       Number of fixed nets = 78.  Ignored: Yes
[03/14 14:51:50   6153s] (I)       Number of clock nets = 78.  Ignored: No
[03/14 14:51:50   6153s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 14:51:50   6153s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 14:51:50   6153s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 14:51:50   6153s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 14:51:50   6153s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 14:51:50   6153s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 14:51:50   6153s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 14:51:50   6153s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2058.5 MB
[03/14 14:51:50   6153s] (I)       Ndr track 0 does not exist
[03/14 14:51:50   6153s] (I)       Ndr track 0 does not exist
[03/14 14:51:50   6153s] (I)       Layer1  viaCost=300.00
[03/14 14:51:50   6153s] (I)       Layer2  viaCost=100.00
[03/14 14:51:50   6153s] (I)       Layer3  viaCost=100.00
[03/14 14:51:50   6153s] (I)       Layer4  viaCost=100.00
[03/14 14:51:50   6153s] (I)       Layer5  viaCost=100.00
[03/14 14:51:50   6153s] (I)       Layer6  viaCost=200.00
[03/14 14:51:50   6153s] (I)       Layer7  viaCost=100.00
[03/14 14:51:50   6153s] (I)       ---------------------Grid Graph Info--------------------
[03/14 14:51:50   6153s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 14:51:50   6153s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 14:51:50   6153s] (I)       Site width          :   400  (dbu)
[03/14 14:51:50   6153s] (I)       Row height          :  3600  (dbu)
[03/14 14:51:50   6153s] (I)       GCell row height    :  3600  (dbu)
[03/14 14:51:50   6153s] (I)       GCell width         :  3600  (dbu)
[03/14 14:51:50   6153s] (I)       GCell height        :  3600  (dbu)
[03/14 14:51:50   6153s] (I)       Grid                :   261   259     8
[03/14 14:51:50   6153s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 14:51:50   6153s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 14:51:50   6153s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 14:51:50   6153s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 14:51:50   6153s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 14:51:50   6153s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 14:51:50   6153s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 14:51:50   6153s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 14:51:50   6153s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 14:51:50   6153s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 14:51:50   6153s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 14:51:50   6153s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 14:51:50   6153s] (I)       --------------------------------------------------------
[03/14 14:51:50   6153s] 
[03/14 14:51:50   6153s] [NR-eGR] ============ Routing rule table ============
[03/14 14:51:50   6153s] [NR-eGR] Rule id: 0  Nets: 0 
[03/14 14:51:50   6153s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/14 14:51:50   6153s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/14 14:51:50   6153s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/14 14:51:50   6153s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:51:50   6153s] [NR-eGR] Rule id: 1  Nets: 26235 
[03/14 14:51:50   6153s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 14:51:50   6153s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 14:51:50   6153s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:51:50   6153s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:51:50   6153s] [NR-eGR] ========================================
[03/14 14:51:50   6153s] [NR-eGR] 
[03/14 14:51:50   6153s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 14:51:50   6153s] (I)       blocked tracks on layer2 : = 33844 / 608650 (5.56%)
[03/14 14:51:50   6153s] (I)       blocked tracks on layer3 : = 4135 / 608391 (0.68%)
[03/14 14:51:50   6153s] (I)       blocked tracks on layer4 : = 16416 / 608650 (2.70%)
[03/14 14:51:50   6153s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 14:51:50   6153s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 14:51:50   6153s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 14:51:50   6153s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 14:51:50   6153s] (I)       After initializing earlyGlobalRoute syMemory usage = 2061.2 MB
[03/14 14:51:50   6153s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Started Global Routing ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       ============= Initialization =============
[03/14 14:51:51   6153s] (I)       totalPins=83999  totalGlobalPin=79704 (94.89%)
[03/14 14:51:51   6153s] (I)       Started Build MST ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Generate topology with single threads
[03/14 14:51:51   6153s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       total 2D Cap : 304196 = (152163 H, 152033 V)
[03/14 14:51:51   6153s] [NR-eGR] Layer group 1: route 433 net(s) in layer range [7, 8]
[03/14 14:51:51   6153s] (I)       ============  Phase 1a Route ============
[03/14 14:51:51   6153s] (I)       Started Phase 1a ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 14:51:51   6153s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Usage: 13391 = (4760 H, 8631 V) = (3.13% H, 5.68% V) = (8.568e+03um H, 1.554e+04um V)
[03/14 14:51:51   6153s] (I)       
[03/14 14:51:51   6153s] (I)       ============  Phase 1b Route ============
[03/14 14:51:51   6153s] (I)       Started Phase 1b ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Usage: 13393 = (4760 H, 8633 V) = (3.13% H, 5.68% V) = (8.568e+03um H, 1.554e+04um V)
[03/14 14:51:51   6153s] (I)       
[03/14 14:51:51   6153s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 2.410740e+04um
[03/14 14:51:51   6153s] (I)       ============  Phase 1c Route ============
[03/14 14:51:51   6153s] (I)       Started Phase 1c ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Level2 Grid: 53 x 52
[03/14 14:51:51   6153s] (I)       Started Two Level Routing ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Usage: 13393 = (4760 H, 8633 V) = (3.13% H, 5.68% V) = (8.568e+03um H, 1.554e+04um V)
[03/14 14:51:51   6153s] (I)       
[03/14 14:51:51   6153s] (I)       ============  Phase 1d Route ============
[03/14 14:51:51   6153s] (I)       Started Phase 1d ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Usage: 13397 = (4761 H, 8636 V) = (3.13% H, 5.68% V) = (8.570e+03um H, 1.554e+04um V)
[03/14 14:51:51   6153s] (I)       
[03/14 14:51:51   6153s] (I)       ============  Phase 1e Route ============
[03/14 14:51:51   6153s] (I)       Started Phase 1e ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Usage: 13397 = (4761 H, 8636 V) = (3.13% H, 5.68% V) = (8.570e+03um H, 1.554e+04um V)
[03/14 14:51:51   6153s] (I)       
[03/14 14:51:51   6153s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.411460e+04um
[03/14 14:51:51   6153s] [NR-eGR] 
[03/14 14:51:51   6153s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Running layer assignment with 1 threads
[03/14 14:51:51   6153s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Started Build MST ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Generate topology with single threads
[03/14 14:51:51   6153s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       total 2D Cap : 3299241 = (1365398 H, 1933843 V)
[03/14 14:51:51   6153s] [NR-eGR] Layer group 2: route 25802 net(s) in layer range [2, 8]
[03/14 14:51:51   6153s] (I)       ============  Phase 1a Route ============
[03/14 14:51:51   6153s] (I)       Started Phase 1a ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Usage: 222328 = (106224 H, 116104 V) = (7.78% H, 6.00% V) = (1.912e+05um H, 2.090e+05um V)
[03/14 14:51:51   6153s] (I)       
[03/14 14:51:51   6153s] (I)       ============  Phase 1b Route ============
[03/14 14:51:51   6153s] (I)       Usage: 222328 = (106224 H, 116104 V) = (7.78% H, 6.00% V) = (1.912e+05um H, 2.090e+05um V)
[03/14 14:51:51   6153s] (I)       
[03/14 14:51:51   6153s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.001904e+05um
[03/14 14:51:51   6153s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 14:51:51   6153s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 14:51:51   6153s] (I)       ============  Phase 1c Route ============
[03/14 14:51:51   6153s] (I)       Usage: 222328 = (106224 H, 116104 V) = (7.78% H, 6.00% V) = (1.912e+05um H, 2.090e+05um V)
[03/14 14:51:51   6153s] (I)       
[03/14 14:51:51   6153s] (I)       ============  Phase 1d Route ============
[03/14 14:51:51   6153s] (I)       Usage: 222328 = (106224 H, 116104 V) = (7.78% H, 6.00% V) = (1.912e+05um H, 2.090e+05um V)
[03/14 14:51:51   6153s] (I)       
[03/14 14:51:51   6153s] (I)       ============  Phase 1e Route ============
[03/14 14:51:51   6153s] (I)       Started Phase 1e ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Usage: 222328 = (106224 H, 116104 V) = (7.78% H, 6.00% V) = (1.912e+05um H, 2.090e+05um V)
[03/14 14:51:51   6153s] (I)       
[03/14 14:51:51   6153s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.001904e+05um
[03/14 14:51:51   6153s] [NR-eGR] 
[03/14 14:51:51   6153s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Running layer assignment with 1 threads
[03/14 14:51:51   6153s] (I)       Finished Phase 1l ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       ============  Phase 1l Route ============
[03/14 14:51:51   6153s] (I)       
[03/14 14:51:51   6153s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 14:51:51   6153s] [NR-eGR]                        OverCon            
[03/14 14:51:51   6153s] [NR-eGR]                         #Gcell     %Gcell
[03/14 14:51:51   6153s] [NR-eGR]       Layer                (2)    OverCon 
[03/14 14:51:51   6153s] [NR-eGR] ----------------------------------------------
[03/14 14:51:51   6153s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:51   6153s] [NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[03/14 14:51:51   6153s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:51   6153s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:51   6153s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 14:51:51   6153s] [NR-eGR]      M6  (6)         2( 0.00%)   ( 0.00%) 
[03/14 14:51:51   6153s] [NR-eGR]      M7  (7)        17( 0.03%)   ( 0.03%) 
[03/14 14:51:51   6153s] [NR-eGR]      M8  (8)         8( 0.01%)   ( 0.01%) 
[03/14 14:51:51   6153s] [NR-eGR] ----------------------------------------------
[03/14 14:51:51   6153s] [NR-eGR] Total               30( 0.01%)   ( 0.01%) 
[03/14 14:51:51   6153s] [NR-eGR] 
[03/14 14:51:51   6153s] (I)       Finished Global Routing ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       total 2D Cap : 3301766 = (1365912 H, 1935854 V)
[03/14 14:51:51   6153s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 14:51:51   6153s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 14:51:51   6153s] Early Global Route congestion estimation runtime: 0.59 seconds, mem = 2061.2M
[03/14 14:51:51   6153s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.590, REAL:0.589, MEM:2061.2M
[03/14 14:51:51   6153s] OPERPROF: Starting HotSpotCal at level 1, MEM:2061.2M
[03/14 14:51:51   6153s] [hotspot] +------------+---------------+---------------+
[03/14 14:51:51   6153s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 14:51:51   6153s] [hotspot] +------------+---------------+---------------+
[03/14 14:51:51   6153s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 14:51:51   6153s] [hotspot] +------------+---------------+---------------+
[03/14 14:51:51   6153s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 14:51:51   6153s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 14:51:51   6153s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:2061.2M
[03/14 14:51:51   6153s] Skipped repairing congestion.
[03/14 14:51:51   6153s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2061.2M
[03/14 14:51:51   6153s] Starting Early Global Route wiring: mem = 2061.2M
[03/14 14:51:51   6153s] (I)       ============= track Assignment ============
[03/14 14:51:51   6153s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Started Greedy Track Assignment ( Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 14:51:51   6153s] (I)       Running track assignment with 1 threads
[03/14 14:51:51   6153s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6153s] (I)       Run Multi-thread track assignment
[03/14 14:51:51   6153s] (I)       Finished Greedy Track Assignment ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2061.17 MB )
[03/14 14:51:51   6154s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:51:51   6154s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 90471
[03/14 14:51:51   6154s] [NR-eGR]     M2  (2V) length: 1.605446e+05um, number of vias: 124383
[03/14 14:51:51   6154s] [NR-eGR]     M3  (3H) length: 1.833115e+05um, number of vias: 10250
[03/14 14:51:51   6154s] [NR-eGR]     M4  (4V) length: 5.481451e+04um, number of vias: 2915
[03/14 14:51:51   6154s] [NR-eGR]     M5  (5H) length: 1.469760e+04um, number of vias: 2130
[03/14 14:51:51   6154s] [NR-eGR]     M6  (6V) length: 1.147370e+03um, number of vias: 2012
[03/14 14:51:51   6154s] [NR-eGR]     M7  (7H) length: 8.906200e+03um, number of vias: 2492
[03/14 14:51:51   6154s] [NR-eGR]     M8  (8V) length: 1.552942e+04um, number of vias: 0
[03/14 14:51:51   6154s] [NR-eGR] Total length: 4.389512e+05um, number of vias: 234653
[03/14 14:51:51   6154s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:51:51   6154s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/14 14:51:51   6154s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:51:52   6154s] Early Global Route wiring runtime: 0.68 seconds, mem = 2047.2M
[03/14 14:51:52   6154s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.680, REAL:0.680, MEM:2047.2M
[03/14 14:51:52   6154s] End of congRepair (cpu=0:00:01.3, real=0:00:02.0)
[03/14 14:51:52   6154s]     Congestion Repair done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/14 14:51:52   6154s]   CCOpt: Starting congestion repair using flow wrapper done.
[03/14 14:51:52   6154s] OPERPROF: Starting DPlace-Init at level 1, MEM:2047.2M
[03/14 14:51:52   6154s] z: 2, totalTracks: 1
[03/14 14:51:52   6154s] z: 4, totalTracks: 1
[03/14 14:51:52   6154s] z: 6, totalTracks: 1
[03/14 14:51:52   6154s] z: 8, totalTracks: 1
[03/14 14:51:52   6154s] #spOpts: N=65 
[03/14 14:51:52   6154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2047.2M
[03/14 14:51:52   6154s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2047.2M
[03/14 14:51:52   6154s] Core basic site is core
[03/14 14:51:52   6154s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 14:51:52   6154s] SiteArray: use 2,285,568 bytes
[03/14 14:51:52   6154s] SiteArray: current memory after site array memory allocation 2049.3M
[03/14 14:51:52   6154s] SiteArray: FP blocked sites are writable
[03/14 14:51:52   6154s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 14:51:52   6154s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2049.3M
[03/14 14:51:52   6154s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 14:51:52   6154s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:2049.3M
[03/14 14:51:52   6154s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.098, MEM:2049.3M
[03/14 14:51:52   6154s] OPERPROF:     Starting CMU at level 3, MEM:2049.3M
[03/14 14:51:52   6154s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2049.3M
[03/14 14:51:52   6154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.125, MEM:2049.3M
[03/14 14:51:52   6154s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2049.3MB).
[03/14 14:51:52   6154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.166, MEM:2049.3M
[03/14 14:51:52   6154s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.8 real=0:00:02.8)
[03/14 14:51:52   6154s]   Leaving CCOpt scope - extractRC...
[03/14 14:51:52   6154s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/14 14:51:52   6154s] Extraction called for design 'fullchip' of instances=25123 and nets=30485 using extraction engine 'preRoute' .
[03/14 14:51:52   6154s] PreRoute RC Extraction called for design fullchip.
[03/14 14:51:52   6154s] RC Extraction called in multi-corner(2) mode.
[03/14 14:51:52   6154s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 14:51:52   6154s] RCMode: PreRoute
[03/14 14:51:52   6154s]       RC Corner Indexes            0       1   
[03/14 14:51:52   6154s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 14:51:52   6154s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 14:51:52   6154s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 14:51:52   6154s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 14:51:52   6154s] Shrink Factor                : 1.00000
[03/14 14:51:52   6154s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 14:51:52   6154s] Using capacitance table file ...
[03/14 14:51:52   6154s] LayerId::1 widthSet size::4
[03/14 14:51:52   6154s] LayerId::2 widthSet size::4
[03/14 14:51:52   6154s] LayerId::3 widthSet size::4
[03/14 14:51:52   6154s] LayerId::4 widthSet size::4
[03/14 14:51:52   6154s] LayerId::5 widthSet size::4
[03/14 14:51:52   6154s] LayerId::6 widthSet size::4
[03/14 14:51:52   6154s] LayerId::7 widthSet size::4
[03/14 14:51:52   6154s] LayerId::8 widthSet size::4
[03/14 14:51:52   6154s] Updating RC grid for preRoute extraction ...
[03/14 14:51:52   6154s] Initializing multi-corner capacitance tables ... 
[03/14 14:51:52   6154s] Initializing multi-corner resistance tables ...
[03/14 14:51:52   6154s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289274 ; uaWl: 0.939142 ; uaWlH: 0.149493 ; aWlH: 0.060077 ; Pmax: 0.817500 ; wcR: 0.636400 ; newSi: 0.095600 ; pMod: 83 ; 
[03/14 14:51:52   6154s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2049.348M)
[03/14 14:51:52   6154s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/14 14:51:52   6154s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/14 14:51:52   6154s]   Not writing Steiner routes to the DB after clustering cong repair call.
[03/14 14:51:52   6154s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/14 14:51:52   6154s] End AAE Lib Interpolated Model. (MEM=2049.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 14:51:53   6155s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:51:53   6155s]   Clock DAG stats after clustering cong repair call:
[03/14 14:51:53   6155s]     cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
[03/14 14:51:53   6155s]     cell areas       : b=774.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=774.000um^2
[03/14 14:51:53   6155s]     cell capacitance : b=0.422pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.422pF
[03/14 14:51:53   6155s]     sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:53   6155s]     wire capacitance : top=0.000pF, trunk=0.481pF, leaf=3.990pF, total=4.471pF
[03/14 14:51:53   6155s]     wire lengths     : top=0.000um, trunk=3102.298um, leaf=23046.946um, total=26149.244um
[03/14 14:51:53   6155s]     hp wire lengths  : top=0.000um, trunk=1725.000um, leaf=6480.000um, total=8205.000um
[03/14 14:51:53   6155s]   Clock DAG net violations after clustering cong repair call:
[03/14 14:51:53   6155s]     Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF sum=0.001pF
[03/14 14:51:53   6155s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[03/14 14:51:53   6155s]     Trunk : target=0.105ns count=9 avg=0.065ns sd=0.024ns min=0.021ns max=0.093ns {4 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:51:53   6155s]     Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
[03/14 14:51:53   6155s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[03/14 14:51:53   6155s]      Bufs: CKBD16: 76 CKBD12: 1 
[03/14 14:51:53   6155s]   Primary reporting skew groups after clustering cong repair call:
[03/14 14:51:53   6155s]     skew_group clk/CON: insertion delay [min=0.379, max=0.437, avg=0.398, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.380, 0.437} (wid=0.052 ws=0.024) (gid=0.405 gs=0.060)
[03/14 14:51:53   6155s]         min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:51:53   6155s]         max path sink: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/14 14:51:53   6155s]   Skew group summary after clustering cong repair call:
[03/14 14:51:53   6155s]     skew_group clk/CON: insertion delay [min=0.379, max=0.437, avg=0.398, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.380, 0.437} (wid=0.052 ws=0.024) (gid=0.405 gs=0.060)
[03/14 14:51:53   6155s]   CongRepair After Initial Clustering done. (took cpu=0:00:03.9 real=0:00:04.0)
[03/14 14:51:53   6155s]   Stage::Clustering done. (took cpu=0:00:10.3 real=0:00:10.4)
[03/14 14:51:53   6155s]   Stage::DRV Fixing...
[03/14 14:51:53   6155s]   Fixing clock tree slew time and max cap violations...
[03/14 14:51:53   6155s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/14 14:51:53   6155s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/14 14:51:53   6155s]       cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
[03/14 14:51:53   6155s]       cell areas       : b=774.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=774.000um^2
[03/14 14:51:53   6155s]       cell capacitance : b=0.422pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.422pF
[03/14 14:51:53   6155s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:53   6155s]       wire capacitance : top=0.000pF, trunk=0.479pF, leaf=3.990pF, total=4.469pF
[03/14 14:51:53   6155s]       wire lengths     : top=0.000um, trunk=3088.498um, leaf=23046.946um, total=26135.444um
[03/14 14:51:53   6155s]       hp wire lengths  : top=0.000um, trunk=1729.000um, leaf=6480.000um, total=8209.000um
[03/14 14:51:53   6155s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/14 14:51:53   6155s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/14 14:51:53   6155s]       Trunk : target=0.105ns count=9 avg=0.065ns sd=0.024ns min=0.021ns max=0.093ns {4 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:51:53   6155s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
[03/14 14:51:53   6155s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[03/14 14:51:53   6155s]        Bufs: CKBD16: 76 CKBD12: 1 
[03/14 14:51:53   6155s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[03/14 14:51:53   6155s]       skew_group clk/CON: insertion delay [min=0.378, max=0.436], skew [0.058 vs 0.057*]
[03/14 14:51:53   6155s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:51:53   6155s]           max path sink: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/14 14:51:53   6155s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/14 14:51:53   6155s]       skew_group clk/CON: insertion delay [min=0.378, max=0.436], skew [0.058 vs 0.057*]
[03/14 14:51:53   6155s]     Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:53   6155s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:51:53   6155s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/14 14:51:53   6155s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/14 14:51:53   6155s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/14 14:51:53   6155s]       cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
[03/14 14:51:53   6155s]       cell areas       : b=774.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=774.000um^2
[03/14 14:51:53   6155s]       cell capacitance : b=0.422pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.422pF
[03/14 14:51:53   6155s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:53   6155s]       wire capacitance : top=0.000pF, trunk=0.479pF, leaf=3.990pF, total=4.469pF
[03/14 14:51:53   6155s]       wire lengths     : top=0.000um, trunk=3088.498um, leaf=23046.946um, total=26135.444um
[03/14 14:51:53   6155s]       hp wire lengths  : top=0.000um, trunk=1729.000um, leaf=6480.000um, total=8209.000um
[03/14 14:51:53   6155s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/14 14:51:53   6155s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/14 14:51:53   6155s]       Trunk : target=0.105ns count=9 avg=0.065ns sd=0.024ns min=0.021ns max=0.093ns {4 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:51:53   6155s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
[03/14 14:51:53   6155s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[03/14 14:51:53   6155s]        Bufs: CKBD16: 76 CKBD12: 1 
[03/14 14:51:53   6155s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/14 14:51:53   6155s]       skew_group clk/CON: insertion delay [min=0.378, max=0.436, avg=0.397, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.379, 0.436} (wid=0.051 ws=0.024) (gid=0.405 gs=0.060)
[03/14 14:51:53   6155s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:51:53   6155s]           max path sink: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/14 14:51:53   6155s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/14 14:51:53   6155s]       skew_group clk/CON: insertion delay [min=0.378, max=0.436, avg=0.397, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.379, 0.436} (wid=0.051 ws=0.024) (gid=0.405 gs=0.060)
[03/14 14:51:53   6155s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:53   6155s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:51:53   6155s]   Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/14 14:51:53   6155s]   Stage::Insertion Delay Reduction...
[03/14 14:51:53   6155s]   Removing unnecessary root buffering...
[03/14 14:51:53   6156s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/14 14:51:53   6156s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:51:53   6156s]       cell areas       : b=763.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.920um^2
[03/14 14:51:53   6156s]       cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
[03/14 14:51:53   6156s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:53   6156s]       wire capacitance : top=0.000pF, trunk=0.505pF, leaf=3.990pF, total=4.495pF
[03/14 14:51:53   6156s]       wire lengths     : top=0.000um, trunk=3297.198um, leaf=23046.946um, total=26344.144um
[03/14 14:51:53   6156s]       hp wire lengths  : top=0.000um, trunk=1926.600um, leaf=6480.000um, total=8406.600um
[03/14 14:51:53   6156s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/14 14:51:53   6156s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/14 14:51:53   6156s]       Trunk : target=0.105ns count=8 avg=0.076ns sd=0.023ns min=0.033ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/14 14:51:53   6156s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
[03/14 14:51:53   6156s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[03/14 14:51:53   6156s]        Bufs: CKBD16: 75 CKBD12: 1 
[03/14 14:51:53   6156s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[03/14 14:51:53   6156s]       skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
[03/14 14:51:53   6156s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:51:53   6156s]           max path sink: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/14 14:51:53   6156s]     Skew group summary after 'Removing unnecessary root buffering':
[03/14 14:51:53   6156s]       skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
[03/14 14:51:53   6156s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:53   6156s]   Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:51:53   6156s]   Removing unconstrained drivers...
[03/14 14:51:54   6156s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/14 14:51:54   6156s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:51:54   6156s]       cell areas       : b=763.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.920um^2
[03/14 14:51:54   6156s]       cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
[03/14 14:51:54   6156s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:54   6156s]       wire capacitance : top=0.000pF, trunk=0.505pF, leaf=3.990pF, total=4.495pF
[03/14 14:51:54   6156s]       wire lengths     : top=0.000um, trunk=3297.198um, leaf=23046.946um, total=26344.144um
[03/14 14:51:54   6156s]       hp wire lengths  : top=0.000um, trunk=1926.600um, leaf=6480.000um, total=8406.600um
[03/14 14:51:54   6156s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/14 14:51:54   6156s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/14 14:51:54   6156s]       Trunk : target=0.105ns count=8 avg=0.076ns sd=0.023ns min=0.033ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/14 14:51:54   6156s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
[03/14 14:51:54   6156s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[03/14 14:51:54   6156s]        Bufs: CKBD16: 75 CKBD12: 1 
[03/14 14:51:54   6156s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[03/14 14:51:54   6156s]       skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
[03/14 14:51:54   6156s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:51:54   6156s]           max path sink: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/14 14:51:54   6156s]     Skew group summary after 'Removing unconstrained drivers':
[03/14 14:51:54   6156s]       skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
[03/14 14:51:54   6156s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:54   6156s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:51:54   6156s]   Checking for inverting clock gates...
[03/14 14:51:54   6156s]   Checking for inverting clock gates done.
[03/14 14:51:54   6156s]   Reducing insertion delay 1...
[03/14 14:51:54   6156s]     Accumulated time to calculate placeable region: 0
[03/14 14:51:54   6156s]     Accumulated time to calculate placeable region: 0
[03/14 14:51:54   6156s]     Accumulated time to calculate placeable region: 0
[03/14 14:51:54   6156s]     Accumulated time to calculate placeable region: 0
[03/14 14:51:54   6156s]     Accumulated time to calculate placeable region: 0
[03/14 14:51:54   6156s]     Accumulated time to calculate placeable region: 0
[03/14 14:51:54   6156s]     Accumulated time to calculate placeable region: 0
[03/14 14:51:54   6156s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/14 14:51:54   6156s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:51:54   6156s]       cell areas       : b=763.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.920um^2
[03/14 14:51:54   6156s]       cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
[03/14 14:51:54   6156s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:54   6156s]       wire capacitance : top=0.000pF, trunk=0.505pF, leaf=3.990pF, total=4.495pF
[03/14 14:51:54   6156s]       wire lengths     : top=0.000um, trunk=3297.198um, leaf=23046.946um, total=26344.144um
[03/14 14:51:54   6156s]       hp wire lengths  : top=0.000um, trunk=1926.600um, leaf=6480.000um, total=8406.600um
[03/14 14:51:54   6156s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/14 14:51:54   6156s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/14 14:51:54   6156s]       Trunk : target=0.105ns count=8 avg=0.076ns sd=0.023ns min=0.033ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/14 14:51:54   6156s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
[03/14 14:51:54   6156s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[03/14 14:51:54   6156s]        Bufs: CKBD16: 75 CKBD12: 1 
[03/14 14:51:54   6156s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[03/14 14:51:54   6156s]       skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
[03/14 14:51:54   6156s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:51:54   6156s]           max path sink: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/14 14:51:54   6156s]     Skew group summary after 'Reducing insertion delay 1':
[03/14 14:51:54   6156s]       skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
[03/14 14:51:54   6156s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:54   6156s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:51:54   6156s]   Removing longest path buffering...
[03/14 14:51:54   6156s]     Clock DAG stats after 'Removing longest path buffering':
[03/14 14:51:54   6156s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:51:54   6156s]       cell areas       : b=763.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.920um^2
[03/14 14:51:54   6156s]       cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
[03/14 14:51:54   6156s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:54   6156s]       wire capacitance : top=0.000pF, trunk=0.505pF, leaf=3.990pF, total=4.495pF
[03/14 14:51:54   6156s]       wire lengths     : top=0.000um, trunk=3297.198um, leaf=23046.946um, total=26344.144um
[03/14 14:51:54   6156s]       hp wire lengths  : top=0.000um, trunk=1926.600um, leaf=6480.000um, total=8406.600um
[03/14 14:51:54   6156s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/14 14:51:54   6156s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/14 14:51:54   6156s]       Trunk : target=0.105ns count=8 avg=0.076ns sd=0.023ns min=0.033ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/14 14:51:54   6156s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
[03/14 14:51:54   6156s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[03/14 14:51:54   6156s]        Bufs: CKBD16: 75 CKBD12: 1 
[03/14 14:51:54   6156s]     Primary reporting skew groups after 'Removing longest path buffering':
[03/14 14:51:54   6156s]       skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
[03/14 14:51:54   6156s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:51:54   6156s]           max path sink: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/14 14:51:54   6156s]     Skew group summary after 'Removing longest path buffering':
[03/14 14:51:54   6156s]       skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
[03/14 14:51:54   6156s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:54   6156s]   Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:51:54   6156s]   Reducing insertion delay 2...
[03/14 14:51:55   6157s]     Path optimization required 206 stage delay updates 
[03/14 14:51:55   6157s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/14 14:51:55   6157s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:51:55   6157s]       cell areas       : b=763.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.920um^2
[03/14 14:51:55   6157s]       cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
[03/14 14:51:55   6157s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:55   6157s]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:51:55   6157s]       wire lengths     : top=0.000um, trunk=3191.998um, leaf=23067.645um, total=26259.643um
[03/14 14:51:55   6157s]       hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:51:55   6157s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[03/14 14:51:55   6157s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[03/14 14:51:55   6157s]       Trunk : target=0.105ns count=8 avg=0.073ns sd=0.020ns min=0.034ns max=0.093ns {2 <= 0.063ns, 3 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:51:55   6157s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:51:55   6157s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[03/14 14:51:55   6157s]        Bufs: CKBD16: 75 CKBD12: 1 
[03/14 14:51:55   6157s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[03/14 14:51:55   6157s]       skew_group clk/CON: insertion delay [min=0.344, max=0.396, avg=0.362, sd=0.012], skew [0.053 vs 0.057], 100% {0.344, 0.396} (wid=0.060 ws=0.024) (gid=0.362 gs=0.062)
[03/14 14:51:55   6157s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:51:55   6157s]           max path sink: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/14 14:51:55   6157s]     Skew group summary after 'Reducing insertion delay 2':
[03/14 14:51:55   6157s]       skew_group clk/CON: insertion delay [min=0.344, max=0.396, avg=0.362, sd=0.012], skew [0.053 vs 0.057], 100% {0.344, 0.396} (wid=0.060 ws=0.024) (gid=0.362 gs=0.062)
[03/14 14:51:55   6157s]     Legalizer API calls during this step: 108 succeeded with high effort: 108 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:55   6157s]   Reducing insertion delay 2 done. (took cpu=0:00:01.3 real=0:00:01.3)
[03/14 14:51:55   6157s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.9 real=0:00:01.9)
[03/14 14:51:55   6157s]   CCOpt::Phase::Construction done. (took cpu=0:00:12.7 real=0:00:12.7)
[03/14 14:51:55   6157s]   CCOpt::Phase::Implementation...
[03/14 14:51:55   6157s]   Stage::Reducing Power...
[03/14 14:51:55   6157s]   Improving clock tree routing...
[03/14 14:51:55   6157s]     Iteration 1...
[03/14 14:51:55   6158s]     Iteration 1 done.
[03/14 14:51:55   6158s]     Clock DAG stats after 'Improving clock tree routing':
[03/14 14:51:55   6158s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:51:55   6158s]       cell areas       : b=763.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.920um^2
[03/14 14:51:55   6158s]       cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
[03/14 14:51:55   6158s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:55   6158s]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:51:55   6158s]       wire lengths     : top=0.000um, trunk=3191.998um, leaf=23067.645um, total=26259.643um
[03/14 14:51:55   6158s]       hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:51:55   6158s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/14 14:51:55   6158s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/14 14:51:55   6158s]       Trunk : target=0.105ns count=8 avg=0.073ns sd=0.020ns min=0.034ns max=0.093ns {2 <= 0.063ns, 3 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:51:55   6158s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:51:55   6158s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[03/14 14:51:55   6158s]        Bufs: CKBD16: 75 CKBD12: 1 
[03/14 14:51:55   6158s]     Primary reporting skew groups after 'Improving clock tree routing':
[03/14 14:51:55   6158s]       skew_group clk/CON: insertion delay [min=0.344, max=0.396], skew [0.053 vs 0.057]
[03/14 14:51:55   6158s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:51:55   6158s]           max path sink: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/14 14:51:55   6158s]     Skew group summary after 'Improving clock tree routing':
[03/14 14:51:55   6158s]       skew_group clk/CON: insertion delay [min=0.344, max=0.396], skew [0.053 vs 0.057]
[03/14 14:51:55   6158s]     Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:55   6158s]   Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/14 14:51:55   6158s]   Reducing clock tree power 1...
[03/14 14:51:55   6158s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/14 14:51:57   6159s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 14:51:57   6159s]     100% 
[03/14 14:51:57   6159s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/14 14:51:57   6159s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:51:57   6159s]       cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:51:57   6159s]       cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:51:57   6159s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:57   6159s]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:51:57   6159s]       wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:51:57   6159s]       hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:51:57   6159s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/14 14:51:57   6159s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/14 14:51:57   6159s]       Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:51:57   6159s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:51:57   6159s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[03/14 14:51:57   6159s]        Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:51:57   6159s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[03/14 14:51:57   6159s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
[03/14 14:51:57   6159s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:51:57   6159s]           max path sink: core_instance/psum_mem_instance/Q_reg_92_/CP
[03/14 14:51:57   6159s]     Skew group summary after 'Reducing clock tree power 1':
[03/14 14:51:57   6159s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
[03/14 14:51:57   6159s]     Legalizer API calls during this step: 157 succeeded with high effort: 157 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:57   6159s]   Reducing clock tree power 1 done. (took cpu=0:00:01.3 real=0:00:01.3)
[03/14 14:51:57   6159s]   Reducing clock tree power 2...
[03/14 14:51:57   6159s]     Path optimization required 0 stage delay updates 
[03/14 14:51:57   6159s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/14 14:51:57   6159s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:51:57   6159s]       cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:51:57   6159s]       cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:51:57   6159s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:57   6159s]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:51:57   6159s]       wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:51:57   6159s]       hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:51:57   6159s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/14 14:51:57   6159s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/14 14:51:57   6159s]       Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:51:57   6159s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:51:57   6159s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[03/14 14:51:57   6159s]        Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:51:57   6159s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[03/14 14:51:57   6159s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.403, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
[03/14 14:51:57   6159s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:51:57   6159s]           max path sink: core_instance/psum_mem_instance/Q_reg_92_/CP
[03/14 14:51:57   6159s]     Skew group summary after 'Reducing clock tree power 2':
[03/14 14:51:57   6159s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.403, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
[03/14 14:51:57   6159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:57   6159s]   Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:51:57   6159s]   Stage::Reducing Power done. (took cpu=0:00:01.9 real=0:00:01.9)
[03/14 14:51:57   6159s]   Stage::Balancing...
[03/14 14:51:57   6159s]   Approximately balancing fragments step...
[03/14 14:51:57   6159s]     Resolve constraints - Approximately balancing fragments...
[03/14 14:51:57   6159s]     Resolving skew group constraints...
[03/14 14:51:58   6160s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/14 14:51:58   6160s]     Resolving skew group constraints done.
[03/14 14:51:58   6160s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/14 14:51:58   6160s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[03/14 14:51:58   6160s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[03/14 14:51:58   6160s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:51:58   6160s]     Approximately balancing fragments...
[03/14 14:51:58   6160s]       Moving gates to improve sub-tree skew...
[03/14 14:51:58   6160s]         Tried: 78 Succeeded: 0
[03/14 14:51:58   6160s]         Topology Tried: 0 Succeeded: 0
[03/14 14:51:58   6160s]         0 Succeeded with SS ratio
[03/14 14:51:58   6160s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[03/14 14:51:58   6160s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[03/14 14:51:58   6160s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/14 14:51:58   6160s]           cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:51:58   6160s]           cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:51:58   6160s]           cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:51:58   6160s]           sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:58   6160s]           wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:51:58   6160s]           wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:51:58   6160s]           hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:51:58   6160s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/14 14:51:58   6160s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/14 14:51:58   6160s]           Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:51:58   6160s]           Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:51:58   6160s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[03/14 14:51:58   6160s]            Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:51:58   6160s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:58   6160s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:51:58   6160s]       Approximately balancing fragments bottom up...
[03/14 14:51:58   6160s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[03/14 14:51:59   6161s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/14 14:51:59   6161s]           cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:51:59   6161s]           cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:51:59   6161s]           cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:51:59   6161s]           sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:59   6161s]           wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:51:59   6161s]           wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:51:59   6161s]           hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:51:59   6161s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/14 14:51:59   6161s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/14 14:51:59   6161s]           Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:51:59   6161s]           Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:51:59   6161s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[03/14 14:51:59   6161s]            Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:51:59   6161s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:59   6161s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/14 14:51:59   6161s]       Approximately balancing fragments, wire and cell delays...
[03/14 14:51:59   6161s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[03/14 14:51:59   6161s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/14 14:51:59   6161s]           cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:51:59   6161s]           cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:51:59   6161s]           cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:51:59   6161s]           sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:59   6161s]           wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:51:59   6161s]           wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:51:59   6161s]           hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:51:59   6161s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/14 14:51:59   6161s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/14 14:51:59   6161s]           Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:51:59   6161s]           Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:51:59   6161s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[03/14 14:51:59   6161s]            Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:51:59   6161s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/14 14:51:59   6161s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:51:59   6161s]     Approximately balancing fragments done.
[03/14 14:51:59   6161s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/14 14:51:59   6161s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:51:59   6161s]       cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:51:59   6161s]       cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:51:59   6161s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:59   6161s]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:51:59   6161s]       wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:51:59   6161s]       hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:51:59   6161s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[03/14 14:51:59   6161s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/14 14:51:59   6161s]       Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:51:59   6161s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:51:59   6161s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[03/14 14:51:59   6161s]        Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:51:59   6161s]     Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:51:59   6161s]   Approximately balancing fragments step done. (took cpu=0:00:02.2 real=0:00:02.2)
[03/14 14:51:59   6161s]   Clock DAG stats after Approximately balancing fragments:
[03/14 14:51:59   6161s]     cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:51:59   6161s]     cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:51:59   6161s]     cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:51:59   6161s]     sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:51:59   6161s]     wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:51:59   6161s]     wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:51:59   6161s]     hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:51:59   6161s]   Clock DAG net violations after Approximately balancing fragments: none
[03/14 14:51:59   6161s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/14 14:51:59   6161s]     Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:51:59   6161s]     Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:51:59   6161s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[03/14 14:51:59   6161s]      Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:51:59   6161s]   Primary reporting skew groups after Approximately balancing fragments:
[03/14 14:51:59   6161s]     skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
[03/14 14:51:59   6162s]         min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:51:59   6162s]         max path sink: core_instance/psum_mem_instance/Q_reg_92_/CP
[03/14 14:51:59   6162s]   Skew group summary after Approximately balancing fragments:
[03/14 14:51:59   6162s]     skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
[03/14 14:51:59   6162s]   Improving fragments clock skew...
[03/14 14:52:00   6162s]     Clock DAG stats after 'Improving fragments clock skew':
[03/14 14:52:00   6162s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:00   6162s]       cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:52:00   6162s]       cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:52:00   6162s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:00   6162s]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:52:00   6162s]       wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:52:00   6162s]       hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:52:00   6162s]     Clock DAG net violations after 'Improving fragments clock skew': none
[03/14 14:52:00   6162s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/14 14:52:00   6162s]       Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:00   6162s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:00   6162s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[03/14 14:52:00   6162s]        Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:52:00   6162s]     Primary reporting skew groups after 'Improving fragments clock skew':
[03/14 14:52:00   6162s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
[03/14 14:52:00   6162s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:52:00   6162s]           max path sink: core_instance/psum_mem_instance/Q_reg_92_/CP
[03/14 14:52:00   6162s]     Skew group summary after 'Improving fragments clock skew':
[03/14 14:52:00   6162s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
[03/14 14:52:00   6162s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:00   6162s]   Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:52:00   6162s]   Approximately balancing step...
[03/14 14:52:00   6162s]     Resolve constraints - Approximately balancing...
[03/14 14:52:00   6162s]     Resolving skew group constraints...
[03/14 14:52:00   6162s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/14 14:52:00   6162s]     Resolving skew group constraints done.
[03/14 14:52:00   6162s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/14 14:52:00   6162s]     Approximately balancing...
[03/14 14:52:00   6162s]       Approximately balancing, wire and cell delays...
[03/14 14:52:00   6162s]       Approximately balancing, wire and cell delays, iteration 1...
[03/14 14:52:00   6162s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/14 14:52:00   6162s]           cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:00   6162s]           cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:52:00   6162s]           cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:52:00   6162s]           sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:00   6162s]           wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:52:00   6162s]           wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:52:00   6162s]           hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:52:00   6162s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/14 14:52:00   6162s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/14 14:52:00   6162s]           Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:00   6162s]           Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:00   6162s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[03/14 14:52:00   6162s]            Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:52:00   6162s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/14 14:52:00   6162s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:52:00   6162s]     Approximately balancing done.
[03/14 14:52:00   6162s]     Clock DAG stats after 'Approximately balancing step':
[03/14 14:52:00   6162s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:00   6162s]       cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:52:00   6162s]       cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:52:00   6162s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:00   6162s]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:52:00   6162s]       wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:52:00   6162s]       hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:52:00   6162s]     Clock DAG net violations after 'Approximately balancing step': none
[03/14 14:52:00   6162s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/14 14:52:00   6162s]       Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:00   6162s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:00   6162s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[03/14 14:52:00   6162s]        Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:52:00   6162s]     Primary reporting skew groups after 'Approximately balancing step':
[03/14 14:52:00   6162s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
[03/14 14:52:00   6162s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:52:00   6162s]           max path sink: core_instance/psum_mem_instance/Q_reg_92_/CP
[03/14 14:52:00   6162s]     Skew group summary after 'Approximately balancing step':
[03/14 14:52:00   6162s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
[03/14 14:52:00   6162s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:00   6162s]   Approximately balancing step done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/14 14:52:00   6162s]   Fixing clock tree overload...
[03/14 14:52:00   6162s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/14 14:52:00   6162s]     Clock DAG stats after 'Fixing clock tree overload':
[03/14 14:52:00   6162s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:00   6162s]       cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:52:00   6162s]       cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:52:00   6162s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:00   6162s]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:52:00   6162s]       wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:52:00   6162s]       hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:52:00   6162s]     Clock DAG net violations after 'Fixing clock tree overload': none
[03/14 14:52:00   6162s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[03/14 14:52:00   6162s]       Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:00   6162s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:00   6162s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[03/14 14:52:00   6162s]        Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:52:00   6162s]     Primary reporting skew groups after 'Fixing clock tree overload':
[03/14 14:52:00   6162s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
[03/14 14:52:00   6162s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:52:00   6162s]           max path sink: core_instance/psum_mem_instance/Q_reg_92_/CP
[03/14 14:52:00   6162s]     Skew group summary after 'Fixing clock tree overload':
[03/14 14:52:00   6162s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
[03/14 14:52:00   6162s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:00   6162s]   Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:52:00   6162s]   Approximately balancing paths...
[03/14 14:52:00   6162s]     Added 0 buffers.
[03/14 14:52:00   6163s]     Clock DAG stats after 'Approximately balancing paths':
[03/14 14:52:00   6163s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:00   6163s]       cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:52:00   6163s]       cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:52:00   6163s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:00   6163s]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:52:00   6163s]       wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:52:00   6163s]       hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:52:00   6163s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/14 14:52:00   6163s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/14 14:52:00   6163s]       Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:00   6163s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:00   6163s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[03/14 14:52:00   6163s]        Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:52:00   6163s]     Primary reporting skew groups after 'Approximately balancing paths':
[03/14 14:52:00   6163s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.403, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
[03/14 14:52:00   6163s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:52:00   6163s]           max path sink: core_instance/psum_mem_instance/Q_reg_92_/CP
[03/14 14:52:00   6163s]     Skew group summary after 'Approximately balancing paths':
[03/14 14:52:00   6163s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.403, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
[03/14 14:52:00   6163s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:00   6163s]   Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:52:00   6163s]   Stage::Balancing done. (took cpu=0:00:03.5 real=0:00:03.5)
[03/14 14:52:00   6163s]   Stage::Polishing...
[03/14 14:52:00   6163s]   Merging balancing drivers for power...
[03/14 14:52:00   6163s]     Clock tree timing engine global stage delay update for WC:setup.late...
[03/14 14:52:01   6163s]     Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:52:01   6163s]     Tried: 78 Succeeded: 0
[03/14 14:52:01   6163s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/14 14:52:01   6163s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:01   6163s]       cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:52:01   6163s]       cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:52:01   6163s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:01   6163s]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:52:01   6163s]       wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:52:01   6163s]       hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:52:01   6163s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/14 14:52:01   6163s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/14 14:52:01   6163s]       Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:01   6163s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:01   6163s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[03/14 14:52:01   6163s]        Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:52:01   6163s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[03/14 14:52:01   6163s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
[03/14 14:52:01   6163s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:52:01   6163s]           max path sink: core_instance/psum_mem_instance/Q_reg_92_/CP
[03/14 14:52:01   6163s]     Skew group summary after 'Merging balancing drivers for power':
[03/14 14:52:01   6163s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
[03/14 14:52:01   6163s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:01   6163s]   Merging balancing drivers for power done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/14 14:52:01   6163s]   Checking for inverting clock gates...
[03/14 14:52:01   6163s]   Checking for inverting clock gates done.
[03/14 14:52:01   6163s]   Improving clock skew...
[03/14 14:52:01   6163s]     Clock DAG stats after 'Improving clock skew':
[03/14 14:52:01   6163s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:01   6163s]       cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:52:01   6163s]       cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:52:01   6163s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:01   6163s]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:52:01   6163s]       wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:52:01   6163s]       hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:52:01   6163s]     Clock DAG net violations after 'Improving clock skew': none
[03/14 14:52:01   6163s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/14 14:52:01   6163s]       Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:01   6163s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:01   6163s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[03/14 14:52:01   6163s]        Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:52:01   6163s]     Primary reporting skew groups after 'Improving clock skew':
[03/14 14:52:01   6163s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.402, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
[03/14 14:52:01   6163s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:52:01   6163s]           max path sink: core_instance/psum_mem_instance/Q_reg_92_/CP
[03/14 14:52:01   6163s]     Skew group summary after 'Improving clock skew':
[03/14 14:52:01   6163s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.402, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
[03/14 14:52:01   6163s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:01   6163s]   Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:52:01   6163s]   Reducing clock tree power 3...
[03/14 14:52:01   6163s]     Initial gate capacitance is (rise=6.533pF fall=6.473pF).
[03/14 14:52:01   6163s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/14 14:52:02   6164s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 14:52:02   6164s]     100% 
[03/14 14:52:02   6164s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/14 14:52:02   6164s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:02   6164s]       cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:52:02   6164s]       cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:52:02   6164s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:02   6164s]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:52:02   6164s]       wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:52:02   6164s]       hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:52:02   6164s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[03/14 14:52:02   6164s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/14 14:52:02   6164s]       Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:02   6164s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:02   6164s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[03/14 14:52:02   6164s]        Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:52:02   6164s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[03/14 14:52:02   6164s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.402, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
[03/14 14:52:02   6164s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:52:02   6164s]           max path sink: core_instance/psum_mem_instance/Q_reg_92_/CP
[03/14 14:52:02   6165s]     Skew group summary after 'Reducing clock tree power 3':
[03/14 14:52:02   6165s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.402, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
[03/14 14:52:02   6165s]     Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:02   6165s]   Reducing clock tree power 3 done. (took cpu=0:00:01.2 real=0:00:01.2)
[03/14 14:52:02   6165s]   Improving insertion delay...
[03/14 14:52:02   6165s]     Clock DAG stats after 'Improving insertion delay':
[03/14 14:52:02   6165s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:02   6165s]       cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:52:02   6165s]       cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:52:02   6165s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:02   6165s]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
[03/14 14:52:02   6165s]       wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
[03/14 14:52:02   6165s]       hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
[03/14 14:52:02   6165s]     Clock DAG net violations after 'Improving insertion delay': none
[03/14 14:52:02   6165s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/14 14:52:02   6165s]       Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:02   6165s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:02   6165s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[03/14 14:52:02   6165s]        Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:52:03   6165s]     Primary reporting skew groups after 'Improving insertion delay':
[03/14 14:52:03   6165s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.402, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
[03/14 14:52:03   6165s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:52:03   6165s]           max path sink: core_instance/psum_mem_instance/Q_reg_92_/CP
[03/14 14:52:03   6165s]     Skew group summary after 'Improving insertion delay':
[03/14 14:52:03   6165s]       skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.402, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
[03/14 14:52:03   6165s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:03   6165s]   Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:52:03   6165s]   Wire Opt OverFix...
[03/14 14:52:03   6165s]     Wire Reduction extra effort...
[03/14 14:52:03   6165s]       Artificially removing short and long paths...
[03/14 14:52:03   6165s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:03   6165s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:52:03   6165s]       Global shorten wires A0...
[03/14 14:52:03   6165s]         Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:03   6165s]       Global shorten wires A0 done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/14 14:52:03   6165s]       Move For Wirelength - core...
[03/14 14:52:04   6166s]         Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=3, resolved=73, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=54, accepted=12
[03/14 14:52:04   6166s]         Max accepted move=53.800um, total accepted move=193.600um, average move=16.133um
[03/14 14:52:05   6167s]         Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=9, resolved=65, predictFail=2, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=43, accepted=9
[03/14 14:52:05   6167s]         Max accepted move=25.600um, total accepted move=82.200um, average move=9.133um
[03/14 14:52:05   6168s]         Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=26, resolved=42, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=23, accepted=5
[03/14 14:52:05   6168s]         Max accepted move=15.600um, total accepted move=32.600um, average move=6.520um
[03/14 14:52:05   6168s]         Legalizer API calls during this step: 177 succeeded with high effort: 177 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:05   6168s]       Move For Wirelength - core done. (took cpu=0:00:02.4 real=0:00:02.4)
[03/14 14:52:05   6168s]       Global shorten wires A1...
[03/14 14:52:05   6168s]         Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:05   6168s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:52:05   6168s]       Move For Wirelength - core...
[03/14 14:52:06   6168s]         Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=10, resolved=4, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=2, accepted=1
[03/14 14:52:06   6168s]         Max accepted move=2.000um, total accepted move=2.000um, average move=2.000um
[03/14 14:52:06   6168s]         Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=11, resolved=2, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=1, accepted=0
[03/14 14:52:06   6168s]         Max accepted move=0.000um, total accepted move=0.000um
[03/14 14:52:06   6168s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:06   6168s]       Move For Wirelength - core done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/14 14:52:06   6168s]       Global shorten wires B...
[03/14 14:52:06   6168s]         Modifying slew-target multiplier from 1 to 0.95
[03/14 14:52:07   6169s]         Reverting slew-target multiplier from 0.95 to 1
[03/14 14:52:07   6169s]         Legalizer API calls during this step: 336 succeeded with high effort: 336 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:07   6169s]       Global shorten wires B done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/14 14:52:07   6169s]       Move For Wirelength - branch...
[03/14 14:52:07   6169s]         Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=0, resolved=10, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=9, accepted=1
[03/14 14:52:07   6169s]         Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
[03/14 14:52:07   6169s]         Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=0, resolved=9, predictFail=9, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[03/14 14:52:07   6169s]         Max accepted move=0.000um, total accepted move=0.000um
[03/14 14:52:07   6169s]         Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:07   6169s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:52:07   6169s]       Clock DAG stats after 'Wire Reduction extra effort':
[03/14 14:52:07   6169s]         cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:07   6169s]         cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:52:07   6169s]         cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:52:07   6169s]         sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:07   6169s]         wire capacitance : top=0.000pF, trunk=0.441pF, leaf=3.981pF, total=4.422pF
[03/14 14:52:07   6169s]         wire lengths     : top=0.000um, trunk=2853.399um, leaf=22988.547um, total=25841.945um
[03/14 14:52:07   6169s]         hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
[03/14 14:52:07   6169s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[03/14 14:52:07   6169s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[03/14 14:52:07   6169s]         Trunk : target=0.105ns count=8 avg=0.076ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:07   6169s]         Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 57 <= 0.094ns, 7 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:07   6169s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[03/14 14:52:07   6169s]          Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:52:07   6169s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[03/14 14:52:07   6169s]         skew_group clk/CON: insertion delay [min=0.359, max=0.403, avg=0.380, sd=0.011], skew [0.044 vs 0.057], 100% {0.359, 0.403} (wid=0.043 ws=0.024) (gid=0.373 gs=0.037)
[03/14 14:52:07   6169s]             min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:52:07   6169s]             max path sink: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/14 14:52:07   6169s]       Skew group summary after 'Wire Reduction extra effort':
[03/14 14:52:07   6169s]         skew_group clk/CON: insertion delay [min=0.359, max=0.403, avg=0.380, sd=0.011], skew [0.044 vs 0.057], 100% {0.359, 0.403} (wid=0.043 ws=0.024) (gid=0.373 gs=0.037)
[03/14 14:52:07   6169s]       Legalizer API calls during this step: 587 succeeded with high effort: 587 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:07   6169s]     Wire Reduction extra effort done. (took cpu=0:00:04.4 real=0:00:04.4)
[03/14 14:52:07   6169s]     Optimizing orientation...
[03/14 14:52:07   6169s]     FlipOpt...
[03/14 14:52:07   6169s]     Optimizing orientation on clock cells...
[03/14 14:52:07   6169s]       Orientation Wirelength Optimization: Attempted = 78 , Succeeded = 22 , Wirelength increased = 54 , CannotMove = 2 , Illegal = 0 , Other = 0
[03/14 14:52:07   6169s]     Optimizing orientation on clock cells done.
[03/14 14:52:07   6169s]     FlipOpt done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:52:07   6169s]     Optimizing orientation done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:52:07   6170s]     Clock DAG stats after 'Wire Opt OverFix':
[03/14 14:52:07   6170s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:07   6170s]       cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:52:07   6170s]       cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:52:07   6170s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:07   6170s]       wire capacitance : top=0.000pF, trunk=0.431pF, leaf=3.979pF, total=4.410pF
[03/14 14:52:07   6170s]       wire lengths     : top=0.000um, trunk=2784.599um, leaf=22978.346um, total=25762.945um
[03/14 14:52:07   6170s]       hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
[03/14 14:52:07   6170s]     Clock DAG net violations after 'Wire Opt OverFix': none
[03/14 14:52:07   6170s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[03/14 14:52:07   6170s]       Trunk : target=0.105ns count=8 avg=0.075ns sd=0.017ns min=0.036ns max=0.091ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:07   6170s]       Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 57 <= 0.094ns, 7 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:07   6170s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[03/14 14:52:07   6170s]        Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:52:07   6170s]     Primary reporting skew groups after 'Wire Opt OverFix':
[03/14 14:52:07   6170s]       skew_group clk/CON: insertion delay [min=0.357, max=0.403, avg=0.378, sd=0.011], skew [0.046 vs 0.057], 100% {0.357, 0.403} (wid=0.043 ws=0.025) (gid=0.373 gs=0.038)
[03/14 14:52:08   6170s]           min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:52:08   6170s]           max path sink: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/14 14:52:08   6170s]     Skew group summary after 'Wire Opt OverFix':
[03/14 14:52:08   6170s]       skew_group clk/CON: insertion delay [min=0.357, max=0.403, avg=0.378, sd=0.011], skew [0.046 vs 0.057], 100% {0.357, 0.403} (wid=0.043 ws=0.025) (gid=0.373 gs=0.038)
[03/14 14:52:08   6170s]     Legalizer API calls during this step: 587 succeeded with high effort: 587 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:08   6170s]   Wire Opt OverFix done. (took cpu=0:00:05.0 real=0:00:05.0)
[03/14 14:52:08   6170s]   Total capacitance is (rise=10.943pF fall=10.883pF), of which (rise=4.410pF fall=4.410pF) is wire, and (rise=6.533pF fall=6.473pF) is gate.
[03/14 14:52:08   6170s]   Stage::Polishing done. (took cpu=0:00:07.2 real=0:00:07.2)
[03/14 14:52:08   6170s]   Stage::Updating netlist...
[03/14 14:52:08   6170s]   Reset timing graph...
[03/14 14:52:08   6170s] Ignoring AAE DB Resetting ...
[03/14 14:52:08   6170s]   Reset timing graph done.
[03/14 14:52:08   6170s]   Setting non-default rules before calling refine place.
[03/14 14:52:08   6170s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2085.5M
[03/14 14:52:08   6170s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.065, MEM:2085.5M
[03/14 14:52:08   6170s]   Leaving CCOpt scope - ClockRefiner...
[03/14 14:52:08   6170s]   Assigned high priority to 76 cells.
[03/14 14:52:08   6170s]   Performing Clock Only Refine Place.
[03/14 14:52:08   6170s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[03/14 14:52:08   6170s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2085.5M
[03/14 14:52:08   6170s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2085.5M
[03/14 14:52:08   6170s] z: 2, totalTracks: 1
[03/14 14:52:08   6170s] z: 4, totalTracks: 1
[03/14 14:52:08   6170s] z: 6, totalTracks: 1
[03/14 14:52:08   6170s] z: 8, totalTracks: 1
[03/14 14:52:08   6170s] #spOpts: N=65 mergeVia=F 
[03/14 14:52:08   6170s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2085.5M
[03/14 14:52:08   6170s] Info: 76 insts are soft-fixed.
[03/14 14:52:08   6170s] OPERPROF:       Starting CMU at level 4, MEM:2085.5M
[03/14 14:52:08   6170s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2085.5M
[03/14 14:52:08   6170s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.099, MEM:2085.5M
[03/14 14:52:08   6170s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2085.5MB).
[03/14 14:52:08   6170s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.140, MEM:2085.5M
[03/14 14:52:08   6170s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.140, MEM:2085.5M
[03/14 14:52:08   6170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.19
[03/14 14:52:08   6170s] OPERPROF: Starting RefinePlace at level 1, MEM:2085.5M
[03/14 14:52:08   6170s] *** Starting refinePlace (1:42:51 mem=2085.5M) ***
[03/14 14:52:08   6170s] Total net bbox length = 3.513e+05 (1.656e+05 1.856e+05) (ext = 8.270e+03)
[03/14 14:52:08   6170s] Info: 76 insts are soft-fixed.
[03/14 14:52:08   6170s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:52:08   6170s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:52:08   6170s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2085.5M
[03/14 14:52:08   6170s] Starting refinePlace ...
[03/14 14:52:08   6170s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:52:08   6170s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2085.5MB
[03/14 14:52:08   6170s] Statistics of distance of Instance movement in refine placement:
[03/14 14:52:08   6170s]   maximum (X+Y) =         0.00 um
[03/14 14:52:08   6170s]   mean    (X+Y) =         0.00 um
[03/14 14:52:08   6170s] Summary Report:
[03/14 14:52:08   6170s] Instances move: 0 (out of 25122 movable)
[03/14 14:52:08   6170s] Instances flipped: 0
[03/14 14:52:08   6170s] Mean displacement: 0.00 um
[03/14 14:52:08   6170s] Max displacement: 0.00 um 
[03/14 14:52:08   6170s] Total instances moved : 0
[03/14 14:52:08   6170s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.018, MEM:2085.5M
[03/14 14:52:08   6170s] Total net bbox length = 3.513e+05 (1.656e+05 1.856e+05) (ext = 8.270e+03)
[03/14 14:52:08   6170s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2085.5MB
[03/14 14:52:08   6170s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2085.5MB) @(1:42:51 - 1:42:51).
[03/14 14:52:08   6170s] *** Finished refinePlace (1:42:51 mem=2085.5M) ***
[03/14 14:52:08   6170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.19
[03/14 14:52:08   6170s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.111, MEM:2085.5M
[03/14 14:52:08   6170s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2085.5M
[03/14 14:52:08   6170s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.062, MEM:2085.5M
[03/14 14:52:08   6170s]   Moved 0, flipped 0 and cell swapped 0 of 6588 clock instance(s) during refinement.
[03/14 14:52:08   6170s]   The largest move was 0 microns for .
[03/14 14:52:08   6170s]   Moved 0 and flipped 0 of 76 clock instances (excluding sinks) during refinement
[03/14 14:52:08   6170s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/14 14:52:08   6170s]   Moved 0 and flipped 0 of 6512 clock sinks during refinement.
[03/14 14:52:08   6170s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[03/14 14:52:08   6170s]   Revert refine place priority changes on 0 cells.
[03/14 14:52:08   6170s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/14 14:52:08   6170s]   Stage::Updating netlist done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/14 14:52:08   6170s]   CCOpt::Phase::Implementation done. (took cpu=0:00:13.1 real=0:00:13.1)
[03/14 14:52:08   6170s]   CCOpt::Phase::eGRPC...
[03/14 14:52:08   6170s]   eGR Post Conditioning loop iteration 0...
[03/14 14:52:08   6170s]     Clock implementation routing...
[03/14 14:52:08   6170s]       Leaving CCOpt scope - Routing Tools...
[03/14 14:52:08   6170s] Net route status summary:
[03/14 14:52:08   6170s]   Clock:        77 (unrouted=77, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:52:08   6170s]   Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:52:08   6171s]       Routing using eGR only...
[03/14 14:52:08   6171s]         Early Global Route - eGR->NR step...
[03/14 14:52:08   6171s] (ccopt eGR): There are 77 nets for routing of which 77 have one or more fixed wires.
[03/14 14:52:08   6171s] (ccopt eGR): Start to route 77 all nets
[03/14 14:52:08   6171s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2085.50 MB )
[03/14 14:52:08   6171s] (I)       Started Loading and Dumping File ( Curr Mem: 2085.50 MB )
[03/14 14:52:08   6171s] (I)       Reading DB...
[03/14 14:52:08   6171s] (I)       Read data from FE... (mem=2085.5M)
[03/14 14:52:08   6171s] (I)       Read nodes and places... (mem=2085.5M)
[03/14 14:52:08   6171s] (I)       Done Read nodes and places (cpu=0.030s, mem=2085.5M)
[03/14 14:52:08   6171s] (I)       Read nets... (mem=2085.5M)
[03/14 14:52:09   6171s] (I)       Done Read nets (cpu=0.100s, mem=2085.5M)
[03/14 14:52:09   6171s] (I)       Done Read data from FE (cpu=0.130s, mem=2085.5M)
[03/14 14:52:09   6171s] (I)       before initializing RouteDB syMemory usage = 2085.5 MB
[03/14 14:52:09   6171s] (I)       Clean congestion better: true
[03/14 14:52:09   6171s] (I)       Estimate vias on DPT layer: true
[03/14 14:52:09   6171s] (I)       Clean congestion LA rounds: 5
[03/14 14:52:09   6171s] (I)       Layer constraints as soft constraints: true
[03/14 14:52:09   6171s] (I)       Soft top layer         : true
[03/14 14:52:09   6171s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/14 14:52:09   6171s] (I)       Better NDR handling    : true
[03/14 14:52:09   6171s] (I)       Routing cost fix for NDR handling: true
[03/14 14:52:09   6171s] (I)       Update initial WL after Phase 1a: true
[03/14 14:52:09   6171s] (I)       Block tracks for preroutes: true
[03/14 14:52:09   6171s] (I)       Assign IRoute by net group key: true
[03/14 14:52:09   6171s] (I)       Block unroutable channels: true
[03/14 14:52:09   6171s] (I)       Block unroutable channel fix: true
[03/14 14:52:09   6171s] (I)       Block unroutable channels 3D: true
[03/14 14:52:09   6171s] (I)       Check blockage within NDR space in TA: true
[03/14 14:52:09   6171s] (I)       Handle EOL spacing     : true
[03/14 14:52:09   6171s] (I)       Honor MSV route constraint: false
[03/14 14:52:09   6171s] (I)       Maximum routing layer  : 127
[03/14 14:52:09   6171s] (I)       Minimum routing layer  : 2
[03/14 14:52:09   6171s] (I)       Supply scale factor H  : 1.00
[03/14 14:52:09   6171s] (I)       Supply scale factor V  : 1.00
[03/14 14:52:09   6171s] (I)       Tracks used by clock wire: 0
[03/14 14:52:09   6171s] (I)       Reverse direction      : 
[03/14 14:52:09   6171s] (I)       Honor partition pin guides: true
[03/14 14:52:09   6171s] (I)       Route selected nets only: true
[03/14 14:52:09   6171s] (I)       Route secondary PG pins: false
[03/14 14:52:09   6171s] (I)       Second PG max fanout   : 2147483647
[03/14 14:52:09   6171s] (I)       Refine MST             : true
[03/14 14:52:09   6171s] (I)       Honor PRL              : true
[03/14 14:52:09   6171s] (I)       Strong congestion aware: true
[03/14 14:52:09   6171s] (I)       Improved initial location for IRoutes: true
[03/14 14:52:09   6171s] (I)       Multi panel TA         : true
[03/14 14:52:09   6171s] (I)       Penalize wire overlap  : true
[03/14 14:52:09   6171s] (I)       Expand small instance blockage: true
[03/14 14:52:09   6171s] (I)       Reduce via in TA       : true
[03/14 14:52:09   6171s] (I)       SS-aware routing       : true
[03/14 14:52:09   6171s] (I)       Improve tree edge sharing: true
[03/14 14:52:09   6171s] (I)       Improve 2D via estimation: true
[03/14 14:52:09   6171s] (I)       Refine Steiner tree    : true
[03/14 14:52:09   6171s] (I)       Build spine tree       : true
[03/14 14:52:09   6171s] (I)       Model pass through capacity: true
[03/14 14:52:09   6171s] (I)       Extend blockages by a half GCell: true
[03/14 14:52:09   6171s] (I)       Partial layer blockage modeling: true
[03/14 14:52:09   6171s] (I)       Consider pin shapes    : true
[03/14 14:52:09   6171s] (I)       Consider pin shapes for all nodes: true
[03/14 14:52:09   6171s] (I)       Consider NR APA        : true
[03/14 14:52:09   6171s] (I)       Consider IO pin shape  : true
[03/14 14:52:09   6171s] (I)       Fix pin connection bug : true
[03/14 14:52:09   6171s] (I)       Consider layer RC for local wires: true
[03/14 14:52:09   6171s] (I)       LA-aware pin escape length: 2
[03/14 14:52:09   6171s] (I)       Split for must join    : true
[03/14 14:52:09   6171s] (I)       Route guide main branches file: /tmp/innovus_temp_12465_ieng6-ece-19.ucsd.edu_s1ding_aHlSGx/.rgfbAmA6i.trunk.1
[03/14 14:52:09   6171s] (I)       Route guide min downstream WL type: SUBTREE
[03/14 14:52:09   6171s] (I)       Routing effort level   : 10000
[03/14 14:52:09   6171s] (I)       Special modeling for N7: 0
[03/14 14:52:09   6171s] (I)       Special modeling for N6: 0
[03/14 14:52:09   6171s] (I)       N3 special modeling    : 0
[03/14 14:52:09   6171s] (I)       Special modeling for N5 v6: 0
[03/14 14:52:09   6171s] (I)       Special settings for S3: 0
[03/14 14:52:09   6171s] (I)       Special settings for S4: 0
[03/14 14:52:09   6171s] (I)       Special settings for S5 v2: 0
[03/14 14:52:09   6171s] (I)       Special settings for S7: 0
[03/14 14:52:09   6171s] (I)       Special settings for S8: 0
[03/14 14:52:09   6171s] (I)       Prefer layer length threshold: 8
[03/14 14:52:09   6171s] (I)       Overflow penalty cost  : 10
[03/14 14:52:09   6171s] (I)       A-star cost            : 0.30
[03/14 14:52:09   6171s] (I)       Misalignment cost      : 10.00
[03/14 14:52:09   6171s] (I)       Threshold for short IRoute: 6
[03/14 14:52:09   6171s] (I)       Via cost during post routing: 1.00
[03/14 14:52:09   6171s] (I)       source-to-sink ratio   : 0.30
[03/14 14:52:09   6171s] (I)       Scenic ratio bound     : 3.00
[03/14 14:52:09   6171s] (I)       Segment layer relax scenic ratio: 1.25
[03/14 14:52:09   6171s] (I)       Source-sink aware LA ratio: 0.50
[03/14 14:52:09   6171s] (I)       PG-aware similar topology routing: true
[03/14 14:52:09   6171s] (I)       Maze routing via cost fix: true
[03/14 14:52:09   6171s] (I)       Apply PRL on PG terms  : true
[03/14 14:52:09   6171s] (I)       Apply PRL on obs objects: true
[03/14 14:52:09   6171s] (I)       Handle range-type spacing rules: true
[03/14 14:52:09   6171s] (I)       Apply function for special wires: true
[03/14 14:52:09   6171s] (I)       Layer by layer blockage reading: true
[03/14 14:52:09   6171s] (I)       Offset calculation fix : true
[03/14 14:52:09   6171s] (I)       Parallel spacing query fix: true
[03/14 14:52:09   6171s] (I)       Force source to root IR: true
[03/14 14:52:09   6171s] (I)       Layer Weights          : L2:4 L3:2.5
[03/14 14:52:09   6171s] (I)       Route stripe layer range: 
[03/14 14:52:09   6171s] (I)       Honor partition fences : 
[03/14 14:52:09   6171s] (I)       Honor partition pin    : 
[03/14 14:52:09   6171s] (I)       Honor partition fences with feedthrough: 
[03/14 14:52:09   6171s] (I)       Do not relax to DPT layer: true
[03/14 14:52:09   6171s] (I)       Pass through capacity modeling: true
[03/14 14:52:09   6171s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 14:52:09   6171s] (I)       Use row-based GCell size
[03/14 14:52:09   6171s] (I)       Use row-based GCell align
[03/14 14:52:09   6171s] (I)       GCell unit size   : 3600
[03/14 14:52:09   6171s] (I)       GCell multiplier  : 1
[03/14 14:52:09   6171s] (I)       GCell row height  : 3600
[03/14 14:52:09   6171s] (I)       Actual row height : 3600
[03/14 14:52:09   6171s] (I)       GCell align ref   : 20000 20000
[03/14 14:52:09   6171s] [NR-eGR] Track table information for default rule: 
[03/14 14:52:09   6171s] [NR-eGR] M1 has no routable track
[03/14 14:52:09   6171s] [NR-eGR] M2 has single uniform track structure
[03/14 14:52:09   6171s] [NR-eGR] M3 has single uniform track structure
[03/14 14:52:09   6171s] [NR-eGR] M4 has single uniform track structure
[03/14 14:52:09   6171s] [NR-eGR] M5 has single uniform track structure
[03/14 14:52:09   6171s] [NR-eGR] M6 has single uniform track structure
[03/14 14:52:09   6171s] [NR-eGR] M7 has single uniform track structure
[03/14 14:52:09   6171s] [NR-eGR] M8 has single uniform track structure
[03/14 14:52:09   6171s] (I)       ===========================================================================
[03/14 14:52:09   6171s] (I)       == Report All Rule Vias ==
[03/14 14:52:09   6171s] (I)       ===========================================================================
[03/14 14:52:09   6171s] (I)        Via Rule : (Default)
[03/14 14:52:09   6171s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 14:52:09   6171s] (I)       ---------------------------------------------------------------------------
[03/14 14:52:09   6171s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 14:52:09   6171s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 14:52:09   6171s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 14:52:09   6171s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 14:52:09   6171s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 14:52:09   6171s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 14:52:09   6171s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 14:52:09   6171s] (I)        8    0 : ---                         0 : ---                      
[03/14 14:52:09   6171s] (I)       ===========================================================================
[03/14 14:52:09   6171s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] [NR-eGR] Read 5148 PG shapes
[03/14 14:52:09   6171s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] [NR-eGR] #Routing Blockages  : 0
[03/14 14:52:09   6171s] [NR-eGR] #Instance Blockages : 0
[03/14 14:52:09   6171s] [NR-eGR] #PG Blockages       : 5148
[03/14 14:52:09   6171s] [NR-eGR] #Bump Blockages     : 0
[03/14 14:52:09   6171s] [NR-eGR] #Boundary Blockages : 0
[03/14 14:52:09   6171s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 14:52:09   6171s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 14:52:09   6171s] (I)       readDataFromPlaceDB
[03/14 14:52:09   6171s] (I)       Read net information..
[03/14 14:52:09   6171s] [NR-eGR] Read numTotalNets=26312  numIgnoredNets=26235
[03/14 14:52:09   6171s] (I)       Read testcase time = 0.000 seconds
[03/14 14:52:09   6171s] 
[03/14 14:52:09   6171s] [NR-eGR] Connected 0 must-join pins/ports
[03/14 14:52:09   6171s] (I)       early_global_route_priority property id does not exist.
[03/14 14:52:09   6171s] (I)       Start initializing grid graph
[03/14 14:52:09   6171s] (I)       End initializing grid graph
[03/14 14:52:09   6171s] (I)       Model blockages into capacity
[03/14 14:52:09   6171s] (I)       Read Num Blocks=5148  Num Prerouted Wires=0  Num CS=0
[03/14 14:52:09   6171s] (I)       Started Modeling ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Modeling Layer 1 ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Modeling Layer 2 ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Layer 1 (V) : #blockages 1578 : #preroutes 0
[03/14 14:52:09   6171s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Modeling Layer 3 ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Layer 2 (H) : #blockages 3036 : #preroutes 0
[03/14 14:52:09   6171s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Modeling Layer 4 ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Layer 3 (V) : #blockages 534 : #preroutes 0
[03/14 14:52:09   6171s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Modeling Layer 5 ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 14:52:09   6171s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Modeling Layer 6 ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 14:52:09   6171s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Modeling Layer 7 ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 14:52:09   6171s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Modeling Layer 8 ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 14:52:09   6171s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       -- layer congestion ratio --
[03/14 14:52:09   6171s] (I)       Layer 1 : 0.100000
[03/14 14:52:09   6171s] (I)       Layer 2 : 0.700000
[03/14 14:52:09   6171s] (I)       Layer 3 : 0.700000
[03/14 14:52:09   6171s] (I)       Layer 4 : 1.000000
[03/14 14:52:09   6171s] (I)       Layer 5 : 1.000000
[03/14 14:52:09   6171s] (I)       Layer 6 : 1.000000
[03/14 14:52:09   6171s] (I)       Layer 7 : 1.000000
[03/14 14:52:09   6171s] (I)       Layer 8 : 1.000000
[03/14 14:52:09   6171s] (I)       ----------------------------
[03/14 14:52:09   6171s] (I)       Moved 0 terms for better access 
[03/14 14:52:09   6171s] (I)       Number of ignored nets = 0
[03/14 14:52:09   6171s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 14:52:09   6171s] (I)       Number of clock nets = 77.  Ignored: No
[03/14 14:52:09   6171s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 14:52:09   6171s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 14:52:09   6171s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 14:52:09   6171s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 14:52:09   6171s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 14:52:09   6171s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 14:52:09   6171s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 14:52:09   6171s] [NR-eGR] There are 77 clock nets ( 77 with NDR ).
[03/14 14:52:09   6171s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2085.5 MB
[03/14 14:52:09   6171s] (I)       Ndr track 0 does not exist
[03/14 14:52:09   6171s] (I)       Ndr track 0 does not exist
[03/14 14:52:09   6171s] (I)       Layer1  viaCost=300.00
[03/14 14:52:09   6171s] (I)       Layer2  viaCost=100.00
[03/14 14:52:09   6171s] (I)       Layer3  viaCost=100.00
[03/14 14:52:09   6171s] (I)       Layer4  viaCost=100.00
[03/14 14:52:09   6171s] (I)       Layer5  viaCost=100.00
[03/14 14:52:09   6171s] (I)       Layer6  viaCost=200.00
[03/14 14:52:09   6171s] (I)       Layer7  viaCost=100.00
[03/14 14:52:09   6171s] (I)       ---------------------Grid Graph Info--------------------
[03/14 14:52:09   6171s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 14:52:09   6171s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 14:52:09   6171s] (I)       Site width          :   400  (dbu)
[03/14 14:52:09   6171s] (I)       Row height          :  3600  (dbu)
[03/14 14:52:09   6171s] (I)       GCell row height    :  3600  (dbu)
[03/14 14:52:09   6171s] (I)       GCell width         :  3600  (dbu)
[03/14 14:52:09   6171s] (I)       GCell height        :  3600  (dbu)
[03/14 14:52:09   6171s] (I)       Grid                :   261   259     8
[03/14 14:52:09   6171s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 14:52:09   6171s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 14:52:09   6171s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 14:52:09   6171s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 14:52:09   6171s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 14:52:09   6171s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 14:52:09   6171s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 14:52:09   6171s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 14:52:09   6171s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 14:52:09   6171s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 14:52:09   6171s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 14:52:09   6171s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 14:52:09   6171s] (I)       --------------------------------------------------------
[03/14 14:52:09   6171s] 
[03/14 14:52:09   6171s] [NR-eGR] ============ Routing rule table ============
[03/14 14:52:09   6171s] [NR-eGR] Rule id: 0  Nets: 77 
[03/14 14:52:09   6171s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/14 14:52:09   6171s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/14 14:52:09   6171s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/14 14:52:09   6171s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:52:09   6171s] [NR-eGR] Rule id: 1  Nets: 0 
[03/14 14:52:09   6171s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 14:52:09   6171s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 14:52:09   6171s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:52:09   6171s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:52:09   6171s] [NR-eGR] ========================================
[03/14 14:52:09   6171s] [NR-eGR] 
[03/14 14:52:09   6171s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 14:52:09   6171s] (I)       blocked tracks on layer2 : = 33828 / 608650 (5.56%)
[03/14 14:52:09   6171s] (I)       blocked tracks on layer3 : = 4119 / 608391 (0.68%)
[03/14 14:52:09   6171s] (I)       blocked tracks on layer4 : = 16408 / 608650 (2.70%)
[03/14 14:52:09   6171s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 14:52:09   6171s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 14:52:09   6171s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 14:52:09   6171s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 14:52:09   6171s] (I)       After initializing earlyGlobalRoute syMemory usage = 2085.5 MB
[03/14 14:52:09   6171s] (I)       Finished Loading and Dumping File ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Global Routing ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       ============= Initialization =============
[03/14 14:52:09   6171s] (I)       totalPins=6665  totalGlobalPin=6619 (99.31%)
[03/14 14:52:09   6171s] (I)       Started Build MST ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Generate topology with single threads
[03/14 14:52:09   6171s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       total 2D Cap : 1197125 = (604849 H, 592276 V)
[03/14 14:52:09   6171s] [NR-eGR] Layer group 1: route 77 net(s) in layer range [3, 4]
[03/14 14:52:09   6171s] (I)       ============  Phase 1a Route ============
[03/14 14:52:09   6171s] (I)       Started Phase 1a ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 16
[03/14 14:52:09   6171s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 13807 = (6243 H, 7564 V) = (1.03% H, 1.28% V) = (1.124e+04um H, 1.362e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1b Route ============
[03/14 14:52:09   6171s] (I)       Started Phase 1b ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 13807 = (6243 H, 7564 V) = (1.03% H, 1.28% V) = (1.124e+04um H, 1.362e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 2.485260e+04um
[03/14 14:52:09   6171s] (I)       ============  Phase 1c Route ============
[03/14 14:52:09   6171s] (I)       Started Phase 1c ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Level2 Grid: 53 x 52
[03/14 14:52:09   6171s] (I)       Started Two Level Routing ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 13807 = (6243 H, 7564 V) = (1.03% H, 1.28% V) = (1.124e+04um H, 1.362e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1d Route ============
[03/14 14:52:09   6171s] (I)       Started Phase 1d ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 13867 = (6303 H, 7564 V) = (1.04% H, 1.28% V) = (1.135e+04um H, 1.362e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1e Route ============
[03/14 14:52:09   6171s] (I)       Started Phase 1e ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 13867 = (6303 H, 7564 V) = (1.04% H, 1.28% V) = (1.135e+04um H, 1.362e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.496060e+04um
[03/14 14:52:09   6171s] [NR-eGR] 
[03/14 14:52:09   6171s] (I)       ============  Phase 1f Route ============
[03/14 14:52:09   6171s] (I)       Started Phase 1f ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 13858 = (6295 H, 7563 V) = (1.04% H, 1.28% V) = (1.133e+04um H, 1.361e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1g Route ============
[03/14 14:52:09   6171s] (I)       Started Post Routing ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Post Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 13811 = (6264 H, 7547 V) = (1.04% H, 1.27% V) = (1.128e+04um H, 1.358e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       numNets=77  numFullyRipUpNets=40  numPartialRipUpNets=40 routedWL=6607
[03/14 14:52:09   6171s] [NR-eGR] Create a new net group with 40 nets and layer range [3, 6]
[03/14 14:52:09   6171s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Running layer assignment with 1 threads
[03/14 14:52:09   6171s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Build MST ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Generate topology with single threads
[03/14 14:52:09   6171s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       total 2D Cap : 2414166 = (1213240 H, 1200926 V)
[03/14 14:52:09   6171s] [NR-eGR] Layer group 2: route 40 net(s) in layer range [3, 6]
[03/14 14:52:09   6171s] (I)       ============  Phase 1a Route ============
[03/14 14:52:09   6171s] (I)       Started Phase 1a ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 20972 = (9488 H, 11484 V) = (0.78% H, 0.96% V) = (1.708e+04um H, 2.067e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1b Route ============
[03/14 14:52:09   6171s] (I)       Usage: 20972 = (9488 H, 11484 V) = (0.78% H, 0.96% V) = (1.708e+04um H, 2.067e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.774960e+04um
[03/14 14:52:09   6171s] (I)       ============  Phase 1c Route ============
[03/14 14:52:09   6171s] (I)       Usage: 20972 = (9488 H, 11484 V) = (0.78% H, 0.96% V) = (1.708e+04um H, 2.067e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1d Route ============
[03/14 14:52:09   6171s] (I)       Usage: 20972 = (9488 H, 11484 V) = (0.78% H, 0.96% V) = (1.708e+04um H, 2.067e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1e Route ============
[03/14 14:52:09   6171s] (I)       Started Phase 1e ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 20972 = (9488 H, 11484 V) = (0.78% H, 0.96% V) = (1.708e+04um H, 2.067e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.774960e+04um
[03/14 14:52:09   6171s] [NR-eGR] 
[03/14 14:52:09   6171s] (I)       ============  Phase 1f Route ============
[03/14 14:52:09   6171s] (I)       Usage: 20972 = (9488 H, 11484 V) = (0.78% H, 0.96% V) = (1.708e+04um H, 2.067e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1g Route ============
[03/14 14:52:09   6171s] (I)       Started Post Routing ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 20949 = (9495 H, 11454 V) = (0.78% H, 0.95% V) = (1.709e+04um H, 2.062e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       numNets=40  numFullyRipUpNets=33  numPartialRipUpNets=33 routedWL=1244
[03/14 14:52:09   6171s] [NR-eGR] Create a new net group with 33 nets and layer range [3, 8]
[03/14 14:52:09   6171s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Running layer assignment with 1 threads
[03/14 14:52:09   6171s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Build MST ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Generate topology with single threads
[03/14 14:52:09   6171s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       total 2D Cap : 2718362 = (1365403 H, 1352959 V)
[03/14 14:52:09   6171s] [NR-eGR] Layer group 3: route 33 net(s) in layer range [3, 8]
[03/14 14:52:09   6171s] (I)       ============  Phase 1a Route ============
[03/14 14:52:09   6171s] (I)       Started Phase 1a ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 26864 = (12145 H, 14719 V) = (0.89% H, 1.09% V) = (2.186e+04um H, 2.649e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1b Route ============
[03/14 14:52:09   6171s] (I)       Usage: 26864 = (12145 H, 14719 V) = (0.89% H, 1.09% V) = (2.186e+04um H, 2.649e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.835520e+04um
[03/14 14:52:09   6171s] (I)       ============  Phase 1c Route ============
[03/14 14:52:09   6171s] (I)       Usage: 26864 = (12145 H, 14719 V) = (0.89% H, 1.09% V) = (2.186e+04um H, 2.649e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1d Route ============
[03/14 14:52:09   6171s] (I)       Usage: 26864 = (12145 H, 14719 V) = (0.89% H, 1.09% V) = (2.186e+04um H, 2.649e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1e Route ============
[03/14 14:52:09   6171s] (I)       Started Phase 1e ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 26864 = (12145 H, 14719 V) = (0.89% H, 1.09% V) = (2.186e+04um H, 2.649e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.835520e+04um
[03/14 14:52:09   6171s] [NR-eGR] 
[03/14 14:52:09   6171s] (I)       ============  Phase 1f Route ============
[03/14 14:52:09   6171s] (I)       Usage: 26864 = (12145 H, 14719 V) = (0.89% H, 1.09% V) = (2.186e+04um H, 2.649e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1g Route ============
[03/14 14:52:09   6171s] (I)       Started Post Routing ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 26843 = (12146 H, 14697 V) = (0.89% H, 1.09% V) = (2.186e+04um H, 2.645e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       numNets=33  numFullyRipUpNets=0  numPartialRipUpNets=18 routedWL=2648
[03/14 14:52:09   6171s] [NR-eGR] Create a new net group with 18 nets and layer range [2, 8]
[03/14 14:52:09   6171s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Running layer assignment with 1 threads
[03/14 14:52:09   6171s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Build MST ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Generate topology with single threads
[03/14 14:52:09   6171s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       total 2D Cap : 3299294 = (1365403 H, 1933891 V)
[03/14 14:52:09   6171s] [NR-eGR] Layer group 4: route 18 net(s) in layer range [2, 8]
[03/14 14:52:09   6171s] (I)       ============  Phase 1a Route ============
[03/14 14:52:09   6171s] (I)       Started Phase 1a ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 33297 = (15077 H, 18220 V) = (1.10% H, 0.94% V) = (2.714e+04um H, 3.280e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1b Route ============
[03/14 14:52:09   6171s] (I)       Usage: 33297 = (15077 H, 18220 V) = (1.10% H, 0.94% V) = (2.714e+04um H, 3.280e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.993460e+04um
[03/14 14:52:09   6171s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 14:52:09   6171s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 14:52:09   6171s] (I)       ============  Phase 1c Route ============
[03/14 14:52:09   6171s] (I)       Usage: 33297 = (15077 H, 18220 V) = (1.10% H, 0.94% V) = (2.714e+04um H, 3.280e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1d Route ============
[03/14 14:52:09   6171s] (I)       Usage: 33297 = (15077 H, 18220 V) = (1.10% H, 0.94% V) = (2.714e+04um H, 3.280e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1e Route ============
[03/14 14:52:09   6171s] (I)       Started Phase 1e ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 33297 = (15077 H, 18220 V) = (1.10% H, 0.94% V) = (2.714e+04um H, 3.280e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.993460e+04um
[03/14 14:52:09   6171s] [NR-eGR] 
[03/14 14:52:09   6171s] (I)       ============  Phase 1f Route ============
[03/14 14:52:09   6171s] (I)       Usage: 33297 = (15077 H, 18220 V) = (1.10% H, 0.94% V) = (2.714e+04um H, 3.280e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       ============  Phase 1g Route ============
[03/14 14:52:09   6171s] (I)       Started Post Routing ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Usage: 33289 = (15076 H, 18213 V) = (1.10% H, 0.94% V) = (2.714e+04um H, 3.278e+04um V)
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Running layer assignment with 1 threads
[03/14 14:52:09   6171s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       
[03/14 14:52:09   6171s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 14:52:09   6171s] [NR-eGR]                        OverCon            
[03/14 14:52:09   6171s] [NR-eGR]                         #Gcell     %Gcell
[03/14 14:52:09   6171s] [NR-eGR]       Layer                (1)    OverCon 
[03/14 14:52:09   6171s] [NR-eGR] ----------------------------------------------
[03/14 14:52:09   6171s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:09   6171s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:09   6171s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:09   6171s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:09   6171s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:09   6171s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:09   6171s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:09   6171s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:09   6171s] [NR-eGR] ----------------------------------------------
[03/14 14:52:09   6171s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/14 14:52:09   6171s] [NR-eGR] 
[03/14 14:52:09   6171s] (I)       Finished Global Routing ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       total 2D Cap : 3301577 = (1365669 H, 1935908 V)
[03/14 14:52:09   6171s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 14:52:09   6171s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 14:52:09   6171s] (I)       ============= track Assignment ============
[03/14 14:52:09   6171s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Started Greedy Track Assignment ( Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 14:52:09   6171s] (I)       Running track assignment with 1 threads
[03/14 14:52:09   6171s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] (I)       Run Multi-thread track assignment
[03/14 14:52:09   6171s] (I)       Finished Greedy Track Assignment ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2085.50 MB )
[03/14 14:52:09   6171s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:52:09   6171s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 90469
[03/14 14:52:09   6171s] [NR-eGR]     M2  (2V) length: 1.606262e+05um, number of vias: 124411
[03/14 14:52:09   6171s] [NR-eGR]     M3  (3H) length: 1.831346e+05um, number of vias: 10192
[03/14 14:52:09   6171s] [NR-eGR]     M4  (4V) length: 5.460451e+04um, number of vias: 2916
[03/14 14:52:09   6171s] [NR-eGR]     M5  (5H) length: 1.468720e+04um, number of vias: 2129
[03/14 14:52:09   6171s] [NR-eGR]     M6  (6V) length: 1.144970e+03um, number of vias: 2012
[03/14 14:52:09   6171s] [NR-eGR]     M7  (7H) length: 8.906200e+03um, number of vias: 2492
[03/14 14:52:09   6171s] [NR-eGR]     M8  (8V) length: 1.552942e+04um, number of vias: 0
[03/14 14:52:09   6171s] [NR-eGR] Total length: 4.386331e+05um, number of vias: 234621
[03/14 14:52:09   6171s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:52:09   6171s] [NR-eGR] Total eGR-routed clock nets wire length: 2.572210e+04um 
[03/14 14:52:09   6171s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:52:09   6171s] [NR-eGR] Report for selected net(s) only.
[03/14 14:52:09   6171s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 6664
[03/14 14:52:09   6171s] [NR-eGR]     M2  (2V) length: 5.911600e+03um, number of vias: 7824
[03/14 14:52:09   6171s] [NR-eGR]     M3  (3H) length: 1.147210e+04um, number of vias: 3474
[03/14 14:52:09   6171s] [NR-eGR]     M4  (4V) length: 7.873000e+03um, number of vias: 98
[03/14 14:52:09   6171s] [NR-eGR]     M5  (5H) length: 3.802000e+02um, number of vias: 37
[03/14 14:52:09   6171s] [NR-eGR]     M6  (6V) length: 8.520000e+01um, number of vias: 0
[03/14 14:52:09   6171s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/14 14:52:09   6171s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/14 14:52:09   6171s] [NR-eGR] Total length: 2.572210e+04um, number of vias: 18097
[03/14 14:52:09   6171s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:52:09   6171s] [NR-eGR] Total routed clock nets wire length: 2.572210e+04um, number of vias: 18097
[03/14 14:52:09   6171s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:52:09   6171s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.72 sec, Curr Mem: 2044.50 MB )
[03/14 14:52:09   6171s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_12465_ieng6-ece-19.ucsd.edu_s1ding_aHlSGx/.rgfbAmA6i
[03/14 14:52:09   6171s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/14 14:52:09   6171s] Set FIXED routing status on 77 net(s)
[03/14 14:52:09   6171s]       Routing using eGR only done.
[03/14 14:52:09   6171s] Net route status summary:
[03/14 14:52:09   6171s]   Clock:        77 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=77, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:52:09   6171s]   Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:52:09   6171s] 
[03/14 14:52:09   6171s] CCOPT: Done with clock implementation routing.
[03/14 14:52:09   6171s] 
[03/14 14:52:09   6171s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/14 14:52:09   6171s]     Clock implementation routing done.
[03/14 14:52:09   6171s]     Leaving CCOpt scope - extractRC...
[03/14 14:52:09   6171s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/14 14:52:09   6171s] Extraction called for design 'fullchip' of instances=25122 and nets=30484 using extraction engine 'preRoute' .
[03/14 14:52:09   6171s] PreRoute RC Extraction called for design fullchip.
[03/14 14:52:09   6171s] RC Extraction called in multi-corner(2) mode.
[03/14 14:52:09   6171s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 14:52:09   6171s] RCMode: PreRoute
[03/14 14:52:09   6171s]       RC Corner Indexes            0       1   
[03/14 14:52:09   6171s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 14:52:09   6171s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 14:52:09   6171s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 14:52:09   6171s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 14:52:09   6171s] Shrink Factor                : 1.00000
[03/14 14:52:09   6171s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 14:52:09   6171s] Using capacitance table file ...
[03/14 14:52:09   6171s] LayerId::1 widthSet size::4
[03/14 14:52:09   6171s] LayerId::2 widthSet size::4
[03/14 14:52:09   6171s] LayerId::3 widthSet size::4
[03/14 14:52:09   6171s] LayerId::4 widthSet size::4
[03/14 14:52:09   6171s] LayerId::5 widthSet size::4
[03/14 14:52:09   6171s] LayerId::6 widthSet size::4
[03/14 14:52:09   6171s] LayerId::7 widthSet size::4
[03/14 14:52:09   6171s] LayerId::8 widthSet size::4
[03/14 14:52:09   6171s] Updating RC grid for preRoute extraction ...
[03/14 14:52:09   6171s] Initializing multi-corner capacitance tables ... 
[03/14 14:52:09   6172s] Initializing multi-corner resistance tables ...
[03/14 14:52:10   6172s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.287414 ; uaWl: 0.939142 ; uaWlH: 0.149493 ; aWlH: 0.060077 ; Pmax: 0.817500 ; wcR: 0.636400 ; newSi: 0.095600 ; pMod: 83 ; 
[03/14 14:52:10   6172s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2044.504M)
[03/14 14:52:10   6172s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/14 14:52:10   6172s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/14 14:52:10   6172s] OPERPROF: Starting DPlace-Init at level 1, MEM:2044.5M
[03/14 14:52:10   6172s] z: 2, totalTracks: 1
[03/14 14:52:10   6172s] z: 4, totalTracks: 1
[03/14 14:52:10   6172s] z: 6, totalTracks: 1
[03/14 14:52:10   6172s] z: 8, totalTracks: 1
[03/14 14:52:10   6172s] #spOpts: N=65 mergeVia=F 
[03/14 14:52:10   6172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2044.5M
[03/14 14:52:10   6172s] OPERPROF:     Starting CMU at level 3, MEM:2044.5M
[03/14 14:52:10   6172s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2044.5M
[03/14 14:52:10   6172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:2044.5M
[03/14 14:52:10   6172s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2044.5MB).
[03/14 14:52:10   6172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.134, MEM:2044.5M
[03/14 14:52:10   6172s]     Calling post conditioning for eGRPC...
[03/14 14:52:10   6172s]       eGRPC...
[03/14 14:52:10   6172s]         eGRPC active optimizations:
[03/14 14:52:10   6172s]          - Move Down
[03/14 14:52:10   6172s]          - Downsizing before DRV sizing
[03/14 14:52:10   6172s]          - DRV fixing with cell sizing
[03/14 14:52:10   6172s]          - Move to fanout
[03/14 14:52:10   6172s]          - Cloning
[03/14 14:52:10   6172s]         
[03/14 14:52:10   6172s]         Currently running CTS, using active skew data
[03/14 14:52:10   6172s]         Reset bufferability constraints...
[03/14 14:52:10   6172s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/14 14:52:10   6172s]         Clock tree timing engine global stage delay update for WC:setup.late...
[03/14 14:52:10   6172s] End AAE Lib Interpolated Model. (MEM=2044.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 14:52:10   6172s]         Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:52:10   6172s]         Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:52:10   6172s]         Clock DAG stats eGRPC initial state:
[03/14 14:52:10   6172s]           cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:10   6172s]           cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:52:10   6172s]           cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:52:10   6172s]           sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:10   6172s]           wire capacitance : top=0.000pF, trunk=0.430pF, leaf=4.049pF, total=4.480pF
[03/14 14:52:10   6172s]           wire lengths     : top=0.000um, trunk=2799.100um, leaf=22923.000um, total=25722.100um
[03/14 14:52:10   6172s]           hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
[03/14 14:52:10   6172s]         Clock DAG net violations eGRPC initial state: none
[03/14 14:52:10   6172s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/14 14:52:10   6172s]           Trunk : target=0.105ns count=8 avg=0.075ns sd=0.017ns min=0.036ns max=0.091ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:10   6172s]           Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:10   6172s]         Clock DAG library cell distribution eGRPC initial state {count}:
[03/14 14:52:10   6172s]            Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:52:10   6172s]         Primary reporting skew groups eGRPC initial state:
[03/14 14:52:10   6172s]           skew_group clk/CON: insertion delay [min=0.356, max=0.401, avg=0.378, sd=0.011], skew [0.045 vs 0.057], 100% {0.356, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
[03/14 14:52:10   6173s]               min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:52:10   6173s]               max path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/14 14:52:10   6173s]         Skew group summary eGRPC initial state:
[03/14 14:52:10   6173s]           skew_group clk/CON: insertion delay [min=0.356, max=0.401, avg=0.378, sd=0.011], skew [0.045 vs 0.057], 100% {0.356, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
[03/14 14:52:10   6173s]         Moving buffers...
[03/14 14:52:10   6173s]         Violation analysis...
[03/14 14:52:10   6173s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:52:11   6173s]         Clock DAG stats eGRPC after moving buffers:
[03/14 14:52:11   6173s]           cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:11   6173s]           cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
[03/14 14:52:11   6173s]           cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
[03/14 14:52:11   6173s]           sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:11   6173s]           wire capacitance : top=0.000pF, trunk=0.430pF, leaf=4.049pF, total=4.480pF
[03/14 14:52:11   6173s]           wire lengths     : top=0.000um, trunk=2799.100um, leaf=22923.000um, total=25722.100um
[03/14 14:52:11   6173s]           hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
[03/14 14:52:11   6173s]         Clock DAG net violations eGRPC after moving buffers: none
[03/14 14:52:11   6173s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[03/14 14:52:11   6173s]           Trunk : target=0.105ns count=8 avg=0.075ns sd=0.017ns min=0.036ns max=0.091ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:11   6173s]           Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:11   6173s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[03/14 14:52:11   6173s]            Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
[03/14 14:52:11   6173s]         Primary reporting skew groups eGRPC after moving buffers:
[03/14 14:52:11   6173s]           skew_group clk/CON: insertion delay [min=0.356, max=0.401, avg=0.378, sd=0.011], skew [0.045 vs 0.057], 100% {0.356, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
[03/14 14:52:11   6173s]               min path sink: core_instance/qmem_instance/memory14_reg_32_/CP
[03/14 14:52:11   6173s]               max path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/14 14:52:11   6173s]         Skew group summary eGRPC after moving buffers:
[03/14 14:52:11   6173s]           skew_group clk/CON: insertion delay [min=0.356, max=0.401, avg=0.378, sd=0.011], skew [0.045 vs 0.057], 100% {0.356, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
[03/14 14:52:11   6173s]         Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/14 14:52:11   6173s]         Initial Pass of Downsizing Clock Tree Cells...
[03/14 14:52:11   6173s]         Artificially removing long paths...
[03/14 14:52:11   6173s]           Artificially shortened 87 long paths. The largest offset applied was 0.001ns.
[03/14 14:52:11   6173s]           
[03/14 14:52:11   6173s]           
[03/14 14:52:11   6173s]           Skew Group Offsets:
[03/14 14:52:11   6173s]           
[03/14 14:52:11   6173s]           ----------------------------------------------------------------------------------------
[03/14 14:52:11   6173s]           Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
[03/14 14:52:11   6173s]                         Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[03/14 14:52:11   6173s]           ----------------------------------------------------------------------------------------
[03/14 14:52:11   6173s]           clk/CON       6512       87         1.336%      0.001ns       0.401ns         0.399ns
[03/14 14:52:11   6173s]           ----------------------------------------------------------------------------------------
[03/14 14:52:11   6173s]           
[03/14 14:52:11   6173s]           Offsets Histogram:
[03/14 14:52:11   6173s]           
[03/14 14:52:11   6173s]           -------------------------------
[03/14 14:52:11   6173s]           From (ns)    To (ns)      Count
[03/14 14:52:11   6173s]           -------------------------------
[03/14 14:52:11   6173s]           below          0.000        3
[03/14 14:52:11   6173s]             0.000      and above     84
[03/14 14:52:11   6173s]           -------------------------------
[03/14 14:52:11   6173s]           
[03/14 14:52:11   6173s]           Mean=0.001ns Median=0.001ns Std.Dev=0.000ns
[03/14 14:52:11   6173s]           
[03/14 14:52:11   6173s]           
[03/14 14:52:11   6173s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:11   6173s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 14:52:11   6173s]         Modifying slew-target multiplier from 1 to 0.9
[03/14 14:52:11   6173s]         Downsizing prefiltering...
[03/14 14:52:11   6173s]         Downsizing prefiltering done.
[03/14 14:52:11   6173s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/14 14:52:11   6173s]         DoDownSizing Summary : numSized = 1, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 71, numSkippedDueToCloseToSkewTarget = 3
[03/14 14:52:11   6173s]         CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 1
[03/14 14:52:11   6173s]         Downsizing prefiltering...
[03/14 14:52:11   6173s]         Downsizing prefiltering done.
[03/14 14:52:11   6173s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/14 14:52:11   6173s]         DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
[03/14 14:52:11   6173s]         CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/14 14:52:11   6173s]         Reverting slew-target multiplier from 0.9 to 1
[03/14 14:52:11   6173s]         Reverting Artificially removing long paths...
[03/14 14:52:11   6173s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/14 14:52:11   6173s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 14:52:11   6173s]         Clock DAG stats eGRPC after downsizing:
[03/14 14:52:11   6173s]           cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:11   6173s]           cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
[03/14 14:52:11   6173s]           cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
[03/14 14:52:11   6173s]           sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:11   6173s]           wire capacitance : top=0.000pF, trunk=0.430pF, leaf=4.049pF, total=4.480pF
[03/14 14:52:11   6173s]           wire lengths     : top=0.000um, trunk=2799.100um, leaf=22923.000um, total=25722.100um
[03/14 14:52:11   6173s]           hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
[03/14 14:52:11   6173s]         Clock DAG net violations eGRPC after downsizing: none
[03/14 14:52:11   6173s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[03/14 14:52:11   6173s]           Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:11   6173s]           Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:11   6173s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[03/14 14:52:11   6173s]            Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
[03/14 14:52:11   6173s]         Primary reporting skew groups eGRPC after downsizing:
[03/14 14:52:11   6173s]           skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.009], skew [0.041 vs 0.057], 100% {0.359, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
[03/14 14:52:11   6173s]               min path sink: core_instance/kmem_instance/memory12_reg_13_/CP
[03/14 14:52:11   6173s]               max path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/14 14:52:11   6173s]         Skew group summary eGRPC after downsizing:
[03/14 14:52:11   6173s]           skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.009], skew [0.041 vs 0.057], 100% {0.359, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
[03/14 14:52:11   6173s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/14 14:52:11   6173s]         Fixing DRVs...
[03/14 14:52:11   6173s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/14 14:52:11   6173s]         CCOpt-eGRPC: considered: 77, tested: 77, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/14 14:52:11   6173s]         
[03/14 14:52:11   6173s]         PRO Statistics: Fix DRVs (cell sizing):
[03/14 14:52:11   6173s]         =======================================
[03/14 14:52:11   6173s]         
[03/14 14:52:11   6173s]         Cell changes by Net Type:
[03/14 14:52:11   6173s]         
[03/14 14:52:11   6173s]         -------------------------------------------------------------------------------------------------
[03/14 14:52:11   6173s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/14 14:52:11   6173s]         -------------------------------------------------------------------------------------------------
[03/14 14:52:11   6173s]         top                0            0           0            0                    0                0
[03/14 14:52:11   6173s]         trunk              0            0           0            0                    0                0
[03/14 14:52:11   6173s]         leaf               0            0           0            0                    0                0
[03/14 14:52:11   6173s]         -------------------------------------------------------------------------------------------------
[03/14 14:52:11   6173s]         Total              0            0           0            0                    0                0
[03/14 14:52:11   6173s]         -------------------------------------------------------------------------------------------------
[03/14 14:52:11   6173s]         
[03/14 14:52:11   6173s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/14 14:52:11   6173s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/14 14:52:11   6173s]         
[03/14 14:52:11   6173s]         Clock DAG stats eGRPC after DRV fixing:
[03/14 14:52:11   6173s]           cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:11   6173s]           cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
[03/14 14:52:11   6173s]           cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
[03/14 14:52:11   6173s]           sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:11   6173s]           wire capacitance : top=0.000pF, trunk=0.430pF, leaf=4.049pF, total=4.480pF
[03/14 14:52:11   6173s]           wire lengths     : top=0.000um, trunk=2799.100um, leaf=22923.000um, total=25722.100um
[03/14 14:52:11   6173s]           hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
[03/14 14:52:11   6173s]         Clock DAG net violations eGRPC after DRV fixing: none
[03/14 14:52:11   6173s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[03/14 14:52:11   6173s]           Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:11   6173s]           Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:11   6173s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[03/14 14:52:11   6173s]            Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
[03/14 14:52:11   6174s]         Primary reporting skew groups eGRPC after DRV fixing:
[03/14 14:52:11   6174s]           skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.009], skew [0.041 vs 0.057], 100% {0.359, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
[03/14 14:52:11   6174s]               min path sink: core_instance/kmem_instance/memory12_reg_13_/CP
[03/14 14:52:11   6174s]               max path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/14 14:52:11   6174s]         Skew group summary eGRPC after DRV fixing:
[03/14 14:52:11   6174s]           skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.009], skew [0.041 vs 0.057], 100% {0.359, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
[03/14 14:52:11   6174s]         Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:52:11   6174s]         
[03/14 14:52:11   6174s]         Slew Diagnostics: After DRV fixing
[03/14 14:52:11   6174s]         ==================================
[03/14 14:52:11   6174s]         
[03/14 14:52:11   6174s]         Global Causes:
[03/14 14:52:11   6174s]         
[03/14 14:52:11   6174s]         -------------------------------------
[03/14 14:52:11   6174s]         Cause
[03/14 14:52:11   6174s]         -------------------------------------
[03/14 14:52:11   6174s]         DRV fixing with buffering is disabled
[03/14 14:52:11   6174s]         -------------------------------------
[03/14 14:52:11   6174s]         
[03/14 14:52:11   6174s]         Top 5 overslews:
[03/14 14:52:11   6174s]         
[03/14 14:52:11   6174s]         ---------------------------------
[03/14 14:52:11   6174s]         Overslew    Causes    Driving Pin
[03/14 14:52:11   6174s]         ---------------------------------
[03/14 14:52:11   6174s]           (empty table)
[03/14 14:52:11   6174s]         ---------------------------------
[03/14 14:52:11   6174s]         
[03/14 14:52:11   6174s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/14 14:52:11   6174s]         
[03/14 14:52:11   6174s]         -------------------
[03/14 14:52:11   6174s]         Cause    Occurences
[03/14 14:52:11   6174s]         -------------------
[03/14 14:52:11   6174s]           (empty table)
[03/14 14:52:11   6174s]         -------------------
[03/14 14:52:11   6174s]         
[03/14 14:52:11   6174s]         Violation diagnostics counts from the 0 nodes that have violations:
[03/14 14:52:11   6174s]         
[03/14 14:52:11   6174s]         -------------------
[03/14 14:52:11   6174s]         Cause    Occurences
[03/14 14:52:11   6174s]         -------------------
[03/14 14:52:11   6174s]           (empty table)
[03/14 14:52:11   6174s]         -------------------
[03/14 14:52:11   6174s]         
[03/14 14:52:11   6174s]         Reconnecting optimized routes...
[03/14 14:52:11   6174s]         Reset timing graph...
[03/14 14:52:11   6174s] Ignoring AAE DB Resetting ...
[03/14 14:52:11   6174s]         Reset timing graph done.
[03/14 14:52:11   6174s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:52:11   6174s]         Violation analysis...
[03/14 14:52:12   6174s] End AAE Lib Interpolated Model. (MEM=2082.66 CPU Time=0:00:00.0, Real Time=0:00:01.0)
[03/14 14:52:12   6174s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:52:12   6174s]         Clock instances to consider for cloning: 0
[03/14 14:52:12   6174s]         Reset timing graph...
[03/14 14:52:12   6174s] Ignoring AAE DB Resetting ...
[03/14 14:52:12   6174s]         Reset timing graph done.
[03/14 14:52:12   6174s]         Set dirty flag on 4 insts, 8 nets
[03/14 14:52:12   6174s]         Clock DAG stats before routing clock trees:
[03/14 14:52:12   6174s]           cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:52:12   6174s]           cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
[03/14 14:52:12   6174s]           cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
[03/14 14:52:12   6174s]           sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:52:12   6174s]           wire capacitance : top=0.000pF, trunk=0.430pF, leaf=4.049pF, total=4.480pF
[03/14 14:52:12   6174s]           wire lengths     : top=0.000um, trunk=2799.100um, leaf=22923.000um, total=25722.100um
[03/14 14:52:12   6174s]           hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
[03/14 14:52:12   6174s]         Clock DAG net violations before routing clock trees: none
[03/14 14:52:12   6174s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[03/14 14:52:12   6174s]           Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:52:12   6174s]           Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
[03/14 14:52:12   6174s]         Clock DAG library cell distribution before routing clock trees {count}:
[03/14 14:52:12   6174s]            Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
[03/14 14:52:12   6174s]         Primary reporting skew groups before routing clock trees:
[03/14 14:52:12   6174s]           skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.009], skew [0.041 vs 0.057], 100% {0.359, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
[03/14 14:52:12   6174s]               min path sink: core_instance/kmem_instance/memory12_reg_13_/CP
[03/14 14:52:12   6174s]               max path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/14 14:52:12   6174s]         Skew group summary before routing clock trees:
[03/14 14:52:12   6174s]           skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.009], skew [0.041 vs 0.057], 100% {0.359, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
[03/14 14:52:12   6174s]       eGRPC done.
[03/14 14:52:12   6174s]     Calling post conditioning for eGRPC done.
[03/14 14:52:12   6174s]   eGR Post Conditioning loop iteration 0 done.
[03/14 14:52:12   6174s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[03/14 14:52:12   6174s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2082.7M
[03/14 14:52:12   6174s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.070, MEM:2082.7M
[03/14 14:52:12   6174s]   Leaving CCOpt scope - ClockRefiner...
[03/14 14:52:12   6174s]   Assigned high priority to 0 cells.
[03/14 14:52:12   6174s]   Performing Single Pass Refine Place.
[03/14 14:52:12   6174s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[03/14 14:52:12   6174s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2082.7M
[03/14 14:52:12   6174s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2082.7M
[03/14 14:52:12   6174s] z: 2, totalTracks: 1
[03/14 14:52:12   6174s] z: 4, totalTracks: 1
[03/14 14:52:12   6174s] z: 6, totalTracks: 1
[03/14 14:52:12   6174s] z: 8, totalTracks: 1
[03/14 14:52:12   6174s] #spOpts: N=65 mergeVia=F 
[03/14 14:52:12   6174s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2082.7M
[03/14 14:52:12   6174s] Info: 76 insts are soft-fixed.
[03/14 14:52:12   6174s] OPERPROF:       Starting CMU at level 4, MEM:2082.7M
[03/14 14:52:12   6174s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:2082.7M
[03/14 14:52:12   6174s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.092, MEM:2082.7M
[03/14 14:52:12   6174s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2082.7MB).
[03/14 14:52:12   6174s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.133, MEM:2082.7M
[03/14 14:52:12   6174s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.133, MEM:2082.7M
[03/14 14:52:12   6174s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.20
[03/14 14:52:12   6174s] OPERPROF: Starting RefinePlace at level 1, MEM:2082.7M
[03/14 14:52:12   6174s] *** Starting refinePlace (1:42:55 mem=2082.7M) ***
[03/14 14:52:12   6174s] Total net bbox length = 3.513e+05 (1.656e+05 1.856e+05) (ext = 8.270e+03)
[03/14 14:52:12   6174s] Info: 76 insts are soft-fixed.
[03/14 14:52:12   6174s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:52:12   6174s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:52:12   6174s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2082.7M
[03/14 14:52:12   6174s] Starting refinePlace ...
[03/14 14:52:12   6174s] ** Cut row section cpu time 0:00:00.0.
[03/14 14:52:12   6174s]    Spread Effort: high, standalone mode, useDDP on.
[03/14 14:52:13   6175s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2082.7MB) @(1:42:55 - 1:42:55).
[03/14 14:52:13   6175s] Move report: preRPlace moves 324 insts, mean move: 0.91 um, max move: 4.40 um
[03/14 14:52:13   6175s] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/U15): (270.20, 260.20) --> (272.80, 262.00)
[03/14 14:52:13   6175s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
[03/14 14:52:13   6175s] 	Violation at original loc: Placement Blockage Violation
[03/14 14:52:13   6175s] wireLenOptFixPriorityInst 6512 inst fixed
[03/14 14:52:13   6175s] 
[03/14 14:52:13   6175s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 14:52:13   6175s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:52:13   6175s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2082.7MB) @(1:42:55 - 1:42:56).
[03/14 14:52:13   6175s] Move report: Detail placement moves 324 insts, mean move: 0.91 um, max move: 4.40 um
[03/14 14:52:13   6175s] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/U15): (270.20, 260.20) --> (272.80, 262.00)
[03/14 14:52:13   6175s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2082.7MB
[03/14 14:52:13   6175s] Statistics of distance of Instance movement in refine placement:
[03/14 14:52:13   6175s]   maximum (X+Y) =         4.40 um
[03/14 14:52:13   6175s]   inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/U15) with max move: (270.2, 260.2) -> (272.8, 262)
[03/14 14:52:13   6175s]   mean    (X+Y) =         0.91 um
[03/14 14:52:13   6175s] Summary Report:
[03/14 14:52:13   6175s] Instances move: 324 (out of 25122 movable)
[03/14 14:52:13   6175s] Instances flipped: 0
[03/14 14:52:13   6175s] Mean displacement: 0.91 um
[03/14 14:52:13   6175s] Max displacement: 4.40 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U15) (270.2, 260.2) -> (272.8, 262)
[03/14 14:52:13   6175s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
[03/14 14:52:13   6175s] 	Violation at original loc: Placement Blockage Violation
[03/14 14:52:13   6175s] Total instances moved : 324
[03/14 14:52:13   6175s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.930, REAL:0.934, MEM:2082.7M
[03/14 14:52:13   6175s] Total net bbox length = 3.514e+05 (1.657e+05 1.857e+05) (ext = 8.270e+03)
[03/14 14:52:13   6175s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2082.7MB
[03/14 14:52:13   6175s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2082.7MB) @(1:42:55 - 1:42:56).
[03/14 14:52:13   6175s] *** Finished refinePlace (1:42:56 mem=2082.7M) ***
[03/14 14:52:13   6175s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.20
[03/14 14:52:13   6175s] OPERPROF: Finished RefinePlace at level 1, CPU:1.010, REAL:1.013, MEM:2082.7M
[03/14 14:52:13   6175s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2082.7M
[03/14 14:52:13   6175s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.070, MEM:2082.7M
[03/14 14:52:13   6175s]   Moved 69, flipped 1 and cell swapped 0 of 6588 clock instance(s) during refinement.
[03/14 14:52:13   6175s]   The largest move was 2.8 microns for core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_.
[03/14 14:52:13   6175s]   Moved 0 and flipped 0 of 76 clock instances (excluding sinks) during refinement
[03/14 14:52:13   6175s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/14 14:52:13   6175s]   Moved 69 and flipped 1 of 6512 clock sinks during refinement.
[03/14 14:52:13   6175s]   The largest move for clock sinks was 2.8 microns. The inst with this movement was core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_
[03/14 14:52:13   6175s]   Revert refine place priority changes on 0 cells.
[03/14 14:52:13   6175s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.2)
[03/14 14:52:13   6175s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:04.9 real=0:00:04.9)
[03/14 14:52:13   6175s]   CCOpt::Phase::Routing...
[03/14 14:52:13   6175s]   Clock implementation routing...
[03/14 14:52:13   6175s]     Leaving CCOpt scope - Routing Tools...
[03/14 14:52:13   6175s] Net route status summary:
[03/14 14:52:13   6175s]   Clock:        77 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=77, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:52:13   6175s]   Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:52:13   6175s]     Routing using eGR in eGR->NR Step...
[03/14 14:52:13   6175s]       Early Global Route - eGR->NR step...
[03/14 14:52:13   6175s] (ccopt eGR): There are 77 nets for routing of which 77 have one or more fixed wires.
[03/14 14:52:13   6175s] (ccopt eGR): Start to route 77 all nets
[03/14 14:52:13   6176s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2082.66 MB )
[03/14 14:52:13   6176s] (I)       Started Loading and Dumping File ( Curr Mem: 2082.66 MB )
[03/14 14:52:13   6176s] (I)       Reading DB...
[03/14 14:52:13   6176s] (I)       Read data from FE... (mem=2082.7M)
[03/14 14:52:13   6176s] (I)       Read nodes and places... (mem=2082.7M)
[03/14 14:52:13   6176s] (I)       Done Read nodes and places (cpu=0.030s, mem=2082.7M)
[03/14 14:52:13   6176s] (I)       Read nets... (mem=2082.7M)
[03/14 14:52:13   6176s] (I)       Done Read nets (cpu=0.100s, mem=2082.7M)
[03/14 14:52:13   6176s] (I)       Done Read data from FE (cpu=0.130s, mem=2082.7M)
[03/14 14:52:13   6176s] (I)       before initializing RouteDB syMemory usage = 2082.7 MB
[03/14 14:52:13   6176s] (I)       Clean congestion better: true
[03/14 14:52:13   6176s] (I)       Estimate vias on DPT layer: true
[03/14 14:52:13   6176s] (I)       Clean congestion LA rounds: 5
[03/14 14:52:13   6176s] (I)       Layer constraints as soft constraints: true
[03/14 14:52:13   6176s] (I)       Soft top layer         : true
[03/14 14:52:13   6176s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/14 14:52:13   6176s] (I)       Better NDR handling    : true
[03/14 14:52:13   6176s] (I)       Routing cost fix for NDR handling: true
[03/14 14:52:13   6176s] (I)       Update initial WL after Phase 1a: true
[03/14 14:52:13   6176s] (I)       Block tracks for preroutes: true
[03/14 14:52:13   6176s] (I)       Assign IRoute by net group key: true
[03/14 14:52:13   6176s] (I)       Block unroutable channels: true
[03/14 14:52:13   6176s] (I)       Block unroutable channel fix: true
[03/14 14:52:13   6176s] (I)       Block unroutable channels 3D: true
[03/14 14:52:13   6176s] (I)       Check blockage within NDR space in TA: true
[03/14 14:52:13   6176s] (I)       Handle EOL spacing     : true
[03/14 14:52:13   6176s] (I)       Honor MSV route constraint: false
[03/14 14:52:13   6176s] (I)       Maximum routing layer  : 127
[03/14 14:52:13   6176s] (I)       Minimum routing layer  : 2
[03/14 14:52:13   6176s] (I)       Supply scale factor H  : 1.00
[03/14 14:52:13   6176s] (I)       Supply scale factor V  : 1.00
[03/14 14:52:13   6176s] (I)       Tracks used by clock wire: 0
[03/14 14:52:13   6176s] (I)       Reverse direction      : 
[03/14 14:52:13   6176s] (I)       Honor partition pin guides: true
[03/14 14:52:13   6176s] (I)       Route selected nets only: true
[03/14 14:52:13   6176s] (I)       Route secondary PG pins: false
[03/14 14:52:13   6176s] (I)       Second PG max fanout   : 2147483647
[03/14 14:52:13   6176s] (I)       Refine MST             : true
[03/14 14:52:13   6176s] (I)       Honor PRL              : true
[03/14 14:52:13   6176s] (I)       Strong congestion aware: true
[03/14 14:52:13   6176s] (I)       Improved initial location for IRoutes: true
[03/14 14:52:13   6176s] (I)       Multi panel TA         : true
[03/14 14:52:13   6176s] (I)       Penalize wire overlap  : true
[03/14 14:52:13   6176s] (I)       Expand small instance blockage: true
[03/14 14:52:13   6176s] (I)       Reduce via in TA       : true
[03/14 14:52:13   6176s] (I)       SS-aware routing       : true
[03/14 14:52:13   6176s] (I)       Improve tree edge sharing: true
[03/14 14:52:13   6176s] (I)       Improve 2D via estimation: true
[03/14 14:52:13   6176s] (I)       Refine Steiner tree    : true
[03/14 14:52:13   6176s] (I)       Build spine tree       : true
[03/14 14:52:13   6176s] (I)       Model pass through capacity: true
[03/14 14:52:13   6176s] (I)       Extend blockages by a half GCell: true
[03/14 14:52:13   6176s] (I)       Partial layer blockage modeling: true
[03/14 14:52:13   6176s] (I)       Consider pin shapes    : true
[03/14 14:52:13   6176s] (I)       Consider pin shapes for all nodes: true
[03/14 14:52:13   6176s] (I)       Consider NR APA        : true
[03/14 14:52:13   6176s] (I)       Consider IO pin shape  : true
[03/14 14:52:13   6176s] (I)       Fix pin connection bug : true
[03/14 14:52:13   6176s] (I)       Consider layer RC for local wires: true
[03/14 14:52:13   6176s] (I)       LA-aware pin escape length: 2
[03/14 14:52:13   6176s] (I)       Split for must join    : true
[03/14 14:52:13   6176s] (I)       Route guide main branches file: /tmp/innovus_temp_12465_ieng6-ece-19.ucsd.edu_s1ding_aHlSGx/.rgfclbeYy.trunk.1
[03/14 14:52:13   6176s] (I)       Route guide min downstream WL type: SUBTREE
[03/14 14:52:13   6176s] (I)       Routing effort level   : 10000
[03/14 14:52:13   6176s] (I)       Special modeling for N7: 0
[03/14 14:52:13   6176s] (I)       Special modeling for N6: 0
[03/14 14:52:13   6176s] (I)       N3 special modeling    : 0
[03/14 14:52:13   6176s] (I)       Special modeling for N5 v6: 0
[03/14 14:52:13   6176s] (I)       Special settings for S3: 0
[03/14 14:52:13   6176s] (I)       Special settings for S4: 0
[03/14 14:52:13   6176s] (I)       Special settings for S5 v2: 0
[03/14 14:52:13   6176s] (I)       Special settings for S7: 0
[03/14 14:52:13   6176s] (I)       Special settings for S8: 0
[03/14 14:52:13   6176s] (I)       Prefer layer length threshold: 8
[03/14 14:52:13   6176s] (I)       Overflow penalty cost  : 10
[03/14 14:52:13   6176s] (I)       A-star cost            : 0.30
[03/14 14:52:13   6176s] (I)       Misalignment cost      : 10.00
[03/14 14:52:13   6176s] (I)       Threshold for short IRoute: 6
[03/14 14:52:13   6176s] (I)       Via cost during post routing: 1.00
[03/14 14:52:13   6176s] (I)       source-to-sink ratio   : 0.30
[03/14 14:52:13   6176s] (I)       Scenic ratio bound     : 3.00
[03/14 14:52:13   6176s] (I)       Segment layer relax scenic ratio: 1.25
[03/14 14:52:13   6176s] (I)       Source-sink aware LA ratio: 0.50
[03/14 14:52:13   6176s] (I)       PG-aware similar topology routing: true
[03/14 14:52:13   6176s] (I)       Maze routing via cost fix: true
[03/14 14:52:13   6176s] (I)       Apply PRL on PG terms  : true
[03/14 14:52:13   6176s] (I)       Apply PRL on obs objects: true
[03/14 14:52:13   6176s] (I)       Handle range-type spacing rules: true
[03/14 14:52:13   6176s] (I)       Apply function for special wires: true
[03/14 14:52:13   6176s] (I)       Layer by layer blockage reading: true
[03/14 14:52:13   6176s] (I)       Offset calculation fix : true
[03/14 14:52:13   6176s] (I)       Parallel spacing query fix: true
[03/14 14:52:13   6176s] (I)       Force source to root IR: true
[03/14 14:52:13   6176s] (I)       Layer Weights          : L2:4 L3:2.5
[03/14 14:52:13   6176s] (I)       Route stripe layer range: 
[03/14 14:52:13   6176s] (I)       Honor partition fences : 
[03/14 14:52:13   6176s] (I)       Honor partition pin    : 
[03/14 14:52:13   6176s] (I)       Honor partition fences with feedthrough: 
[03/14 14:52:13   6176s] (I)       Do not relax to DPT layer: true
[03/14 14:52:13   6176s] (I)       Pass through capacity modeling: true
[03/14 14:52:13   6176s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 14:52:13   6176s] (I)       Use row-based GCell size
[03/14 14:52:13   6176s] (I)       Use row-based GCell align
[03/14 14:52:13   6176s] (I)       GCell unit size   : 3600
[03/14 14:52:13   6176s] (I)       GCell multiplier  : 1
[03/14 14:52:13   6176s] (I)       GCell row height  : 3600
[03/14 14:52:13   6176s] (I)       Actual row height : 3600
[03/14 14:52:13   6176s] (I)       GCell align ref   : 20000 20000
[03/14 14:52:13   6176s] [NR-eGR] Track table information for default rule: 
[03/14 14:52:13   6176s] [NR-eGR] M1 has no routable track
[03/14 14:52:13   6176s] [NR-eGR] M2 has single uniform track structure
[03/14 14:52:13   6176s] [NR-eGR] M3 has single uniform track structure
[03/14 14:52:13   6176s] [NR-eGR] M4 has single uniform track structure
[03/14 14:52:13   6176s] [NR-eGR] M5 has single uniform track structure
[03/14 14:52:13   6176s] [NR-eGR] M6 has single uniform track structure
[03/14 14:52:13   6176s] [NR-eGR] M7 has single uniform track structure
[03/14 14:52:13   6176s] [NR-eGR] M8 has single uniform track structure
[03/14 14:52:13   6176s] (I)       ===========================================================================
[03/14 14:52:13   6176s] (I)       == Report All Rule Vias ==
[03/14 14:52:13   6176s] (I)       ===========================================================================
[03/14 14:52:13   6176s] (I)        Via Rule : (Default)
[03/14 14:52:13   6176s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 14:52:13   6176s] (I)       ---------------------------------------------------------------------------
[03/14 14:52:13   6176s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 14:52:13   6176s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/14 14:52:13   6176s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/14 14:52:13   6176s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/14 14:52:13   6176s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 14:52:13   6176s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 14:52:13   6176s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 14:52:13   6176s] (I)        8    0 : ---                         0 : ---                      
[03/14 14:52:13   6176s] (I)       ===========================================================================
[03/14 14:52:13   6176s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2082.66 MB )
[03/14 14:52:13   6176s] [NR-eGR] Read 5148 PG shapes
[03/14 14:52:13   6176s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:13   6176s] [NR-eGR] #Routing Blockages  : 0
[03/14 14:52:13   6176s] [NR-eGR] #Instance Blockages : 0
[03/14 14:52:13   6176s] [NR-eGR] #PG Blockages       : 5148
[03/14 14:52:13   6176s] [NR-eGR] #Bump Blockages     : 0
[03/14 14:52:13   6176s] [NR-eGR] #Boundary Blockages : 0
[03/14 14:52:13   6176s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 14:52:14   6176s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/14 14:52:14   6176s] (I)       readDataFromPlaceDB
[03/14 14:52:14   6176s] (I)       Read net information..
[03/14 14:52:14   6176s] [NR-eGR] Read numTotalNets=26312  numIgnoredNets=26235
[03/14 14:52:14   6176s] (I)       Read testcase time = 0.000 seconds
[03/14 14:52:14   6176s] 
[03/14 14:52:14   6176s] [NR-eGR] Connected 0 must-join pins/ports
[03/14 14:52:14   6176s] (I)       early_global_route_priority property id does not exist.
[03/14 14:52:14   6176s] (I)       Start initializing grid graph
[03/14 14:52:14   6176s] (I)       End initializing grid graph
[03/14 14:52:14   6176s] (I)       Model blockages into capacity
[03/14 14:52:14   6176s] (I)       Read Num Blocks=5148  Num Prerouted Wires=0  Num CS=0
[03/14 14:52:14   6176s] (I)       Started Modeling ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Modeling Layer 1 ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Modeling Layer 2 ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Layer 1 (V) : #blockages 1578 : #preroutes 0
[03/14 14:52:14   6176s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Modeling Layer 3 ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Layer 2 (H) : #blockages 3036 : #preroutes 0
[03/14 14:52:14   6176s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Modeling Layer 4 ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Layer 3 (V) : #blockages 534 : #preroutes 0
[03/14 14:52:14   6176s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Modeling Layer 5 ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/14 14:52:14   6176s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Modeling Layer 6 ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/14 14:52:14   6176s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Modeling Layer 7 ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 14:52:14   6176s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Modeling Layer 8 ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 14:52:14   6176s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       -- layer congestion ratio --
[03/14 14:52:14   6176s] (I)       Layer 1 : 0.100000
[03/14 14:52:14   6176s] (I)       Layer 2 : 0.700000
[03/14 14:52:14   6176s] (I)       Layer 3 : 0.700000
[03/14 14:52:14   6176s] (I)       Layer 4 : 1.000000
[03/14 14:52:14   6176s] (I)       Layer 5 : 1.000000
[03/14 14:52:14   6176s] (I)       Layer 6 : 1.000000
[03/14 14:52:14   6176s] (I)       Layer 7 : 1.000000
[03/14 14:52:14   6176s] (I)       Layer 8 : 1.000000
[03/14 14:52:14   6176s] (I)       ----------------------------
[03/14 14:52:14   6176s] (I)       Moved 0 terms for better access 
[03/14 14:52:14   6176s] (I)       Number of ignored nets = 0
[03/14 14:52:14   6176s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 14:52:14   6176s] (I)       Number of clock nets = 77.  Ignored: No
[03/14 14:52:14   6176s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 14:52:14   6176s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 14:52:14   6176s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 14:52:14   6176s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 14:52:14   6176s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 14:52:14   6176s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 14:52:14   6176s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 14:52:14   6176s] [NR-eGR] There are 77 clock nets ( 77 with NDR ).
[03/14 14:52:14   6176s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2082.7 MB
[03/14 14:52:14   6176s] (I)       Ndr track 0 does not exist
[03/14 14:52:14   6176s] (I)       Ndr track 0 does not exist
[03/14 14:52:14   6176s] (I)       Layer1  viaCost=300.00
[03/14 14:52:14   6176s] (I)       Layer2  viaCost=100.00
[03/14 14:52:14   6176s] (I)       Layer3  viaCost=100.00
[03/14 14:52:14   6176s] (I)       Layer4  viaCost=100.00
[03/14 14:52:14   6176s] (I)       Layer5  viaCost=100.00
[03/14 14:52:14   6176s] (I)       Layer6  viaCost=200.00
[03/14 14:52:14   6176s] (I)       Layer7  viaCost=100.00
[03/14 14:52:14   6176s] (I)       ---------------------Grid Graph Info--------------------
[03/14 14:52:14   6176s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 14:52:14   6176s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 14:52:14   6176s] (I)       Site width          :   400  (dbu)
[03/14 14:52:14   6176s] (I)       Row height          :  3600  (dbu)
[03/14 14:52:14   6176s] (I)       GCell row height    :  3600  (dbu)
[03/14 14:52:14   6176s] (I)       GCell width         :  3600  (dbu)
[03/14 14:52:14   6176s] (I)       GCell height        :  3600  (dbu)
[03/14 14:52:14   6176s] (I)       Grid                :   261   259     8
[03/14 14:52:14   6176s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 14:52:14   6176s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 14:52:14   6176s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 14:52:14   6176s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 14:52:14   6176s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 14:52:14   6176s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 14:52:14   6176s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 14:52:14   6176s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 14:52:14   6176s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 14:52:14   6176s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 14:52:14   6176s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 14:52:14   6176s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 14:52:14   6176s] (I)       --------------------------------------------------------
[03/14 14:52:14   6176s] 
[03/14 14:52:14   6176s] [NR-eGR] ============ Routing rule table ============
[03/14 14:52:14   6176s] [NR-eGR] Rule id: 0  Nets: 77 
[03/14 14:52:14   6176s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/14 14:52:14   6176s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/14 14:52:14   6176s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/14 14:52:14   6176s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:52:14   6176s] [NR-eGR] Rule id: 1  Nets: 0 
[03/14 14:52:14   6176s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 14:52:14   6176s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 14:52:14   6176s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:52:14   6176s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:52:14   6176s] [NR-eGR] ========================================
[03/14 14:52:14   6176s] [NR-eGR] 
[03/14 14:52:14   6176s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 14:52:14   6176s] (I)       blocked tracks on layer2 : = 33828 / 608650 (5.56%)
[03/14 14:52:14   6176s] (I)       blocked tracks on layer3 : = 4119 / 608391 (0.68%)
[03/14 14:52:14   6176s] (I)       blocked tracks on layer4 : = 16408 / 608650 (2.70%)
[03/14 14:52:14   6176s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 14:52:14   6176s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 14:52:14   6176s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 14:52:14   6176s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 14:52:14   6176s] (I)       After initializing earlyGlobalRoute syMemory usage = 2082.7 MB
[03/14 14:52:14   6176s] (I)       Finished Loading and Dumping File ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Global Routing ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       ============= Initialization =============
[03/14 14:52:14   6176s] (I)       totalPins=6665  totalGlobalPin=6619 (99.31%)
[03/14 14:52:14   6176s] (I)       Started Build MST ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Generate topology with single threads
[03/14 14:52:14   6176s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       total 2D Cap : 1197125 = (604849 H, 592276 V)
[03/14 14:52:14   6176s] [NR-eGR] Layer group 1: route 77 net(s) in layer range [3, 4]
[03/14 14:52:14   6176s] (I)       ============  Phase 1a Route ============
[03/14 14:52:14   6176s] (I)       Started Phase 1a ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 16
[03/14 14:52:14   6176s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 13808 = (6251 H, 7557 V) = (1.03% H, 1.28% V) = (1.125e+04um H, 1.360e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1b Route ============
[03/14 14:52:14   6176s] (I)       Started Phase 1b ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 13808 = (6251 H, 7557 V) = (1.03% H, 1.28% V) = (1.125e+04um H, 1.360e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 2.485440e+04um
[03/14 14:52:14   6176s] (I)       ============  Phase 1c Route ============
[03/14 14:52:14   6176s] (I)       Started Phase 1c ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Level2 Grid: 53 x 52
[03/14 14:52:14   6176s] (I)       Started Two Level Routing ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 13808 = (6251 H, 7557 V) = (1.03% H, 1.28% V) = (1.125e+04um H, 1.360e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1d Route ============
[03/14 14:52:14   6176s] (I)       Started Phase 1d ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 13868 = (6311 H, 7557 V) = (1.04% H, 1.28% V) = (1.136e+04um H, 1.360e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1e Route ============
[03/14 14:52:14   6176s] (I)       Started Phase 1e ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 13868 = (6311 H, 7557 V) = (1.04% H, 1.28% V) = (1.136e+04um H, 1.360e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.496240e+04um
[03/14 14:52:14   6176s] [NR-eGR] 
[03/14 14:52:14   6176s] (I)       ============  Phase 1f Route ============
[03/14 14:52:14   6176s] (I)       Started Phase 1f ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 13859 = (6303 H, 7556 V) = (1.04% H, 1.28% V) = (1.135e+04um H, 1.360e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1g Route ============
[03/14 14:52:14   6176s] (I)       Started Post Routing ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 13812 = (6272 H, 7540 V) = (1.04% H, 1.27% V) = (1.129e+04um H, 1.357e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       numNets=77  numFullyRipUpNets=40  numPartialRipUpNets=40 routedWL=6612
[03/14 14:52:14   6176s] [NR-eGR] Create a new net group with 40 nets and layer range [3, 6]
[03/14 14:52:14   6176s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Running layer assignment with 1 threads
[03/14 14:52:14   6176s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Build MST ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Generate topology with single threads
[03/14 14:52:14   6176s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       total 2D Cap : 2414166 = (1213240 H, 1200926 V)
[03/14 14:52:14   6176s] [NR-eGR] Layer group 2: route 40 net(s) in layer range [3, 6]
[03/14 14:52:14   6176s] (I)       ============  Phase 1a Route ============
[03/14 14:52:14   6176s] (I)       Started Phase 1a ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 20970 = (9481 H, 11489 V) = (0.78% H, 0.96% V) = (1.707e+04um H, 2.068e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1b Route ============
[03/14 14:52:14   6176s] (I)       Usage: 20970 = (9481 H, 11489 V) = (0.78% H, 0.96% V) = (1.707e+04um H, 2.068e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.774600e+04um
[03/14 14:52:14   6176s] (I)       ============  Phase 1c Route ============
[03/14 14:52:14   6176s] (I)       Usage: 20970 = (9481 H, 11489 V) = (0.78% H, 0.96% V) = (1.707e+04um H, 2.068e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1d Route ============
[03/14 14:52:14   6176s] (I)       Usage: 20970 = (9481 H, 11489 V) = (0.78% H, 0.96% V) = (1.707e+04um H, 2.068e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1e Route ============
[03/14 14:52:14   6176s] (I)       Started Phase 1e ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 20970 = (9481 H, 11489 V) = (0.78% H, 0.96% V) = (1.707e+04um H, 2.068e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.774600e+04um
[03/14 14:52:14   6176s] [NR-eGR] 
[03/14 14:52:14   6176s] (I)       ============  Phase 1f Route ============
[03/14 14:52:14   6176s] (I)       Usage: 20970 = (9481 H, 11489 V) = (0.78% H, 0.96% V) = (1.707e+04um H, 2.068e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1g Route ============
[03/14 14:52:14   6176s] (I)       Started Post Routing ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 20946 = (9488 H, 11458 V) = (0.78% H, 0.95% V) = (1.708e+04um H, 2.062e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       numNets=40  numFullyRipUpNets=34  numPartialRipUpNets=34 routedWL=1064
[03/14 14:52:14   6176s] [NR-eGR] Create a new net group with 34 nets and layer range [3, 8]
[03/14 14:52:14   6176s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Running layer assignment with 1 threads
[03/14 14:52:14   6176s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Build MST ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Generate topology with single threads
[03/14 14:52:14   6176s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       total 2D Cap : 2718362 = (1365403 H, 1352959 V)
[03/14 14:52:14   6176s] [NR-eGR] Layer group 3: route 34 net(s) in layer range [3, 8]
[03/14 14:52:14   6176s] (I)       ============  Phase 1a Route ============
[03/14 14:52:14   6176s] (I)       Started Phase 1a ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 27039 = (12214 H, 14825 V) = (0.89% H, 1.10% V) = (2.199e+04um H, 2.668e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1b Route ============
[03/14 14:52:14   6176s] (I)       Usage: 27039 = (12214 H, 14825 V) = (0.89% H, 1.10% V) = (2.199e+04um H, 2.668e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.867020e+04um
[03/14 14:52:14   6176s] (I)       ============  Phase 1c Route ============
[03/14 14:52:14   6176s] (I)       Usage: 27039 = (12214 H, 14825 V) = (0.89% H, 1.10% V) = (2.199e+04um H, 2.668e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1d Route ============
[03/14 14:52:14   6176s] (I)       Usage: 27039 = (12214 H, 14825 V) = (0.89% H, 1.10% V) = (2.199e+04um H, 2.668e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1e Route ============
[03/14 14:52:14   6176s] (I)       Started Phase 1e ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 27039 = (12214 H, 14825 V) = (0.89% H, 1.10% V) = (2.199e+04um H, 2.668e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.867020e+04um
[03/14 14:52:14   6176s] [NR-eGR] 
[03/14 14:52:14   6176s] (I)       ============  Phase 1f Route ============
[03/14 14:52:14   6176s] (I)       Usage: 27039 = (12214 H, 14825 V) = (0.89% H, 1.10% V) = (2.199e+04um H, 2.668e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1g Route ============
[03/14 14:52:14   6176s] (I)       Started Post Routing ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 27015 = (12214 H, 14801 V) = (0.89% H, 1.09% V) = (2.199e+04um H, 2.664e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       numNets=34  numFullyRipUpNets=0  numPartialRipUpNets=18 routedWL=2822
[03/14 14:52:14   6176s] [NR-eGR] Create a new net group with 18 nets and layer range [2, 8]
[03/14 14:52:14   6176s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Running layer assignment with 1 threads
[03/14 14:52:14   6176s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Build MST ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Generate topology with single threads
[03/14 14:52:14   6176s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       total 2D Cap : 3299294 = (1365403 H, 1933891 V)
[03/14 14:52:14   6176s] [NR-eGR] Layer group 4: route 18 net(s) in layer range [2, 8]
[03/14 14:52:14   6176s] (I)       ============  Phase 1a Route ============
[03/14 14:52:14   6176s] (I)       Started Phase 1a ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 33472 = (15133 H, 18339 V) = (1.11% H, 0.95% V) = (2.724e+04um H, 3.301e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1b Route ============
[03/14 14:52:14   6176s] (I)       Usage: 33472 = (15133 H, 18339 V) = (1.11% H, 0.95% V) = (2.724e+04um H, 3.301e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.024960e+04um
[03/14 14:52:14   6176s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 14:52:14   6176s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 14:52:14   6176s] (I)       ============  Phase 1c Route ============
[03/14 14:52:14   6176s] (I)       Usage: 33472 = (15133 H, 18339 V) = (1.11% H, 0.95% V) = (2.724e+04um H, 3.301e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1d Route ============
[03/14 14:52:14   6176s] (I)       Usage: 33472 = (15133 H, 18339 V) = (1.11% H, 0.95% V) = (2.724e+04um H, 3.301e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1e Route ============
[03/14 14:52:14   6176s] (I)       Started Phase 1e ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 33472 = (15133 H, 18339 V) = (1.11% H, 0.95% V) = (2.724e+04um H, 3.301e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.024960e+04um
[03/14 14:52:14   6176s] [NR-eGR] 
[03/14 14:52:14   6176s] (I)       ============  Phase 1f Route ============
[03/14 14:52:14   6176s] (I)       Usage: 33472 = (15133 H, 18339 V) = (1.11% H, 0.95% V) = (2.724e+04um H, 3.301e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       ============  Phase 1g Route ============
[03/14 14:52:14   6176s] (I)       Started Post Routing ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Usage: 33464 = (15132 H, 18332 V) = (1.11% H, 0.95% V) = (2.724e+04um H, 3.300e+04um V)
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Running layer assignment with 1 threads
[03/14 14:52:14   6176s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       
[03/14 14:52:14   6176s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 14:52:14   6176s] [NR-eGR]                        OverCon            
[03/14 14:52:14   6176s] [NR-eGR]                         #Gcell     %Gcell
[03/14 14:52:14   6176s] [NR-eGR]       Layer                (1)    OverCon 
[03/14 14:52:14   6176s] [NR-eGR] ----------------------------------------------
[03/14 14:52:14   6176s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:14   6176s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:14   6176s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:14   6176s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:14   6176s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:14   6176s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:14   6176s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:14   6176s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/14 14:52:14   6176s] [NR-eGR] ----------------------------------------------
[03/14 14:52:14   6176s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[03/14 14:52:14   6176s] [NR-eGR] 
[03/14 14:52:14   6176s] (I)       Finished Global Routing ( CPU: 0.26 sec, Real: 0.25 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       total 2D Cap : 3301577 = (1365669 H, 1935908 V)
[03/14 14:52:14   6176s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 14:52:14   6176s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 14:52:14   6176s] (I)       ============= track Assignment ============
[03/14 14:52:14   6176s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Started Greedy Track Assignment ( Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 14:52:14   6176s] (I)       Running track assignment with 1 threads
[03/14 14:52:14   6176s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] (I)       Run Multi-thread track assignment
[03/14 14:52:14   6176s] (I)       Finished Greedy Track Assignment ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2082.66 MB )
[03/14 14:52:14   6176s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:52:14   6176s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 90469
[03/14 14:52:14   6176s] [NR-eGR]     M2  (2V) length: 1.606284e+05um, number of vias: 124413
[03/14 14:52:14   6176s] [NR-eGR]     M3  (3H) length: 1.831370e+05um, number of vias: 10181
[03/14 14:52:14   6176s] [NR-eGR]     M4  (4V) length: 5.459372e+04um, number of vias: 2919
[03/14 14:52:14   6176s] [NR-eGR]     M5  (5H) length: 1.470380e+04um, number of vias: 2129
[03/14 14:52:14   6176s] [NR-eGR]     M6  (6V) length: 1.144970e+03um, number of vias: 2012
[03/14 14:52:14   6176s] [NR-eGR]     M7  (7H) length: 8.906200e+03um, number of vias: 2492
[03/14 14:52:14   6176s] [NR-eGR]     M8  (8V) length: 1.552942e+04um, number of vias: 0
[03/14 14:52:14   6176s] [NR-eGR] Total length: 4.386435e+05um, number of vias: 234615
[03/14 14:52:14   6176s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:52:14   6176s] [NR-eGR] Total eGR-routed clock nets wire length: 2.573250e+04um 
[03/14 14:52:14   6176s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:52:14   6176s] [NR-eGR] Report for selected net(s) only.
[03/14 14:52:14   6176s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 6664
[03/14 14:52:14   6176s] [NR-eGR]     M2  (2V) length: 5.913800e+03um, number of vias: 7826
[03/14 14:52:14   6176s] [NR-eGR]     M3  (3H) length: 1.147450e+04um, number of vias: 3463
[03/14 14:52:14   6176s] [NR-eGR]     M4  (4V) length: 7.862200e+03um, number of vias: 101
[03/14 14:52:14   6176s] [NR-eGR]     M5  (5H) length: 3.968000e+02um, number of vias: 37
[03/14 14:52:14   6176s] [NR-eGR]     M6  (6V) length: 8.520000e+01um, number of vias: 0
[03/14 14:52:14   6176s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/14 14:52:14   6176s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/14 14:52:14   6176s] [NR-eGR] Total length: 2.573250e+04um, number of vias: 18091
[03/14 14:52:14   6176s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:52:14   6176s] [NR-eGR] Total routed clock nets wire length: 2.573250e+04um, number of vias: 18091
[03/14 14:52:14   6176s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:52:14   6176s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.70 sec, Real: 0.70 sec, Curr Mem: 2043.66 MB )
[03/14 14:52:14   6176s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_12465_ieng6-ece-19.ucsd.edu_s1ding_aHlSGx/.rgfclbeYy
[03/14 14:52:14   6176s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/14 14:52:14   6176s]     Routing using eGR in eGR->NR Step done.
[03/14 14:52:14   6176s]     Routing using NR in eGR->NR Step...
[03/14 14:52:14   6176s] 
[03/14 14:52:14   6176s] CCOPT: Preparing to route 77 clock nets with NanoRoute.
[03/14 14:52:14   6176s]   All net are default rule.
[03/14 14:52:14   6176s]   Removed pre-existing routes for 77 nets.
[03/14 14:52:14   6176s]   Preferred NanoRoute mode settings: Current
[03/14 14:52:14   6176s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 14:52:14   6176s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/14 14:52:14   6176s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/14 14:52:14   6176s]       Clock detailed routing...
[03/14 14:52:14   6176s]         NanoRoute...
[03/14 14:52:14   6176s] % Begin globalDetailRoute (date=03/14 14:52:14, mem=1675.9M)
[03/14 14:52:14   6176s] 
[03/14 14:52:14   6176s] globalDetailRoute
[03/14 14:52:14   6176s] 
[03/14 14:52:14   6176s] #setNanoRouteMode -drouteAutoStop false
[03/14 14:52:14   6176s] #setNanoRouteMode -drouteEndIteration 20
[03/14 14:52:14   6176s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/14 14:52:14   6176s] #setNanoRouteMode -routeSelectedNetOnly true
[03/14 14:52:14   6176s] #setNanoRouteMode -routeWithEco true
[03/14 14:52:14   6176s] #setNanoRouteMode -routeWithSiDriven false
[03/14 14:52:14   6176s] #setNanoRouteMode -routeWithTimingDriven false
[03/14 14:52:14   6176s] ### Time Record (globalDetailRoute) is installed.
[03/14 14:52:14   6176s] #Start globalDetailRoute on Tue Mar 14 14:52:14 2023
[03/14 14:52:14   6176s] #
[03/14 14:52:14   6176s] ### Time Record (Pre Callback) is installed.
[03/14 14:52:14   6177s] ### Time Record (Pre Callback) is uninstalled.
[03/14 14:52:14   6177s] ### Time Record (DB Import) is installed.
[03/14 14:52:14   6177s] ### Time Record (Timing Data Generation) is installed.
[03/14 14:52:14   6177s] ### Time Record (Timing Data Generation) is uninstalled.
[03/14 14:52:14   6177s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/14 14:52:15   6177s] ### Net info: total nets: 30484
[03/14 14:52:15   6177s] ### Net info: dirty nets: 77
[03/14 14:52:15   6177s] ### Net info: marked as disconnected nets: 0
[03/14 14:52:15   6177s] #num needed restored net=0
[03/14 14:52:15   6177s] #need_extraction net=0 (total=30484)
[03/14 14:52:15   6177s] ### Net info: fully routed nets: 0
[03/14 14:52:15   6177s] ### Net info: trivial (< 2 pins) nets: 4172
[03/14 14:52:15   6177s] ### Net info: unrouted nets: 26312
[03/14 14:52:15   6177s] ### Net info: re-extraction nets: 0
[03/14 14:52:15   6177s] ### Net info: selected nets: 77
[03/14 14:52:15   6177s] ### Net info: ignored nets: 0
[03/14 14:52:15   6177s] ### Net info: skip routing nets: 0
[03/14 14:52:15   6177s] ### Time Record (DB Import) is uninstalled.
[03/14 14:52:15   6177s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/14 14:52:15   6177s] #RTESIG:78da8d91cb4ec330104559f31523b78b2091c4e347ec6c9110ac009582c4ca4a53378a94
[03/14 14:52:15   6177s] #       c655ec54f0f718d89624d6ece6e8f8eace6afd7ebf018265862af5542983f0b4611491d3
[03/14 14:52:15   6177s] #       9432aa722c4d5cbddd91ebd5faf9658b5cc0a1eabc8564e75c770ba3b703781b42db3737
[03/14 14:52:15   6177s] #       7f0c6314e2246d1f6c6387cb4cc9210ce39446680e24b893eb5cf34520f16188cb8ba896
[03/14 14:52:15   6177s] #       743655a965d4c52fa3caf6e3f12284949773b99073092832497f1e2487ce55e11f52cdb7
[03/14 14:52:15   6177s] #       8582b20510530b20ae80e4e178cadbbe77e7d19b608f27834c14d2b4b66f8ad4d6368dd7
[03/14 14:52:15   6177s] #       1e6bbfcfec7e341ef75160aac7eef5e133cf86e650773bfb31d3374a2680fce6996c536a
[03/14 14:52:15   6177s] #       0de4cc67649acad9ce75c116300b3c4b2ea2d564d957df661dfc0b
[03/14 14:52:15   6177s] #
[03/14 14:52:15   6177s] #Skip comparing routing design signature in db-snapshot flow
[03/14 14:52:15   6177s] #RTESIG:78da8d91cb4ec330104559f31523b78b2091c4e347ec6c9110ac009587c4ca6a1b278a94
[03/14 14:52:15   6177s] #       c655ec54f0f718d8b02849acd9cdd1f1e8ded5faed760304cb0c55eaa95206e161c32822
[03/14 14:52:15   6177s] #       a7296554e5589ab87abd2197abf5e3d30b7201f5b6f316929d73dd358cde0ee06d086ddf
[03/14 14:52:15   6177s] #       5cfd328c518893b47db08d1dce332587308c531aa13990e08eae73cd2781c487212ecfa2
[03/14 14:52:15   6177s] #       5ad2d9ab4a2da32e7e1955b61f0f6721a4bc9cbb0b3997802293f4fb4152776e1bfe21d5
[03/14 14:52:15   6177s] #       7c5a28285b0031b500e20a481e0ec7bced7b771abd09f67034c844214d6bfba648eddea6
[03/14 14:52:15   6177s] #       b1ed71efabcc56a3f1584581d9de77cf771f793634f5bedbd9f799bc513201e4e79ec934
[03/14 14:52:15   6177s] #       a5d6404e7c4656883fb2295053395b8e2ed80266816749755a4db672f105b9b408cd
[03/14 14:52:15   6177s] #
[03/14 14:52:15   6177s] ### Time Record (Global Routing) is installed.
[03/14 14:52:15   6177s] ### Time Record (Global Routing) is uninstalled.
[03/14 14:52:15   6177s] ### Time Record (Data Preparation) is installed.
[03/14 14:52:15   6177s] #Start routing data preparation on Tue Mar 14 14:52:15 2023
[03/14 14:52:15   6177s] #
[03/14 14:52:15   6177s] #Minimum voltage of a net in the design = 0.000.
[03/14 14:52:15   6177s] #Maximum voltage of a net in the design = 1.100.
[03/14 14:52:15   6177s] #Voltage range [0.000 - 1.100] has 30482 nets.
[03/14 14:52:15   6177s] #Voltage range [0.900 - 1.100] has 1 net.
[03/14 14:52:15   6177s] #Voltage range [0.000 - 0.000] has 1 net.
[03/14 14:52:15   6177s] ### Time Record (Cell Pin Access) is installed.
[03/14 14:52:15   6177s] #Initial pin access analysis.
[03/14 14:52:35   6198s] #Detail pin access analysis.
[03/14 14:52:36   6198s] ### Time Record (Cell Pin Access) is uninstalled.
[03/14 14:52:36   6198s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/14 14:52:36   6198s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 14:52:36   6198s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 14:52:36   6198s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 14:52:36   6198s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 14:52:36   6198s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/14 14:52:36   6198s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 14:52:36   6198s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/14 14:52:36   6198s] #Regenerating Ggrids automatically.
[03/14 14:52:36   6198s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/14 14:52:36   6198s] #Using automatically generated G-grids.
[03/14 14:52:37   6199s] #Done routing data preparation.
[03/14 14:52:37   6199s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1702.39 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6199s] ### Time Record (Data Preparation) is uninstalled.
[03/14 14:52:37   6199s] ### Time Record (Special Wire Merging) is installed.
[03/14 14:52:37   6199s] #Merging special wires: starts on Tue Mar 14 14:52:37 2023 with memory = 1702.90 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6199s] #
[03/14 14:52:37   6199s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6199s] ### Time Record (Special Wire Merging) is uninstalled.
[03/14 14:52:37   6199s] #reading routing guides ......
[03/14 14:52:37   6199s] #
[03/14 14:52:37   6199s] #Finished routing data preparation on Tue Mar 14 14:52:37 2023
[03/14 14:52:37   6199s] #
[03/14 14:52:37   6199s] #Cpu time = 00:00:22
[03/14 14:52:37   6199s] #Elapsed time = 00:00:22
[03/14 14:52:37   6199s] #Increased memory = 25.68 (MB)
[03/14 14:52:37   6199s] #Total memory = 1703.12 (MB)
[03/14 14:52:37   6199s] #Peak memory = 1762.73 (MB)
[03/14 14:52:37   6199s] #
[03/14 14:52:37   6199s] ### Time Record (Global Routing) is installed.
[03/14 14:52:37   6199s] #
[03/14 14:52:37   6199s] #Start global routing on Tue Mar 14 14:52:37 2023
[03/14 14:52:37   6199s] #
[03/14 14:52:37   6199s] #
[03/14 14:52:37   6199s] #Start global routing initialization on Tue Mar 14 14:52:37 2023
[03/14 14:52:37   6199s] #
[03/14 14:52:37   6199s] #Number of eco nets is 0
[03/14 14:52:37   6199s] #
[03/14 14:52:37   6199s] #Start global routing data preparation on Tue Mar 14 14:52:37 2023
[03/14 14:52:37   6199s] #
[03/14 14:52:37   6199s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 14 14:52:37 2023 with memory = 1703.34 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6199s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6199s] #Start routing resource analysis on Tue Mar 14 14:52:37 2023
[03/14 14:52:37   6199s] #
[03/14 14:52:37   6199s] ### init_is_bin_blocked starts on Tue Mar 14 14:52:37 2023 with memory = 1703.36 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6199s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6199s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 14 14:52:37 2023 with memory = 1705.93 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] ### adjust_flow_cap starts on Tue Mar 14 14:52:37 2023 with memory = 1706.05 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] ### adjust_partial_route_blockage starts on Tue Mar 14 14:52:37 2023 with memory = 1706.05 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] ### set_via_blocked starts on Tue Mar 14 14:52:37 2023 with memory = 1706.05 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] ### copy_flow starts on Tue Mar 14 14:52:37 2023 with memory = 1706.05 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] #Routing resource analysis is done on Tue Mar 14 14:52:37 2023
[03/14 14:52:37   6200s] #
[03/14 14:52:37   6200s] ### report_flow_cap starts on Tue Mar 14 14:52:37 2023 with memory = 1706.06 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] #  Resource Analysis:
[03/14 14:52:37   6200s] #
[03/14 14:52:37   6200s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/14 14:52:37   6200s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/14 14:52:37   6200s] #  --------------------------------------------------------------
[03/14 14:52:37   6200s] #  M1             H        2252          79       24335    65.56%
[03/14 14:52:37   6200s] #  M2             V        2266          84       24335     0.65%
[03/14 14:52:37   6200s] #  M3             H        2331           0       24335     0.01%
[03/14 14:52:37   6200s] #  M4             V        2286          64       24335     0.00%
[03/14 14:52:37   6200s] #  M5             H        2331           0       24335     0.00%
[03/14 14:52:37   6200s] #  M6             V        2350           0       24335     0.00%
[03/14 14:52:37   6200s] #  M7             H         583           0       24335     0.00%
[03/14 14:52:37   6200s] #  M8             V         587           0       24335     0.00%
[03/14 14:52:37   6200s] #  --------------------------------------------------------------
[03/14 14:52:37   6200s] #  Total                  14986       1.21%      194680     8.28%
[03/14 14:52:37   6200s] #
[03/14 14:52:37   6200s] #  77 nets (0.25%) with 1 preferred extra spacing.
[03/14 14:52:37   6200s] #
[03/14 14:52:37   6200s] #
[03/14 14:52:37   6200s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] ### analyze_m2_tracks starts on Tue Mar 14 14:52:37 2023 with memory = 1706.07 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] ### report_initial_resource starts on Tue Mar 14 14:52:37 2023 with memory = 1706.07 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] ### mark_pg_pins_accessibility starts on Tue Mar 14 14:52:37 2023 with memory = 1706.08 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] ### set_net_region starts on Tue Mar 14 14:52:37 2023 with memory = 1706.08 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] #
[03/14 14:52:37   6200s] #Global routing data preparation is done on Tue Mar 14 14:52:37 2023
[03/14 14:52:37   6200s] #
[03/14 14:52:37   6200s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1706.09 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] #
[03/14 14:52:37   6200s] ### prepare_level starts on Tue Mar 14 14:52:37 2023 with memory = 1706.11 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] #Routing guide is on.
[03/14 14:52:37   6200s] ### init level 1 starts on Tue Mar 14 14:52:37 2023 with memory = 1706.11 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] ### Level 1 hgrid = 157 X 155
[03/14 14:52:37   6200s] ### prepare_level_flow starts on Tue Mar 14 14:52:37 2023 with memory = 1706.34 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] #
[03/14 14:52:37   6200s] #Global routing initialization is done on Tue Mar 14 14:52:37 2023
[03/14 14:52:37   6200s] #
[03/14 14:52:37   6200s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1706.34 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] #
[03/14 14:52:37   6200s] #start global routing iteration 1...
[03/14 14:52:37   6200s] ### init_flow_edge starts on Tue Mar 14 14:52:37 2023 with memory = 1706.39 (MB), peak = 1762.73 (MB)
[03/14 14:52:37   6200s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:37   6200s] ### routing at level 1 (topmost level) iter 0
[03/14 14:52:39   6202s] ### measure_qor starts on Tue Mar 14 14:52:39 2023 with memory = 1714.70 (MB), peak = 1762.73 (MB)
[03/14 14:52:39   6202s] ### measure_congestion starts on Tue Mar 14 14:52:39 2023 with memory = 1714.70 (MB), peak = 1762.73 (MB)
[03/14 14:52:39   6202s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:39   6202s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:39   6202s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1714.70 (MB), peak = 1762.73 (MB)
[03/14 14:52:39   6202s] #
[03/14 14:52:39   6202s] #start global routing iteration 2...
[03/14 14:52:39   6202s] ### routing at level 1 (topmost level) iter 1
[03/14 14:52:42   6204s] ### measure_qor starts on Tue Mar 14 14:52:42 2023 with memory = 1715.79 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] ### measure_congestion starts on Tue Mar 14 14:52:42 2023 with memory = 1715.79 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1715.79 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] ### route_end starts on Tue Mar 14 14:52:42 2023 with memory = 1715.79 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] #Total number of trivial nets (e.g. < 2 pins) = 4172 (skipped).
[03/14 14:52:42   6204s] #Total number of selected nets for routing = 77.
[03/14 14:52:42   6204s] #Total number of unselected nets (but routable) for routing = 26235 (skipped).
[03/14 14:52:42   6204s] #Total number of nets in the design = 30484.
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] #26235 skipped nets do not have any wires.
[03/14 14:52:42   6204s] #77 routable nets have only global wires.
[03/14 14:52:42   6204s] #77 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] #Routed net constraints summary:
[03/14 14:52:42   6204s] #------------------------------------------------
[03/14 14:52:42   6204s] #        Rules   Pref Extra Space   Unconstrained  
[03/14 14:52:42   6204s] #------------------------------------------------
[03/14 14:52:42   6204s] #      Default                 77               0  
[03/14 14:52:42   6204s] #------------------------------------------------
[03/14 14:52:42   6204s] #        Total                 77               0  
[03/14 14:52:42   6204s] #------------------------------------------------
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] #Routing constraints summary of the whole design:
[03/14 14:52:42   6204s] #-------------------------------------------------------------
[03/14 14:52:42   6204s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[03/14 14:52:42   6204s] #-------------------------------------------------------------
[03/14 14:52:42   6204s] #      Default                 77          433           25802  
[03/14 14:52:42   6204s] #-------------------------------------------------------------
[03/14 14:52:42   6204s] #        Total                 77          433           25802  
[03/14 14:52:42   6204s] #-------------------------------------------------------------
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] ### cal_base_flow starts on Tue Mar 14 14:52:42 2023 with memory = 1715.80 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] ### init_flow_edge starts on Tue Mar 14 14:52:42 2023 with memory = 1715.80 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### cal_flow starts on Tue Mar 14 14:52:42 2023 with memory = 1718.23 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### report_overcon starts on Tue Mar 14 14:52:42 2023 with memory = 1718.25 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] #                 OverCon          
[03/14 14:52:42   6204s] #                  #Gcell    %Gcell
[03/14 14:52:42   6204s] #     Layer           (1)   OverCon  Flow/Cap
[03/14 14:52:42   6204s] #  ----------------------------------------------
[03/14 14:52:42   6204s] #  M1            0(0.00%)   (0.00%)     0.52  
[03/14 14:52:42   6204s] #  M2            3(0.01%)   (0.01%)     0.03  
[03/14 14:52:42   6204s] #  M3            0(0.00%)   (0.00%)     0.03  
[03/14 14:52:42   6204s] #  M4            0(0.00%)   (0.00%)     0.01  
[03/14 14:52:42   6204s] #  M5            0(0.00%)   (0.00%)     0.00  
[03/14 14:52:42   6204s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/14 14:52:42   6204s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/14 14:52:42   6204s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/14 14:52:42   6204s] #  ----------------------------------------------
[03/14 14:52:42   6204s] #     Total      3(0.00%)   (0.00%)
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/14 14:52:42   6204s] #  Overflow after GR: 0.00% H + 0.00% V
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### cal_base_flow starts on Tue Mar 14 14:52:42 2023 with memory = 1718.26 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] ### init_flow_edge starts on Tue Mar 14 14:52:42 2023 with memory = 1718.26 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### cal_flow starts on Tue Mar 14 14:52:42 2023 with memory = 1718.26 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### export_cong_map starts on Tue Mar 14 14:52:42 2023 with memory = 1718.26 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] ### PDZT_Export::export_cong_map starts on Tue Mar 14 14:52:42 2023 with memory = 1718.68 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### import_cong_map starts on Tue Mar 14 14:52:42 2023 with memory = 1718.68 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### update starts on Tue Mar 14 14:52:42 2023 with memory = 1718.68 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] #Complete Global Routing.
[03/14 14:52:42   6204s] #Total number of nets with non-default rule or having extra spacing = 77
[03/14 14:52:42   6204s] #Total wire length = 24681 um.
[03/14 14:52:42   6204s] #Total half perimeter of net bounding box = 8858 um.
[03/14 14:52:42   6204s] #Total wire length on LAYER M1 = 0 um.
[03/14 14:52:42   6204s] #Total wire length on LAYER M2 = 5364 um.
[03/14 14:52:42   6204s] #Total wire length on LAYER M3 = 11010 um.
[03/14 14:52:42   6204s] #Total wire length on LAYER M4 = 7815 um.
[03/14 14:52:42   6204s] #Total wire length on LAYER M5 = 402 um.
[03/14 14:52:42   6204s] #Total wire length on LAYER M6 = 90 um.
[03/14 14:52:42   6204s] #Total wire length on LAYER M7 = 0 um.
[03/14 14:52:42   6204s] #Total wire length on LAYER M8 = 0 um.
[03/14 14:52:42   6204s] #Total number of vias = 14196
[03/14 14:52:42   6204s] #Up-Via Summary (total 14196):
[03/14 14:52:42   6204s] #           
[03/14 14:52:42   6204s] #-----------------------
[03/14 14:52:42   6204s] # M1               6664
[03/14 14:52:42   6204s] # M2               4751
[03/14 14:52:42   6204s] # M3               2649
[03/14 14:52:42   6204s] # M4                 97
[03/14 14:52:42   6204s] # M5                 35
[03/14 14:52:42   6204s] #-----------------------
[03/14 14:52:42   6204s] #                 14196 
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] #Total number of involved priority nets 77
[03/14 14:52:42   6204s] #Maximum src to sink distance for priority net 502.7
[03/14 14:52:42   6204s] #Average of max src_to_sink distance for priority net 96.7
[03/14 14:52:42   6204s] #Average of ave src_to_sink distance for priority net 54.6
[03/14 14:52:42   6204s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### report_overcon starts on Tue Mar 14 14:52:42 2023 with memory = 1718.70 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### report_overcon starts on Tue Mar 14 14:52:42 2023 with memory = 1718.70 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] #Max overcon = 1 tracks.
[03/14 14:52:42   6204s] #Total overcon = 0.00%.
[03/14 14:52:42   6204s] #Worst layer Gcell overcon rate = 0.00%.
[03/14 14:52:42   6204s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] #Global routing statistics:
[03/14 14:52:42   6204s] #Cpu time = 00:00:05
[03/14 14:52:42   6204s] #Elapsed time = 00:00:05
[03/14 14:52:42   6204s] #Increased memory = 15.58 (MB)
[03/14 14:52:42   6204s] #Total memory = 1718.71 (MB)
[03/14 14:52:42   6204s] #Peak memory = 1762.73 (MB)
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] #Finished global routing on Tue Mar 14 14:52:42 2023
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] #
[03/14 14:52:42   6204s] ### Time Record (Global Routing) is uninstalled.
[03/14 14:52:42   6204s] ### Time Record (Track Assignment) is installed.
[03/14 14:52:42   6204s] #reading routing guides ......
[03/14 14:52:42   6204s] ### Time Record (Track Assignment) is uninstalled.
[03/14 14:52:42   6204s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.57 (MB), peak = 1762.73 (MB)
[03/14 14:52:42   6204s] ### Time Record (Track Assignment) is installed.
[03/14 14:52:42   6204s] #Start Track Assignment.
[03/14 14:52:42   6204s] #Done with 3043 horizontal wires in 2 hboxes and 3834 vertical wires in 2 hboxes.
[03/14 14:52:43   6205s] #Done with 2959 horizontal wires in 2 hboxes and 3752 vertical wires in 2 hboxes.
[03/14 14:52:43   6205s] #Complete Track Assignment.
[03/14 14:52:43   6205s] #Total number of nets with non-default rule or having extra spacing = 77
[03/14 14:52:43   6205s] #Total wire length = 26945 um.
[03/14 14:52:43   6205s] #Total half perimeter of net bounding box = 8858 um.
[03/14 14:52:43   6205s] #Total wire length on LAYER M1 = 2225 um.
[03/14 14:52:43   6205s] #Total wire length on LAYER M2 = 5281 um.
[03/14 14:52:43   6205s] #Total wire length on LAYER M3 = 10761 um.
[03/14 14:52:43   6205s] #Total wire length on LAYER M4 = 8174 um.
[03/14 14:52:43   6205s] #Total wire length on LAYER M5 = 405 um.
[03/14 14:52:43   6205s] #Total wire length on LAYER M6 = 99 um.
[03/14 14:52:43   6205s] #Total wire length on LAYER M7 = 0 um.
[03/14 14:52:43   6205s] #Total wire length on LAYER M8 = 0 um.
[03/14 14:52:43   6205s] #Total number of vias = 14196
[03/14 14:52:43   6205s] #Up-Via Summary (total 14196):
[03/14 14:52:43   6205s] #           
[03/14 14:52:43   6205s] #-----------------------
[03/14 14:52:43   6205s] # M1               6664
[03/14 14:52:43   6205s] # M2               4751
[03/14 14:52:43   6205s] # M3               2649
[03/14 14:52:43   6205s] # M4                 97
[03/14 14:52:43   6205s] # M5                 35
[03/14 14:52:43   6205s] #-----------------------
[03/14 14:52:43   6205s] #                 14196 
[03/14 14:52:43   6205s] #
[03/14 14:52:43   6205s] ### Time Record (Track Assignment) is uninstalled.
[03/14 14:52:43   6205s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1724.67 (MB), peak = 1762.73 (MB)
[03/14 14:52:43   6205s] #
[03/14 14:52:43   6205s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/14 14:52:43   6205s] #Cpu time = 00:00:28
[03/14 14:52:43   6205s] #Elapsed time = 00:00:27
[03/14 14:52:43   6205s] #Increased memory = 47.44 (MB)
[03/14 14:52:43   6205s] #Total memory = 1724.73 (MB)
[03/14 14:52:43   6205s] #Peak memory = 1762.73 (MB)
[03/14 14:52:43   6205s] ### Time Record (Detail Routing) is installed.
[03/14 14:52:43   6205s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/14 14:52:43   6206s] #
[03/14 14:52:43   6206s] #Start Detail Routing..
[03/14 14:52:43   6206s] #start initial detail routing ...
[03/14 14:52:43   6206s] ### Design has 2 dirty nets
[03/14 14:53:17   6239s] # ECO: 5.2% of the total area was rechecked for DRC, and 66.4% required routing.
[03/14 14:53:17   6239s] #   number of violations = 0
[03/14 14:53:17   6239s] #cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1750.05 (MB), peak = 1762.73 (MB)
[03/14 14:53:17   6239s] #Complete Detail Routing.
[03/14 14:53:17   6239s] #Total number of nets with non-default rule or having extra spacing = 77
[03/14 14:53:17   6239s] #Total wire length = 25978 um.
[03/14 14:53:17   6239s] #Total half perimeter of net bounding box = 8858 um.
[03/14 14:53:17   6239s] #Total wire length on LAYER M1 = 1 um.
[03/14 14:53:17   6239s] #Total wire length on LAYER M2 = 361 um.
[03/14 14:53:17   6239s] #Total wire length on LAYER M3 = 12630 um.
[03/14 14:53:17   6239s] #Total wire length on LAYER M4 = 12519 um.
[03/14 14:53:17   6239s] #Total wire length on LAYER M5 = 399 um.
[03/14 14:53:17   6239s] #Total wire length on LAYER M6 = 69 um.
[03/14 14:53:17   6239s] #Total wire length on LAYER M7 = 0 um.
[03/14 14:53:17   6239s] #Total wire length on LAYER M8 = 0 um.
[03/14 14:53:17   6239s] #Total number of vias = 20470
[03/14 14:53:17   6239s] #Total number of multi-cut vias = 76 (  0.4%)
[03/14 14:53:17   6239s] #Total number of single cut vias = 20394 ( 99.6%)
[03/14 14:53:17   6239s] #Up-Via Summary (total 20470):
[03/14 14:53:17   6239s] #                   single-cut          multi-cut      Total
[03/14 14:53:17   6239s] #-----------------------------------------------------------
[03/14 14:53:17   6239s] # M1              6588 ( 98.9%)        76 (  1.1%)       6664
[03/14 14:53:17   6239s] # M2              6663 (100.0%)         0 (  0.0%)       6663
[03/14 14:53:17   6239s] # M3              7045 (100.0%)         0 (  0.0%)       7045
[03/14 14:53:17   6239s] # M4                83 (100.0%)         0 (  0.0%)         83
[03/14 14:53:17   6239s] # M5                15 (100.0%)         0 (  0.0%)         15
[03/14 14:53:17   6239s] #-----------------------------------------------------------
[03/14 14:53:17   6239s] #                20394 ( 99.6%)        76 (  0.4%)      20470 
[03/14 14:53:17   6239s] #
[03/14 14:53:17   6239s] #Total number of DRC violations = 0
[03/14 14:53:17   6239s] ### Time Record (Detail Routing) is uninstalled.
[03/14 14:53:17   6239s] #Cpu time = 00:00:34
[03/14 14:53:17   6239s] #Elapsed time = 00:00:34
[03/14 14:53:17   6239s] #Increased memory = -5.76 (MB)
[03/14 14:53:17   6239s] #Total memory = 1718.98 (MB)
[03/14 14:53:17   6239s] #Peak memory = 1762.73 (MB)
[03/14 14:53:17   6239s] #detailRoute Statistics:
[03/14 14:53:17   6239s] #Cpu time = 00:00:34
[03/14 14:53:17   6239s] #Elapsed time = 00:00:34
[03/14 14:53:17   6239s] #Increased memory = -5.76 (MB)
[03/14 14:53:17   6239s] #Total memory = 1718.98 (MB)
[03/14 14:53:17   6239s] #Peak memory = 1762.73 (MB)
[03/14 14:53:17   6239s] #Skip updating routing design signature in db-snapshot flow
[03/14 14:53:17   6239s] ### Time Record (DB Export) is installed.
[03/14 14:53:17   6239s] ### Time Record (DB Export) is uninstalled.
[03/14 14:53:17   6239s] ### Time Record (Post Callback) is installed.
[03/14 14:53:17   6239s] ### Time Record (Post Callback) is uninstalled.
[03/14 14:53:17   6239s] #
[03/14 14:53:17   6239s] #globalDetailRoute statistics:
[03/14 14:53:17   6239s] #Cpu time = 00:01:03
[03/14 14:53:17   6239s] #Elapsed time = 00:01:03
[03/14 14:53:17   6239s] #Increased memory = 51.71 (MB)
[03/14 14:53:17   6239s] #Total memory = 1727.66 (MB)
[03/14 14:53:17   6239s] #Peak memory = 1762.73 (MB)
[03/14 14:53:17   6239s] #Number of warnings = 1
[03/14 14:53:17   6239s] #Total number of warnings = 4
[03/14 14:53:17   6239s] #Number of fails = 0
[03/14 14:53:17   6239s] #Total number of fails = 0
[03/14 14:53:17   6239s] #Complete globalDetailRoute on Tue Mar 14 14:53:17 2023
[03/14 14:53:17   6239s] #
[03/14 14:53:17   6239s] ### Time Record (globalDetailRoute) is uninstalled.
[03/14 14:53:17   6239s] ### 
[03/14 14:53:17   6239s] ###   Scalability Statistics
[03/14 14:53:17   6239s] ### 
[03/14 14:53:17   6239s] ### --------------------------------+----------------+----------------+----------------+
[03/14 14:53:17   6239s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/14 14:53:17   6239s] ### --------------------------------+----------------+----------------+----------------+
[03/14 14:53:17   6239s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/14 14:53:17   6239s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/14 14:53:17   6239s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/14 14:53:17   6239s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/14 14:53:17   6239s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/14 14:53:17   6239s] ###   Cell Pin Access               |        00:00:20|        00:00:20|             1.0|
[03/14 14:53:17   6239s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/14 14:53:17   6239s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[03/14 14:53:17   6239s] ###   Global Routing                |        00:00:05|        00:00:05|             1.0|
[03/14 14:53:17   6239s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/14 14:53:17   6239s] ###   Detail Routing                |        00:00:34|        00:00:34|             1.0|
[03/14 14:53:17   6239s] ###   Entire Command                |        00:01:03|        00:01:03|             1.0|
[03/14 14:53:17   6239s] ### --------------------------------+----------------+----------------+----------------+
[03/14 14:53:17   6239s] ### 
[03/14 14:53:17   6239s] % End globalDetailRoute (date=03/14 14:53:17, total cpu=0:01:03, real=0:01:03, peak res=1750.5M, current mem=1726.8M)
[03/14 14:53:17   6239s]         NanoRoute done. (took cpu=0:01:03 real=0:01:03)
[03/14 14:53:17   6239s]       Clock detailed routing done.
[03/14 14:53:17   6239s] Checking guided vs. routed lengths for 77 nets...
[03/14 14:53:17   6239s] 
[03/14 14:53:17   6239s]       
[03/14 14:53:17   6239s]       Guided max path lengths
[03/14 14:53:17   6239s]       =======================
[03/14 14:53:17   6239s]       
[03/14 14:53:17   6239s]       ---------------------------------------
[03/14 14:53:17   6239s]       From (um)    To (um)    Number of paths
[03/14 14:53:17   6239s]       ---------------------------------------
[03/14 14:53:17   6239s]          0.000     100.000          58
[03/14 14:53:17   6239s]        100.000     200.000          16
[03/14 14:53:17   6239s]        200.000     300.000           2
[03/14 14:53:17   6239s]        300.000     400.000           0
[03/14 14:53:17   6239s]        400.000     500.000           0
[03/14 14:53:17   6239s]        500.000     600.000           1
[03/14 14:53:17   6239s]       ---------------------------------------
[03/14 14:53:17   6239s]       
[03/14 14:53:17   6239s]       Deviation of routing from guided max path lengths
[03/14 14:53:17   6239s]       =================================================
[03/14 14:53:17   6239s]       
[03/14 14:53:17   6239s]       -------------------------------------
[03/14 14:53:17   6239s]       From (%)    To (%)    Number of paths
[03/14 14:53:17   6239s]       -------------------------------------
[03/14 14:53:17   6239s]       below        0.000          57
[03/14 14:53:17   6239s]         0.000      2.000           8
[03/14 14:53:17   6239s]         2.000      4.000           4
[03/14 14:53:17   6239s]         4.000      6.000           3
[03/14 14:53:17   6239s]         6.000      8.000           2
[03/14 14:53:17   6239s]         8.000     10.000           1
[03/14 14:53:17   6239s]        10.000     12.000           1
[03/14 14:53:17   6239s]        12.000     14.000           1
[03/14 14:53:17   6239s]       -------------------------------------
[03/14 14:53:17   6239s]       
[03/14 14:53:17   6239s] 
[03/14 14:53:17   6239s]     Top 10 notable deviations of routed length from guided length
[03/14 14:53:17   6239s]     =============================================================
[03/14 14:53:17   6239s] 
[03/14 14:53:17   6239s]     Net core_instance/CTS_13 (101 terminals)
[03/14 14:53:17   6239s]     Guided length:  max path =    74.000um, total =   330.000um
[03/14 14:53:17   6239s]     Routed length:  max path =    83.600um, total =   422.340um
[03/14 14:53:17   6239s]     Deviation:      max path =    12.973%,  total =    27.982%
[03/14 14:53:17   6239s] 
[03/14 14:53:17   6239s]     Net core_instance/CTS_27 (101 terminals)
[03/14 14:53:17   6239s]     Guided length:  max path =    73.000um, total =   337.399um
[03/14 14:53:17   6239s]     Routed length:  max path =    71.600um, total =   417.170um
[03/14 14:53:17   6239s]     Deviation:      max path =    -1.918%,  total =    23.643%
[03/14 14:53:17   6239s] 
[03/14 14:53:17   6239s]     Net core_instance/psum_mem_instance/CTS_9 (95 terminals)
[03/14 14:53:17   6239s]     Guided length:  max path =    80.601um, total =   314.300um
[03/14 14:53:17   6239s]     Routed length:  max path =    74.200um, total =   387.560um
[03/14 14:53:17   6239s]     Deviation:      max path =    -7.942%,  total =    23.309%
[03/14 14:53:17   6239s] 
[03/14 14:53:17   6239s]     Net core_instance/psum_mem_instance/CTS_12 (99 terminals)
[03/14 14:53:17   6239s]     Guided length:  max path =    66.600um, total =   314.399um
[03/14 14:53:17   6239s]     Routed length:  max path =    63.400um, total =   387.605um
[03/14 14:53:17   6239s]     Deviation:      max path =    -4.805%,  total =    23.284%
[03/14 14:53:17   6239s] 
[03/14 14:53:17   6239s]     Net core_instance/CTS_6 (101 terminals)
[03/14 14:53:17   6239s]     Guided length:  max path =    73.800um, total =   333.699um
[03/14 14:53:17   6239s]     Routed length:  max path =    73.000um, total =   411.370um
[03/14 14:53:17   6239s]     Deviation:      max path =    -1.084%,  total =    23.276%
[03/14 14:53:17   6239s] 
[03/14 14:53:17   6239s]     Net core_instance/CTS_30 (100 terminals)
[03/14 14:53:17   6239s]     Guided length:  max path =    84.200um, total =   328.800um
[03/14 14:53:17   6239s]     Routed length:  max path =    79.600um, total =   404.640um
[03/14 14:53:17   6239s]     Deviation:      max path =    -5.463%,  total =    23.066%
[03/14 14:53:17   6239s] 
[03/14 14:53:17   6239s]     Net core_instance/CTS_17 (101 terminals)
[03/14 14:53:17   6239s]     Guided length:  max path =    73.600um, total =   351.600um
[03/14 14:53:17   6239s]     Routed length:  max path =    79.000um, total =   430.740um
[03/14 14:53:17   6239s]     Deviation:      max path =     7.337%,  total =    22.509%
[03/14 14:53:17   6239s] 
[03/14 14:53:17   6239s]     Net core_instance/ofifo_inst/CTS_2 (99 terminals)
[03/14 14:53:17   6239s]     Guided length:  max path =    89.200um, total =   319.200um
[03/14 14:53:17   6239s]     Routed length:  max path =    82.600um, total =   390.790um
[03/14 14:53:17   6239s]     Deviation:      max path =    -7.399%,  total =    22.428%
[03/14 14:53:17   6239s] 
[03/14 14:53:17   6239s]     Net core_instance/CTS_26 (101 terminals)
[03/14 14:53:17   6239s]     Guided length:  max path =    71.800um, total =   332.400um
[03/14 14:53:17   6239s]     Routed length:  max path =    74.000um, total =   406.875um
[03/14 14:53:17   6239s]     Deviation:      max path =     3.064%,  total =    22.405%
[03/14 14:53:17   6239s] 
[03/14 14:53:17   6239s]     Net core_instance/CTS_11 (101 terminals)
[03/14 14:53:17   6239s]     Guided length:  max path =    66.400um, total =   308.800um
[03/14 14:53:17   6239s]     Routed length:  max path =    67.200um, total =   376.960um
[03/14 14:53:17   6239s]     Deviation:      max path =     1.205%,  total =    22.073%
[03/14 14:53:17   6239s] 
[03/14 14:53:17   6239s] Set FIXED routing status on 77 net(s)
[03/14 14:53:17   6239s] Set FIXED placed status on 76 instance(s)
[03/14 14:53:17   6239s]       Route Remaining Unrouted Nets...
[03/14 14:53:17   6239s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[03/14 14:53:17   6239s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2068.4M
[03/14 14:53:17   6239s] All LLGs are deleted
[03/14 14:53:17   6239s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2068.4M
[03/14 14:53:17   6239s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.010, MEM:2066.2M
[03/14 14:53:17   6239s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.011, MEM:2066.2M
[03/14 14:53:17   6239s] ### Creating LA Mngr. totSessionCpu=1:44:00 mem=2066.2M
[03/14 14:53:17   6239s] LayerId::1 widthSet size::4
[03/14 14:53:17   6239s] LayerId::2 widthSet size::4
[03/14 14:53:17   6239s] LayerId::3 widthSet size::4
[03/14 14:53:17   6239s] LayerId::4 widthSet size::4
[03/14 14:53:17   6239s] LayerId::5 widthSet size::4
[03/14 14:53:17   6239s] LayerId::6 widthSet size::4
[03/14 14:53:17   6239s] LayerId::7 widthSet size::4
[03/14 14:53:17   6239s] LayerId::8 widthSet size::4
[03/14 14:53:17   6239s] Updating RC grid for preRoute extraction ...
[03/14 14:53:17   6239s] Initializing multi-corner capacitance tables ... 
[03/14 14:53:17   6240s] Initializing multi-corner resistance tables ...
[03/14 14:53:17   6240s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.817500 ; wcR: 0.636400 ; newSi: 0.095600 ; pMod: 83 ; 
[03/14 14:53:17   6240s] ### Creating LA Mngr, finished. totSessionCpu=1:44:00 mem=2066.2M
[03/14 14:53:17   6240s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2066.20 MB )
[03/14 14:53:17   6240s] (I)       Started Loading and Dumping File ( Curr Mem: 2066.20 MB )
[03/14 14:53:17   6240s] (I)       Reading DB...
[03/14 14:53:17   6240s] (I)       Read data from FE... (mem=2066.2M)
[03/14 14:53:17   6240s] (I)       Read nodes and places... (mem=2066.2M)
[03/14 14:53:17   6240s] (I)       Done Read nodes and places (cpu=0.030s, mem=2072.6M)
[03/14 14:53:17   6240s] (I)       Read nets... (mem=2072.6M)
[03/14 14:53:18   6240s] (I)       Done Read nets (cpu=0.100s, mem=2079.1M)
[03/14 14:53:18   6240s] (I)       Done Read data from FE (cpu=0.130s, mem=2079.1M)
[03/14 14:53:18   6240s] (I)       before initializing RouteDB syMemory usage = 2079.1 MB
[03/14 14:53:18   6240s] (I)       Honor MSV route constraint: false
[03/14 14:53:18   6240s] (I)       Maximum routing layer  : 127
[03/14 14:53:18   6240s] (I)       Minimum routing layer  : 2
[03/14 14:53:18   6240s] (I)       Supply scale factor H  : 1.00
[03/14 14:53:18   6240s] (I)       Supply scale factor V  : 1.00
[03/14 14:53:18   6240s] (I)       Tracks used by clock wire: 0
[03/14 14:53:18   6240s] (I)       Reverse direction      : 
[03/14 14:53:18   6240s] (I)       Honor partition pin guides: true
[03/14 14:53:18   6240s] (I)       Route selected nets only: false
[03/14 14:53:18   6240s] (I)       Route secondary PG pins: false
[03/14 14:53:18   6240s] (I)       Second PG max fanout   : 2147483647
[03/14 14:53:18   6240s] (I)       Apply function for special wires: true
[03/14 14:53:18   6240s] (I)       Layer by layer blockage reading: true
[03/14 14:53:18   6240s] (I)       Offset calculation fix : true
[03/14 14:53:18   6240s] (I)       Route stripe layer range: 
[03/14 14:53:18   6240s] (I)       Honor partition fences : 
[03/14 14:53:18   6240s] (I)       Honor partition pin    : 
[03/14 14:53:18   6240s] (I)       Honor partition fences with feedthrough: 
[03/14 14:53:18   6240s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 14:53:18   6240s] (I)       Use row-based GCell size
[03/14 14:53:18   6240s] (I)       Use row-based GCell align
[03/14 14:53:18   6240s] (I)       GCell unit size   : 3600
[03/14 14:53:18   6240s] (I)       GCell multiplier  : 1
[03/14 14:53:18   6240s] (I)       GCell row height  : 3600
[03/14 14:53:18   6240s] (I)       Actual row height : 3600
[03/14 14:53:18   6240s] (I)       GCell align ref   : 20000 20000
[03/14 14:53:18   6240s] [NR-eGR] Track table information for default rule: 
[03/14 14:53:18   6240s] [NR-eGR] M1 has no routable track
[03/14 14:53:18   6240s] [NR-eGR] M2 has single uniform track structure
[03/14 14:53:18   6240s] [NR-eGR] M3 has single uniform track structure
[03/14 14:53:18   6240s] [NR-eGR] M4 has single uniform track structure
[03/14 14:53:18   6240s] [NR-eGR] M5 has single uniform track structure
[03/14 14:53:18   6240s] [NR-eGR] M6 has single uniform track structure
[03/14 14:53:18   6240s] [NR-eGR] M7 has single uniform track structure
[03/14 14:53:18   6240s] [NR-eGR] M8 has single uniform track structure
[03/14 14:53:18   6240s] (I)       ===========================================================================
[03/14 14:53:18   6240s] (I)       == Report All Rule Vias ==
[03/14 14:53:18   6240s] (I)       ===========================================================================
[03/14 14:53:18   6240s] (I)        Via Rule : (Default)
[03/14 14:53:18   6240s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 14:53:18   6240s] (I)       ---------------------------------------------------------------------------
[03/14 14:53:18   6240s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 14:53:18   6240s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 14:53:18   6240s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 14:53:18   6240s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 14:53:18   6240s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 14:53:18   6240s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 14:53:18   6240s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 14:53:18   6240s] (I)        8    0 : ---                         0 : ---                      
[03/14 14:53:18   6240s] (I)       ===========================================================================
[03/14 14:53:18   6240s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2079.07 MB )
[03/14 14:53:18   6240s] [NR-eGR] Read 3044 PG shapes
[03/14 14:53:18   6240s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2079.07 MB )
[03/14 14:53:18   6240s] [NR-eGR] #Routing Blockages  : 0
[03/14 14:53:18   6240s] [NR-eGR] #Instance Blockages : 0
[03/14 14:53:18   6240s] [NR-eGR] #PG Blockages       : 3044
[03/14 14:53:18   6240s] [NR-eGR] #Bump Blockages     : 0
[03/14 14:53:18   6240s] [NR-eGR] #Boundary Blockages : 0
[03/14 14:53:18   6240s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 14:53:18   6240s] [NR-eGR] Num Prerouted Nets = 77  Num Prerouted Wires = 19857
[03/14 14:53:18   6240s] (I)       readDataFromPlaceDB
[03/14 14:53:18   6240s] (I)       Read net information..
[03/14 14:53:18   6240s] [NR-eGR] Read numTotalNets=26312  numIgnoredNets=77
[03/14 14:53:18   6240s] (I)       Read testcase time = 0.010 seconds
[03/14 14:53:18   6240s] 
[03/14 14:53:18   6240s] (I)       early_global_route_priority property id does not exist.
[03/14 14:53:18   6240s] (I)       Start initializing grid graph
[03/14 14:53:18   6240s] (I)       End initializing grid graph
[03/14 14:53:18   6240s] (I)       Model blockages into capacity
[03/14 14:53:18   6240s] (I)       Read Num Blocks=3044  Num Prerouted Wires=19857  Num CS=0
[03/14 14:53:18   6240s] (I)       Started Modeling ( Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Started Modeling Layer 1 ( Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Started Modeling Layer 2 ( Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 7090
[03/14 14:53:18   6240s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Started Modeling Layer 3 ( Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 10728
[03/14 14:53:18   6240s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Started Modeling Layer 4 ( Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 1973
[03/14 14:53:18   6240s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Started Modeling Layer 5 ( Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 61
[03/14 14:53:18   6240s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Started Modeling Layer 6 ( Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 5
[03/14 14:53:18   6240s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Started Modeling Layer 7 ( Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 14:53:18   6240s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Started Modeling Layer 8 ( Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 14:53:18   6240s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2084.88 MB )
[03/14 14:53:18   6240s] (I)       -- layer congestion ratio --
[03/14 14:53:18   6240s] (I)       Layer 1 : 0.100000
[03/14 14:53:18   6240s] (I)       Layer 2 : 0.700000
[03/14 14:53:18   6240s] (I)       Layer 3 : 0.700000
[03/14 14:53:18   6240s] (I)       Layer 4 : 0.700000
[03/14 14:53:18   6240s] (I)       Layer 5 : 0.700000
[03/14 14:53:18   6240s] (I)       Layer 6 : 0.700000
[03/14 14:53:18   6240s] (I)       Layer 7 : 0.700000
[03/14 14:53:18   6240s] (I)       Layer 8 : 0.700000
[03/14 14:53:18   6240s] (I)       ----------------------------
[03/14 14:53:18   6240s] (I)       Number of ignored nets = 77
[03/14 14:53:18   6240s] (I)       Number of fixed nets = 77.  Ignored: Yes
[03/14 14:53:18   6240s] (I)       Number of clock nets = 77.  Ignored: No
[03/14 14:53:18   6240s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 14:53:18   6240s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 14:53:18   6240s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 14:53:18   6240s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 14:53:18   6240s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 14:53:18   6240s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 14:53:18   6240s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 14:53:18   6240s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2084.9 MB
[03/14 14:53:18   6240s] (I)       Ndr track 0 does not exist
[03/14 14:53:18   6240s] (I)       Ndr track 0 does not exist
[03/14 14:53:18   6240s] (I)       Layer1  viaCost=300.00
[03/14 14:53:18   6240s] (I)       Layer2  viaCost=100.00
[03/14 14:53:18   6240s] (I)       Layer3  viaCost=100.00
[03/14 14:53:18   6240s] (I)       Layer4  viaCost=100.00
[03/14 14:53:18   6240s] (I)       Layer5  viaCost=100.00
[03/14 14:53:18   6240s] (I)       Layer6  viaCost=200.00
[03/14 14:53:18   6240s] (I)       Layer7  viaCost=100.00
[03/14 14:53:18   6240s] (I)       ---------------------Grid Graph Info--------------------
[03/14 14:53:18   6240s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 14:53:18   6240s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 14:53:18   6240s] (I)       Site width          :   400  (dbu)
[03/14 14:53:18   6240s] (I)       Row height          :  3600  (dbu)
[03/14 14:53:18   6240s] (I)       GCell row height    :  3600  (dbu)
[03/14 14:53:18   6240s] (I)       GCell width         :  3600  (dbu)
[03/14 14:53:18   6240s] (I)       GCell height        :  3600  (dbu)
[03/14 14:53:18   6240s] (I)       Grid                :   261   259     8
[03/14 14:53:18   6240s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 14:53:18   6240s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 14:53:18   6240s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 14:53:18   6240s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 14:53:18   6240s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 14:53:18   6240s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 14:53:18   6240s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 14:53:18   6240s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 14:53:18   6240s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 14:53:18   6240s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 14:53:18   6240s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 14:53:18   6240s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 14:53:18   6240s] (I)       --------------------------------------------------------
[03/14 14:53:18   6240s] 
[03/14 14:53:18   6240s] [NR-eGR] ============ Routing rule table ============
[03/14 14:53:18   6240s] [NR-eGR] Rule id: 0  Nets: 0 
[03/14 14:53:18   6240s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/14 14:53:18   6240s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/14 14:53:18   6240s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/14 14:53:18   6240s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:53:18   6240s] [NR-eGR] Rule id: 1  Nets: 26235 
[03/14 14:53:18   6240s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 14:53:18   6240s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 14:53:18   6240s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:53:18   6240s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 14:53:18   6240s] [NR-eGR] ========================================
[03/14 14:53:18   6240s] [NR-eGR] 
[03/14 14:53:18   6240s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 14:53:18   6240s] (I)       blocked tracks on layer2 : = 33844 / 608650 (5.56%)
[03/14 14:53:18   6240s] (I)       blocked tracks on layer3 : = 4135 / 608391 (0.68%)
[03/14 14:53:18   6240s] (I)       blocked tracks on layer4 : = 16416 / 608650 (2.70%)
[03/14 14:53:18   6240s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 14:53:18   6240s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 14:53:18   6240s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 14:53:18   6240s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 14:53:18   6240s] (I)       After initializing earlyGlobalRoute syMemory usage = 2087.6 MB
[03/14 14:53:18   6240s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Started Global Routing ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       ============= Initialization =============
[03/14 14:53:18   6240s] (I)       totalPins=83999  totalGlobalPin=79692 (94.87%)
[03/14 14:53:18   6240s] (I)       Started Build MST ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Generate topology with single threads
[03/14 14:53:18   6240s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       total 2D Cap : 304196 = (152163 H, 152033 V)
[03/14 14:53:18   6240s] [NR-eGR] Layer group 1: route 433 net(s) in layer range [7, 8]
[03/14 14:53:18   6240s] (I)       ============  Phase 1a Route ============
[03/14 14:53:18   6240s] (I)       Started Phase 1a ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 14:53:18   6240s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Usage: 13388 = (4759 H, 8629 V) = (3.13% H, 5.68% V) = (8.566e+03um H, 1.553e+04um V)
[03/14 14:53:18   6240s] (I)       
[03/14 14:53:18   6240s] (I)       ============  Phase 1b Route ============
[03/14 14:53:18   6240s] (I)       Started Phase 1b ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Usage: 13390 = (4759 H, 8631 V) = (3.13% H, 5.68% V) = (8.566e+03um H, 1.554e+04um V)
[03/14 14:53:18   6240s] (I)       
[03/14 14:53:18   6240s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 2.410200e+04um
[03/14 14:53:18   6240s] (I)       ============  Phase 1c Route ============
[03/14 14:53:18   6240s] (I)       Started Phase 1c ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Level2 Grid: 53 x 52
[03/14 14:53:18   6240s] (I)       Started Two Level Routing ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Usage: 13390 = (4759 H, 8631 V) = (3.13% H, 5.68% V) = (8.566e+03um H, 1.554e+04um V)
[03/14 14:53:18   6240s] (I)       
[03/14 14:53:18   6240s] (I)       ============  Phase 1d Route ============
[03/14 14:53:18   6240s] (I)       Started Phase 1d ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Usage: 13394 = (4760 H, 8634 V) = (3.13% H, 5.68% V) = (8.568e+03um H, 1.554e+04um V)
[03/14 14:53:18   6240s] (I)       
[03/14 14:53:18   6240s] (I)       ============  Phase 1e Route ============
[03/14 14:53:18   6240s] (I)       Started Phase 1e ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Usage: 13394 = (4760 H, 8634 V) = (3.13% H, 5.68% V) = (8.568e+03um H, 1.554e+04um V)
[03/14 14:53:18   6240s] (I)       
[03/14 14:53:18   6240s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.410920e+04um
[03/14 14:53:18   6240s] [NR-eGR] 
[03/14 14:53:18   6240s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Running layer assignment with 1 threads
[03/14 14:53:18   6240s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Started Build MST ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Generate topology with single threads
[03/14 14:53:18   6240s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       total 2D Cap : 3299241 = (1365398 H, 1933843 V)
[03/14 14:53:18   6240s] [NR-eGR] Layer group 2: route 25802 net(s) in layer range [2, 8]
[03/14 14:53:18   6240s] (I)       ============  Phase 1a Route ============
[03/14 14:53:18   6240s] (I)       Started Phase 1a ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Usage: 222406 = (106264 H, 116142 V) = (7.78% H, 6.01% V) = (1.913e+05um H, 2.091e+05um V)
[03/14 14:53:18   6240s] (I)       
[03/14 14:53:18   6240s] (I)       ============  Phase 1b Route ============
[03/14 14:53:18   6240s] (I)       Usage: 222406 = (106264 H, 116142 V) = (7.78% H, 6.01% V) = (1.913e+05um H, 2.091e+05um V)
[03/14 14:53:18   6240s] (I)       
[03/14 14:53:18   6240s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.003308e+05um
[03/14 14:53:18   6240s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 14:53:18   6240s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 14:53:18   6240s] (I)       ============  Phase 1c Route ============
[03/14 14:53:18   6240s] (I)       Usage: 222406 = (106264 H, 116142 V) = (7.78% H, 6.01% V) = (1.913e+05um H, 2.091e+05um V)
[03/14 14:53:18   6240s] (I)       
[03/14 14:53:18   6240s] (I)       ============  Phase 1d Route ============
[03/14 14:53:18   6240s] (I)       Usage: 222406 = (106264 H, 116142 V) = (7.78% H, 6.01% V) = (1.913e+05um H, 2.091e+05um V)
[03/14 14:53:18   6240s] (I)       
[03/14 14:53:18   6240s] (I)       ============  Phase 1e Route ============
[03/14 14:53:18   6240s] (I)       Started Phase 1e ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Usage: 222406 = (106264 H, 116142 V) = (7.78% H, 6.01% V) = (1.913e+05um H, 2.091e+05um V)
[03/14 14:53:18   6240s] (I)       
[03/14 14:53:18   6240s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.003308e+05um
[03/14 14:53:18   6240s] [NR-eGR] 
[03/14 14:53:18   6240s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Running layer assignment with 1 threads
[03/14 14:53:18   6240s] (I)       Finished Phase 1l ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       ============  Phase 1l Route ============
[03/14 14:53:18   6240s] (I)       
[03/14 14:53:18   6240s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 14:53:18   6240s] [NR-eGR]                        OverCon            
[03/14 14:53:18   6240s] [NR-eGR]                         #Gcell     %Gcell
[03/14 14:53:18   6240s] [NR-eGR]       Layer                (2)    OverCon 
[03/14 14:53:18   6240s] [NR-eGR] ----------------------------------------------
[03/14 14:53:18   6240s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 14:53:18   6240s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/14 14:53:18   6240s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 14:53:18   6240s] [NR-eGR]      M4  (4)         7( 0.01%)   ( 0.01%) 
[03/14 14:53:18   6240s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 14:53:18   6240s] [NR-eGR]      M6  (6)         2( 0.00%)   ( 0.00%) 
[03/14 14:53:18   6240s] [NR-eGR]      M7  (7)        17( 0.03%)   ( 0.03%) 
[03/14 14:53:18   6240s] [NR-eGR]      M8  (8)         8( 0.01%)   ( 0.01%) 
[03/14 14:53:18   6240s] [NR-eGR] ----------------------------------------------
[03/14 14:53:18   6240s] [NR-eGR] Total               34( 0.01%)   ( 0.01%) 
[03/14 14:53:18   6240s] [NR-eGR] 
[03/14 14:53:18   6240s] (I)       Finished Global Routing ( CPU: 0.29 sec, Real: 0.28 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       total 2D Cap : 3301766 = (1365912 H, 1935854 V)
[03/14 14:53:18   6240s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 14:53:18   6240s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 14:53:18   6240s] (I)       ============= track Assignment ============
[03/14 14:53:18   6240s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Started Greedy Track Assignment ( Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 14:53:18   6240s] (I)       Running track assignment with 1 threads
[03/14 14:53:18   6240s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6240s] (I)       Run Multi-thread track assignment
[03/14 14:53:18   6240s] (I)       Finished Greedy Track Assignment ( CPU: 0.29 sec, Real: 0.30 sec, Curr Mem: 2087.59 MB )
[03/14 14:53:18   6241s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:53:18   6241s] [NR-eGR]     M1  (1F) length: 2.000000e-01um, number of vias: 90469
[03/14 14:53:18   6241s] [NR-eGR]     M2  (2V) length: 1.593594e+05um, number of vias: 123633
[03/14 14:53:18   6241s] [NR-eGR]     M3  (3H) length: 1.832481e+05um, number of vias: 13230
[03/14 14:53:18   6241s] [NR-eGR]     M4  (4V) length: 5.515792e+04um, number of vias: 2991
[03/14 14:53:18   6241s] [NR-eGR]     M5  (5H) length: 1.586910e+04um, number of vias: 2095
[03/14 14:53:18   6241s] [NR-eGR]     M6  (6V) length: 1.065090e+03um, number of vias: 2014
[03/14 14:53:18   6241s] [NR-eGR]     M7  (7H) length: 8.898200e+03um, number of vias: 2488
[03/14 14:53:18   6241s] [NR-eGR]     M8  (8V) length: 1.552622e+04um, number of vias: 0
[03/14 14:53:18   6241s] [NR-eGR] Total length: 4.391242e+05um, number of vias: 236920
[03/14 14:53:18   6241s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:53:18   6241s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/14 14:53:18   6241s] [NR-eGR] --------------------------------------------------------------------------
[03/14 14:53:18   6241s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.12 sec, Real: 1.12 sec, Curr Mem: 2071.59 MB )
[03/14 14:53:19   6241s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/14 14:53:19   6241s]     Routing using NR in eGR->NR Step done.
[03/14 14:53:19   6241s] Net route status summary:
[03/14 14:53:19   6241s]   Clock:        77 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=77, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:53:19   6241s]   Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:53:19   6241s] 
[03/14 14:53:19   6241s] CCOPT: Done with clock implementation routing.
[03/14 14:53:19   6241s] 
[03/14 14:53:19   6241s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:05 real=0:01:05)
[03/14 14:53:19   6241s]   Clock implementation routing done.
[03/14 14:53:19   6241s]   Leaving CCOpt scope - extractRC...
[03/14 14:53:19   6241s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/14 14:53:19   6241s] Extraction called for design 'fullchip' of instances=25122 and nets=30484 using extraction engine 'preRoute' .
[03/14 14:53:19   6241s] PreRoute RC Extraction called for design fullchip.
[03/14 14:53:19   6241s] RC Extraction called in multi-corner(2) mode.
[03/14 14:53:19   6241s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 14:53:19   6241s] RCMode: PreRoute
[03/14 14:53:19   6241s]       RC Corner Indexes            0       1   
[03/14 14:53:19   6241s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 14:53:19   6241s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 14:53:19   6241s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 14:53:19   6241s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 14:53:19   6241s] Shrink Factor                : 1.00000
[03/14 14:53:19   6241s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 14:53:19   6241s] Using capacitance table file ...
[03/14 14:53:19   6241s] LayerId::1 widthSet size::4
[03/14 14:53:19   6241s] LayerId::2 widthSet size::4
[03/14 14:53:19   6241s] LayerId::3 widthSet size::4
[03/14 14:53:19   6241s] LayerId::4 widthSet size::4
[03/14 14:53:19   6241s] LayerId::5 widthSet size::4
[03/14 14:53:19   6241s] LayerId::6 widthSet size::4
[03/14 14:53:19   6241s] LayerId::7 widthSet size::4
[03/14 14:53:19   6241s] LayerId::8 widthSet size::4
[03/14 14:53:19   6241s] Updating RC grid for preRoute extraction ...
[03/14 14:53:19   6241s] Initializing multi-corner capacitance tables ... 
[03/14 14:53:19   6241s] Initializing multi-corner resistance tables ...
[03/14 14:53:19   6241s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.286152 ; uaWl: 0.939208 ; uaWlH: 0.142176 ; aWlH: 0.060011 ; Pmax: 0.816700 ; wcR: 0.636400 ; newSi: 0.095600 ; pMod: 83 ; 
[03/14 14:53:19   6241s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2066.590M)
[03/14 14:53:19   6241s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/14 14:53:19   6241s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/14 14:53:19   6241s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/14 14:53:19   6241s] End AAE Lib Interpolated Model. (MEM=2066.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 14:53:19   6241s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:53:19   6242s]   Clock DAG stats after routing clock trees:
[03/14 14:53:19   6242s]     cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:53:19   6242s]     cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
[03/14 14:53:19   6242s]     cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
[03/14 14:53:19   6242s]     sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:53:19   6242s]     wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
[03/14 14:53:19   6242s]     wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
[03/14 14:53:19   6242s]     hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
[03/14 14:53:19   6242s]   Clock DAG net violations after routing clock trees: none
[03/14 14:53:19   6242s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/14 14:53:19   6242s]     Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:53:19   6242s]     Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
[03/14 14:53:19   6242s]   Clock DAG library cell distribution after routing clock trees {count}:
[03/14 14:53:19   6242s]      Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
[03/14 14:53:19   6242s]   Primary reporting skew groups after routing clock trees:
[03/14 14:53:19   6242s]     skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:20   6242s]         min path sink: core_instance/kmem_instance/memory12_reg_13_/CP
[03/14 14:53:20   6242s]         max path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/14 14:53:20   6242s]   Skew group summary after routing clock trees:
[03/14 14:53:20   6242s]     skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:20   6242s]   CCOpt::Phase::Routing done. (took cpu=0:01:07 real=0:01:06)
[03/14 14:53:20   6242s]   CCOpt::Phase::PostConditioning...
[03/14 14:53:20   6242s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[03/14 14:53:20   6242s] OPERPROF: Starting DPlace-Init at level 1, MEM:2114.3M
[03/14 14:53:20   6242s] z: 2, totalTracks: 1
[03/14 14:53:20   6242s] z: 4, totalTracks: 1
[03/14 14:53:20   6242s] z: 6, totalTracks: 1
[03/14 14:53:20   6242s] z: 8, totalTracks: 1
[03/14 14:53:20   6242s] #spOpts: N=65 mergeVia=F 
[03/14 14:53:20   6242s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2114.3M
[03/14 14:53:20   6242s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2114.3M
[03/14 14:53:20   6242s] Core basic site is core
[03/14 14:53:20   6242s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 14:53:20   6242s] SiteArray: use 2,285,568 bytes
[03/14 14:53:20   6242s] SiteArray: current memory after site array memory allocation 2116.5M
[03/14 14:53:20   6242s] SiteArray: FP blocked sites are writable
[03/14 14:53:20   6242s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 14:53:20   6242s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2116.5M
[03/14 14:53:20   6242s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 14:53:20   6242s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:2116.5M
[03/14 14:53:20   6242s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.091, MEM:2116.5M
[03/14 14:53:20   6242s] OPERPROF:     Starting CMU at level 3, MEM:2116.5M
[03/14 14:53:20   6242s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2116.5M
[03/14 14:53:20   6242s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.116, MEM:2116.5M
[03/14 14:53:20   6242s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2116.5MB).
[03/14 14:53:20   6242s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.155, MEM:2116.5M
[03/14 14:53:20   6242s]   Removing CTS place status from clock tree and sinks.
[03/14 14:53:20   6242s]   Removed CTS place status from 76 clock cells (out of 78 ) and 0 clock sinks (out of 0 ).
[03/14 14:53:20   6242s]   Switching to inst based legalization.
[03/14 14:53:20   6242s]   PostConditioning...
[03/14 14:53:20   6242s]     PostConditioning active optimizations:
[03/14 14:53:20   6242s]      - DRV fixing with cell sizing and buffering
[03/14 14:53:20   6242s]      - Skew fixing with cell sizing
[03/14 14:53:20   6242s]     
[03/14 14:53:20   6242s]     Currently running CTS, using active skew data
[03/14 14:53:20   6242s]     Reset bufferability constraints...
[03/14 14:53:20   6242s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/14 14:53:20   6242s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 14:53:20   6242s]     Upsizing to fix DRVs...
[03/14 14:53:20   6242s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[03/14 14:53:20   6242s]     CCOpt-PostConditioning: considered: 77, tested: 77, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/14 14:53:20   6242s]     
[03/14 14:53:20   6242s]     PRO Statistics: Fix DRVs (initial upsizing):
[03/14 14:53:20   6242s]     ============================================
[03/14 14:53:20   6242s]     
[03/14 14:53:20   6242s]     Cell changes by Net Type:
[03/14 14:53:20   6242s]     
[03/14 14:53:20   6242s]     -------------------------------------------------------------------------------------------------
[03/14 14:53:20   6242s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/14 14:53:20   6242s]     -------------------------------------------------------------------------------------------------
[03/14 14:53:20   6242s]     top                0            0           0            0                    0                0
[03/14 14:53:20   6242s]     trunk              0            0           0            0                    0                0
[03/14 14:53:20   6242s]     leaf               0            0           0            0                    0                0
[03/14 14:53:20   6242s]     -------------------------------------------------------------------------------------------------
[03/14 14:53:20   6242s]     Total              0            0           0            0                    0                0
[03/14 14:53:20   6242s]     -------------------------------------------------------------------------------------------------
[03/14 14:53:20   6242s]     
[03/14 14:53:20   6242s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/14 14:53:20   6242s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/14 14:53:20   6242s]     
[03/14 14:53:20   6242s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[03/14 14:53:20   6242s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:53:20   6242s]       cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
[03/14 14:53:20   6242s]       cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
[03/14 14:53:20   6242s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:53:20   6242s]       wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
[03/14 14:53:20   6242s]       wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
[03/14 14:53:20   6242s]       hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
[03/14 14:53:20   6242s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[03/14 14:53:20   6242s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[03/14 14:53:20   6242s]       Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:53:20   6242s]       Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
[03/14 14:53:20   6242s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[03/14 14:53:20   6242s]        Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
[03/14 14:53:20   6242s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[03/14 14:53:20   6242s]       skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:20   6242s]           min path sink: core_instance/kmem_instance/memory12_reg_13_/CP
[03/14 14:53:20   6242s]           max path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/14 14:53:20   6242s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[03/14 14:53:20   6242s]       skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:20   6242s]     Upsizing to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/14 14:53:20   6242s]     Recomputing CTS skew targets...
[03/14 14:53:20   6242s]     Resolving skew group constraints...
[03/14 14:53:21   6243s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/14 14:53:21   6243s]     Resolving skew group constraints done.
[03/14 14:53:21   6243s]     Recomputing CTS skew targets done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/14 14:53:21   6243s]     Fixing DRVs...
[03/14 14:53:21   6243s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/14 14:53:21   6243s]     CCOpt-PostConditioning: considered: 77, tested: 77, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     PRO Statistics: Fix DRVs (cell sizing):
[03/14 14:53:21   6243s]     =======================================
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     Cell changes by Net Type:
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     -------------------------------------------------------------------------------------------------
[03/14 14:53:21   6243s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/14 14:53:21   6243s]     -------------------------------------------------------------------------------------------------
[03/14 14:53:21   6243s]     top                0            0           0            0                    0                0
[03/14 14:53:21   6243s]     trunk              0            0           0            0                    0                0
[03/14 14:53:21   6243s]     leaf               0            0           0            0                    0                0
[03/14 14:53:21   6243s]     -------------------------------------------------------------------------------------------------
[03/14 14:53:21   6243s]     Total              0            0           0            0                    0                0
[03/14 14:53:21   6243s]     -------------------------------------------------------------------------------------------------
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/14 14:53:21   6243s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     Clock DAG stats PostConditioning after DRV fixing:
[03/14 14:53:21   6243s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:53:21   6243s]       cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
[03/14 14:53:21   6243s]       cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
[03/14 14:53:21   6243s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:53:21   6243s]       wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
[03/14 14:53:21   6243s]       wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
[03/14 14:53:21   6243s]       hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
[03/14 14:53:21   6243s]     Clock DAG net violations PostConditioning after DRV fixing: none
[03/14 14:53:21   6243s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[03/14 14:53:21   6243s]       Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:53:21   6243s]       Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
[03/14 14:53:21   6243s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[03/14 14:53:21   6243s]        Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
[03/14 14:53:21   6243s]     Primary reporting skew groups PostConditioning after DRV fixing:
[03/14 14:53:21   6243s]       skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:21   6243s]           min path sink: core_instance/kmem_instance/memory12_reg_13_/CP
[03/14 14:53:21   6243s]           max path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/14 14:53:21   6243s]     Skew group summary PostConditioning after DRV fixing:
[03/14 14:53:21   6243s]       skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:21   6243s]     Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:53:21   6243s]     Buffering to fix DRVs...
[03/14 14:53:21   6243s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[03/14 14:53:21   6243s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/14 14:53:21   6243s]     Inserted 0 buffers and inverters.
[03/14 14:53:21   6243s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[03/14 14:53:21   6243s]     CCOpt-PostConditioning: nets considered: 77, nets tested: 77, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[03/14 14:53:21   6243s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/14 14:53:21   6243s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:53:21   6243s]       cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
[03/14 14:53:21   6243s]       cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
[03/14 14:53:21   6243s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:53:21   6243s]       wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
[03/14 14:53:21   6243s]       wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
[03/14 14:53:21   6243s]       hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
[03/14 14:53:21   6243s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[03/14 14:53:21   6243s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/14 14:53:21   6243s]       Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:53:21   6243s]       Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
[03/14 14:53:21   6243s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[03/14 14:53:21   6243s]        Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
[03/14 14:53:21   6243s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[03/14 14:53:21   6243s]       skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:21   6243s]           min path sink: core_instance/kmem_instance/memory12_reg_13_/CP
[03/14 14:53:21   6243s]           max path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/14 14:53:21   6243s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/14 14:53:21   6243s]       skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:21   6243s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     Slew Diagnostics: After DRV fixing
[03/14 14:53:21   6243s]     ==================================
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     Global Causes:
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     -----
[03/14 14:53:21   6243s]     Cause
[03/14 14:53:21   6243s]     -----
[03/14 14:53:21   6243s]       (empty table)
[03/14 14:53:21   6243s]     -----
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     Top 5 overslews:
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     ---------------------------------
[03/14 14:53:21   6243s]     Overslew    Causes    Driving Pin
[03/14 14:53:21   6243s]     ---------------------------------
[03/14 14:53:21   6243s]       (empty table)
[03/14 14:53:21   6243s]     ---------------------------------
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     -------------------
[03/14 14:53:21   6243s]     Cause    Occurences
[03/14 14:53:21   6243s]     -------------------
[03/14 14:53:21   6243s]       (empty table)
[03/14 14:53:21   6243s]     -------------------
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     Violation diagnostics counts from the 0 nodes that have violations:
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     -------------------
[03/14 14:53:21   6243s]     Cause    Occurences
[03/14 14:53:21   6243s]     -------------------
[03/14 14:53:21   6243s]       (empty table)
[03/14 14:53:21   6243s]     -------------------
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     Fixing Skew by cell sizing...
[03/14 14:53:21   6243s]     Path optimization required 0 stage delay updates 
[03/14 14:53:21   6243s]     Resized 0 clock insts to decrease delay.
[03/14 14:53:21   6243s]     Fixing short paths with downsize only
[03/14 14:53:21   6243s]     Path optimization required 0 stage delay updates 
[03/14 14:53:21   6243s]     Resized 0 clock insts to increase delay.
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     PRO Statistics: Fix Skew (cell sizing):
[03/14 14:53:21   6243s]     =======================================
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     Cell changes by Net Type:
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     -------------------------------------------------------------------------------------------------
[03/14 14:53:21   6243s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/14 14:53:21   6243s]     -------------------------------------------------------------------------------------------------
[03/14 14:53:21   6243s]     top                0            0           0            0                    0                0
[03/14 14:53:21   6243s]     trunk              0            0           0            0                    0                0
[03/14 14:53:21   6243s]     leaf               0            0           0            0                    0                0
[03/14 14:53:21   6243s]     -------------------------------------------------------------------------------------------------
[03/14 14:53:21   6243s]     Total              0            0           0            0                    0                0
[03/14 14:53:21   6243s]     -------------------------------------------------------------------------------------------------
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/14 14:53:21   6243s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/14 14:53:21   6243s]     
[03/14 14:53:21   6243s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[03/14 14:53:21   6243s]       cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:53:21   6243s]       cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
[03/14 14:53:21   6243s]       cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
[03/14 14:53:21   6243s]       sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:53:21   6243s]       wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
[03/14 14:53:21   6243s]       wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
[03/14 14:53:21   6243s]       hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
[03/14 14:53:21   6243s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[03/14 14:53:21   6243s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[03/14 14:53:21   6243s]       Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:53:21   6243s]       Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
[03/14 14:53:21   6243s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[03/14 14:53:21   6243s]        Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
[03/14 14:53:21   6243s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[03/14 14:53:21   6243s]       skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:21   6243s]           min path sink: core_instance/kmem_instance/memory12_reg_13_/CP
[03/14 14:53:21   6243s]           max path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/14 14:53:21   6243s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[03/14 14:53:21   6243s]       skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:21   6243s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:53:21   6243s]     Reconnecting optimized routes...
[03/14 14:53:21   6243s]     Reset timing graph...
[03/14 14:53:21   6243s] Ignoring AAE DB Resetting ...
[03/14 14:53:21   6243s]     Reset timing graph done.
[03/14 14:53:21   6243s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/14 14:53:21   6243s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[03/14 14:53:21   6243s]     Set dirty flag on 0 insts, 0 nets
[03/14 14:53:21   6243s]   PostConditioning done.
[03/14 14:53:21   6243s] Net route status summary:
[03/14 14:53:21   6243s]   Clock:        77 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=77, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:53:21   6243s]   Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])
[03/14 14:53:21   6243s]   Update timing and DAG stats after post-conditioning...
[03/14 14:53:21   6243s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/14 14:53:21   6244s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/14 14:53:21   6244s] End AAE Lib Interpolated Model. (MEM=2106.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 14:53:22   6244s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/14 14:53:22   6244s]   Clock DAG stats after post-conditioning:
[03/14 14:53:22   6244s]     cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:53:22   6244s]     cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
[03/14 14:53:22   6244s]     cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
[03/14 14:53:22   6244s]     sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:53:22   6244s]     wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
[03/14 14:53:22   6244s]     wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
[03/14 14:53:22   6244s]     hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
[03/14 14:53:22   6244s]   Clock DAG net violations after post-conditioning: none
[03/14 14:53:22   6244s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[03/14 14:53:22   6244s]     Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:53:22   6244s]     Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
[03/14 14:53:22   6244s]   Clock DAG library cell distribution after post-conditioning {count}:
[03/14 14:53:22   6244s]      Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
[03/14 14:53:22   6244s]   Primary reporting skew groups after post-conditioning:
[03/14 14:53:22   6244s]     skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:22   6244s]         min path sink: core_instance/kmem_instance/memory12_reg_13_/CP
[03/14 14:53:22   6244s]         max path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/14 14:53:22   6244s]   Skew group summary after post-conditioning:
[03/14 14:53:22   6244s]     skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:22   6244s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.2 real=0:00:02.2)
[03/14 14:53:22   6244s]   Setting CTS place status to fixed for clock tree and sinks.
[03/14 14:53:22   6244s]   numClockCells = 78, numClockCellsFixed = 78, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/14 14:53:22   6244s]   Post-balance tidy up or trial balance steps...
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   Clock DAG stats at end of CTS:
[03/14 14:53:22   6244s]   ==============================
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   -------------------------------------------------------------
[03/14 14:53:22   6244s]   Cell type                     Count    Area       Capacitance
[03/14 14:53:22   6244s]   -------------------------------------------------------------
[03/14 14:53:22   6244s]   Buffers                        76      753.120       0.411
[03/14 14:53:22   6244s]   Inverters                       0        0.000       0.000
[03/14 14:53:22   6244s]   Integrated Clock Gates          0        0.000       0.000
[03/14 14:53:22   6244s]   Non-Integrated Clock Gates      0        0.000       0.000
[03/14 14:53:22   6244s]   Clock Logic                     0        0.000       0.000
[03/14 14:53:22   6244s]   All                            76      753.120       0.411
[03/14 14:53:22   6244s]   -------------------------------------------------------------
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   Clock DAG wire lengths at end of CTS:
[03/14 14:53:22   6244s]   =====================================
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   --------------------
[03/14 14:53:22   6244s]   Type     Wire Length
[03/14 14:53:22   6244s]   --------------------
[03/14 14:53:22   6244s]   Top           0.000
[03/14 14:53:22   6244s]   Trunk      2797.650
[03/14 14:53:22   6244s]   Leaf      23180.200
[03/14 14:53:22   6244s]   Total     25977.850
[03/14 14:53:22   6244s]   --------------------
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   Clock DAG hp wire lengths at end of CTS:
[03/14 14:53:22   6244s]   ========================================
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   -----------------------
[03/14 14:53:22   6244s]   Type     hp Wire Length
[03/14 14:53:22   6244s]   -----------------------
[03/14 14:53:22   6244s]   Top            0.000
[03/14 14:53:22   6244s]   Trunk       1677.400
[03/14 14:53:22   6244s]   Leaf        6570.700
[03/14 14:53:22   6244s]   Total       8248.100
[03/14 14:53:22   6244s]   -----------------------
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   Clock DAG capacitances at end of CTS:
[03/14 14:53:22   6244s]   =====================================
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   ---------------------------------
[03/14 14:53:22   6244s]   Type     Gate     Wire     Total
[03/14 14:53:22   6244s]   ---------------------------------
[03/14 14:53:22   6244s]   Top      0.000    0.000     0.000
[03/14 14:53:22   6244s]   Trunk    0.411    0.431     0.842
[03/14 14:53:22   6244s]   Leaf     6.120    4.072    10.193
[03/14 14:53:22   6244s]   Total    6.532    4.503    11.035
[03/14 14:53:22   6244s]   ---------------------------------
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   Clock DAG sink capacitances at end of CTS:
[03/14 14:53:22   6244s]   ==========================================
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   --------------------------------------------------------
[03/14 14:53:22   6244s]   Count    Total    Average    Std. Dev.    Min      Max
[03/14 14:53:22   6244s]   --------------------------------------------------------
[03/14 14:53:22   6244s]   6512     6.120     0.001       0.000      0.001    0.001
[03/14 14:53:22   6244s]   --------------------------------------------------------
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   Clock DAG net violations at end of CTS:
[03/14 14:53:22   6244s]   =======================================
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   None
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/14 14:53:22   6244s]   ====================================================================
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 14:53:22   6244s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[03/14 14:53:22   6244s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 14:53:22   6244s]   Trunk       0.105       8       0.077       0.018      0.036    0.093    {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}           -
[03/14 14:53:22   6244s]   Leaf        0.105      69       0.092       0.004      0.085    0.104    {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}         -
[03/14 14:53:22   6244s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   Clock DAG library cell distribution at end of CTS:
[03/14 14:53:22   6244s]   ==================================================
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   ---------------------------------------
[03/14 14:53:22   6244s]   Name      Type      Inst     Inst Area 
[03/14 14:53:22   6244s]                       Count    (um^2)
[03/14 14:53:22   6244s]   ---------------------------------------
[03/14 14:53:22   6244s]   CKBD16    buffer     71       715.680
[03/14 14:53:22   6244s]   CKBD12    buffer      4        31.680
[03/14 14:53:22   6244s]   CKBD8     buffer      1         5.760
[03/14 14:53:22   6244s]   ---------------------------------------
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   Primary reporting skew groups summary at end of CTS:
[03/14 14:53:22   6244s]   ====================================================
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 14:53:22   6244s]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/14 14:53:22   6244s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 14:53:22   6244s]   WC:setup.late    clk/CON       0.359     0.401     0.042       0.057         0.023           0.012           0.380        0.008     100% {0.359, 0.401}
[03/14 14:53:22   6244s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   Skew group summary at end of CTS:
[03/14 14:53:22   6244s]   =================================
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 14:53:22   6244s]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/14 14:53:22   6244s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 14:53:22   6244s]   WC:setup.late    clk/CON       0.359     0.401     0.042       0.057         0.023           0.012           0.380        0.008     100% {0.359, 0.401}
[03/14 14:53:22   6244s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   Found a total of 0 clock tree pins with a slew violation.
[03/14 14:53:22   6244s]   
[03/14 14:53:22   6244s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/14 14:53:22   6244s] Synthesizing clock trees done.
[03/14 14:53:22   6244s] Tidy Up And Update Timing...
[03/14 14:53:22   6244s] External - Set all clocks to propagated mode...
[03/14 14:53:22   6244s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/14 14:53:22   6244s]  * CCOpt property update_io_latency is false
[03/14 14:53:22   6244s] 
[03/14 14:53:22   6244s] Setting all clocks to propagated mode.
[03/14 14:53:23   6245s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/14 14:53:23   6245s] Clock DAG stats after update timingGraph:
[03/14 14:53:23   6245s]   cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
[03/14 14:53:23   6245s]   cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
[03/14 14:53:23   6245s]   cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
[03/14 14:53:23   6245s]   sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/14 14:53:23   6245s]   wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
[03/14 14:53:23   6245s]   wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
[03/14 14:53:23   6245s]   hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
[03/14 14:53:23   6245s] Clock DAG net violations after update timingGraph: none
[03/14 14:53:23   6245s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/14 14:53:23   6245s]   Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/14 14:53:23   6245s]   Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
[03/14 14:53:23   6245s] Clock DAG library cell distribution after update timingGraph {count}:
[03/14 14:53:23   6245s]    Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
[03/14 14:53:23   6245s] Primary reporting skew groups after update timingGraph:
[03/14 14:53:23   6245s]   skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:23   6245s]       min path sink: core_instance/kmem_instance/memory12_reg_13_/CP
[03/14 14:53:23   6245s]       max path sink: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/14 14:53:23   6245s] Skew group summary after update timingGraph:
[03/14 14:53:23   6245s]   skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
[03/14 14:53:23   6245s] Logging CTS constraint violations...
[03/14 14:53:23   6246s]   No violations found.
[03/14 14:53:23   6246s] Logging CTS constraint violations done.
[03/14 14:53:23   6246s] Tidy Up And Update Timing done. (took cpu=0:00:01.2 real=0:00:01.2)
[03/14 14:53:23   6246s] Runtime done. (took cpu=0:01:54 real=0:01:53)
[03/14 14:53:23   6246s] Runtime Report Coverage % = 94.6
[03/14 14:53:23   6246s] Runtime Summary
[03/14 14:53:23   6246s] ===============
[03/14 14:53:23   6246s] Clock Runtime:  (29%) Core CTS          31.61 (Init 5.09, Construction 7.69, Implementation 12.74, eGRPC 2.31, PostConditioning 2.24, Other 1.54)
[03/14 14:53:23   6246s] Clock Runtime:  (65%) CTS services      70.66 (RefinePlace 3.23, EarlyGlobalClock 3.07, NanoRoute 62.80, ExtractRC 1.55, TimingAnalysis 0.00)
[03/14 14:53:23   6246s] Clock Runtime:   (4%) Other CTS          5.12 (Init 1.46, CongRepair/EGR-DP 2.80, TimingUpdate 0.86, Other 0.00)
[03/14 14:53:23   6246s] Clock Runtime: (100%) Total            107.38
[03/14 14:53:23   6246s] 
[03/14 14:53:23   6246s] 
[03/14 14:53:23   6246s] Runtime Summary:
[03/14 14:53:23   6246s] ================
[03/14 14:53:23   6246s] 
[03/14 14:53:23   6246s] -------------------------------------------------------------------------------------------------------------------
[03/14 14:53:23   6246s] wall    % time  children  called  name
[03/14 14:53:23   6246s] -------------------------------------------------------------------------------------------------------------------
[03/14 14:53:23   6246s] 113.48  100.00   113.48     0       
[03/14 14:53:23   6246s] 113.48  100.00   107.38     1     Runtime
[03/14 14:53:23   6246s]   2.09    1.85     2.09     1     CCOpt::Phase::Initialization
[03/14 14:53:23   6246s]   2.09    1.85     2.08     1       Check Prerequisites
[03/14 14:53:23   6246s]   0.22    0.20     0.00     1         Leaving CCOpt scope - CheckPlace
[03/14 14:53:23   6246s]   1.85    1.63     0.00     1         Validating CTS configuration
[03/14 14:53:23   6246s]   0.00    0.00     0.00     1           Checking module port directions
[03/14 14:53:23   6246s]   0.00    0.00     0.00     1         External - Set all clocks to propagated mode
[03/14 14:53:23   6246s]   4.11    3.62     3.15     1     CCOpt::Phase::PreparingToBalance
[03/14 14:53:23   6246s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[03/14 14:53:23   6246s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing activity data
[03/14 14:53:23   6246s]   1.23    1.09     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/14 14:53:23   6246s]   0.25    0.22     0.00     1       Legalization setup
[03/14 14:53:23   6246s]   1.66    1.46     0.00     1       Validating CTS configuration
[03/14 14:53:23   6246s]   0.00    0.00     0.00     1         Checking module port directions
[03/14 14:53:23   6246s]   0.34    0.30     0.00     1     Preparing To Balance
[03/14 14:53:23   6246s]  12.67   11.17    12.67     1     CCOpt::Phase::Construction
[03/14 14:53:23   6246s]  10.38    9.15    10.34     1       Stage::Clustering
[03/14 14:53:23   6246s]   6.39    5.63     6.04     1         Clustering
[03/14 14:53:23   6246s]   0.00    0.00     0.00     1           Initialize for clustering
[03/14 14:53:23   6246s]   3.65    3.22     0.20     1           Bottom-up phase
[03/14 14:53:23   6246s]   0.20    0.17     0.00     1             Clock tree timing engine global stage delay update for WC:setup.late
[03/14 14:53:23   6246s]   2.39    2.10     1.92     1           Legalizing clock trees
[03/14 14:53:23   6246s]   1.69    1.49     0.00     1             Leaving CCOpt scope - ClockRefiner
[03/14 14:53:23   6246s]   0.24    0.21     0.00     1             Clock tree timing engine global stage delay update for WC:setup.late
[03/14 14:53:23   6246s]   3.95    3.48     3.52     1         CongRepair After Initial Clustering
[03/14 14:53:23   6246s]   2.76    2.44     2.28     1           Leaving CCOpt scope - Early Global Route
[03/14 14:53:23   6246s]   0.90    0.79     0.00     1             Early Global Route - eGR->NR step
[03/14 14:53:23   6246s]   1.39    1.22     0.00     1             Congestion Repair
[03/14 14:53:23   6246s]   0.53    0.47     0.00     1           Leaving CCOpt scope - extractRC
[03/14 14:53:23   6246s]   0.23    0.20     0.00     1           Clock tree timing engine global stage delay update for WC:setup.late
[03/14 14:53:23   6246s]   0.39    0.34     0.39     1       Stage::DRV Fixing
[03/14 14:53:23   6246s]   0.15    0.13     0.00     1         Fixing clock tree slew time and max cap violations
[03/14 14:53:23   6246s]   0.24    0.21     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[03/14 14:53:23   6246s]   1.90    1.68     1.88     1       Stage::Insertion Delay Reduction
[03/14 14:53:23   6246s]   0.24    0.21     0.00     1         Removing unnecessary root buffering
[03/14 14:53:23   6246s]   0.07    0.07     0.00     1         Removing unconstrained drivers
[03/14 14:53:23   6246s]   0.21    0.19     0.00     1         Reducing insertion delay 1
[03/14 14:53:23   6246s]   0.07    0.06     0.00     1         Removing longest path buffering
[03/14 14:53:23   6246s]   1.28    1.13     0.00     1         Reducing insertion delay 2
[03/14 14:53:23   6246s]  13.06   11.51    13.05     1     CCOpt::Phase::Implementation
[03/14 14:53:23   6246s]   1.86    1.64     1.82     1       Stage::Reducing Power
[03/14 14:53:23   6246s]   0.33    0.29     0.00     1         Improving clock tree routing
[03/14 14:53:23   6246s]   1.30    1.15     0.00     1         Reducing clock tree power 1
[03/14 14:53:23   6246s]   0.00    0.00     0.00     1           Legalizing clock trees
[03/14 14:53:23   6246s]   0.19    0.17     0.00     1         Reducing clock tree power 2
[03/14 14:53:23   6246s]   3.46    3.05     3.28     1       Stage::Balancing
[03/14 14:53:23   6246s]   2.19    1.93     2.11     1         Approximately balancing fragments step
[03/14 14:53:23   6246s]   0.83    0.73     0.00     1           Resolve constraints - Approximately balancing fragments
[03/14 14:53:23   6246s]   0.24    0.21     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[03/14 14:53:23   6246s]   0.13    0.11     0.00     1           Moving gates to improve sub-tree skew
[03/14 14:53:23   6246s]   0.79    0.70     0.00     1           Approximately balancing fragments bottom up
[03/14 14:53:23   6246s]   0.12    0.10     0.00     1           Approximately balancing fragments, wire and cell delays
[03/14 14:53:23   6246s]   0.21    0.19     0.00     1         Improving fragments clock skew
[03/14 14:53:23   6246s]   0.61    0.54     0.54     1         Approximately balancing step
[03/14 14:53:23   6246s]   0.42    0.37     0.00     1           Resolve constraints - Approximately balancing
[03/14 14:53:23   6246s]   0.12    0.10     0.00     1           Approximately balancing, wire and cell delays
[03/14 14:53:23   6246s]   0.08    0.07     0.00     1         Fixing clock tree overload
[03/14 14:53:23   6246s]   0.19    0.17     0.00     1         Approximately balancing paths
[03/14 14:53:23   6246s]   7.16    6.31     7.15     1       Stage::Polishing
[03/14 14:53:23   6246s]   0.45    0.39     0.24     1         Merging balancing drivers for power
[03/14 14:53:23   6246s]   0.24    0.21     0.00     1           Clock tree timing engine global stage delay update for WC:setup.late
[03/14 14:53:23   6246s]   0.22    0.19     0.00     1         Improving clock skew
[03/14 14:53:23   6246s]   1.25    1.10     0.00     1         Reducing clock tree power 3
[03/14 14:53:23   6246s]   0.00    0.00     0.00     1           Legalizing clock trees
[03/14 14:53:23   6246s]   0.19    0.16     0.00     1         Improving insertion delay
[03/14 14:53:23   6246s]   5.05    4.45     4.58     1         Wire Opt OverFix
[03/14 14:53:23   6246s]   4.39    3.87     4.13     1           Wire Reduction extra effort
[03/14 14:53:23   6246s]   0.09    0.08     0.00     1             Artificially removing short and long paths
[03/14 14:53:23   6246s]   0.28    0.25     0.00     1             Global shorten wires A0
[03/14 14:53:23   6246s]   2.98    2.62     0.00     2             Move For Wirelength - core
[03/14 14:53:23   6246s]   0.13    0.12     0.00     1             Global shorten wires A1
[03/14 14:53:23   6246s]   0.57    0.50     0.00     1             Global shorten wires B
[03/14 14:53:23   6246s]   0.08    0.07     0.00     1             Move For Wirelength - branch
[03/14 14:53:23   6246s]   0.19    0.17     0.19     1           Optimizing orientation
[03/14 14:53:23   6246s]   0.19    0.17     0.00     1             FlipOpt
[03/14 14:53:23   6246s]   0.56    0.50     0.32     1       Stage::Updating netlist
[03/14 14:53:23   6246s]   0.32    0.28     0.00     1         Leaving CCOpt scope - ClockRefiner
[03/14 14:53:23   6246s]   4.90    4.32     4.07     1     CCOpt::Phase::eGRPC
[03/14 14:53:23   6246s]   1.03    0.90     0.86     1       Leaving CCOpt scope - Routing Tools
[03/14 14:53:23   6246s]   0.86    0.76     0.00     1         Early Global Route - eGR->NR step
[03/14 14:53:23   6246s]   0.51    0.45     0.00     1       Leaving CCOpt scope - extractRC
[03/14 14:53:23   6246s]   0.20    0.18     0.20     1       Reset bufferability constraints
[03/14 14:53:23   6246s]   0.20    0.18     0.00     1         Clock tree timing engine global stage delay update for WC:setup.late
[03/14 14:53:23   6246s]   0.25    0.22     0.06     1       Moving buffers
[03/14 14:53:23   6246s]   0.06    0.05     0.00     1         Violation analysis
[03/14 14:53:23   6246s]   0.53    0.46     0.03     1       Initial Pass of Downsizing Clock Tree Cells
[03/14 14:53:23   6246s]   0.03    0.03     0.00     1         Artificially removing long paths
[03/14 14:53:23   6246s]   0.00    0.00     0.00     1         Reverting Artificially removing long paths
[03/14 14:53:23   6246s]   0.23    0.20     0.00     1       Fixing DRVs
[03/14 14:53:23   6246s]   0.05    0.05     0.00     1       Reconnecting optimized routes
[03/14 14:53:23   6246s]   0.05    0.05     0.00     1       Violation analysis
[03/14 14:53:23   6246s]   1.22    1.08     0.00     1       Leaving CCOpt scope - ClockRefiner
[03/14 14:53:23   6246s]  66.49   58.60    66.12     1     CCOpt::Phase::Routing
[03/14 14:53:23   6246s]  65.37   57.61    65.04     1       Leaving CCOpt scope - Routing Tools
[03/14 14:53:23   6246s]   0.83    0.73     0.00     1         Early Global Route - eGR->NR step
[03/14 14:53:23   6246s]  62.80   55.34     0.00     1         NanoRoute
[03/14 14:53:23   6246s]   1.41    1.24     0.00     1         Route Remaining Unrouted Nets
[03/14 14:53:23   6246s]   0.52    0.46     0.00     1       Leaving CCOpt scope - extractRC
[03/14 14:53:23   6246s]   0.24    0.21     0.00     1       Clock tree timing engine global stage delay update for WC:setup.late
[03/14 14:53:23   6246s]   2.24    1.97     1.72     1     CCOpt::Phase::PostConditioning
[03/14 14:53:23   6246s]   0.00    0.00     0.00     1       Reset bufferability constraints
[03/14 14:53:23   6246s]   0.27    0.24     0.00     1       Upsizing to fix DRVs
[03/14 14:53:23   6246s]   0.52    0.46     0.00     1       Recomputing CTS skew targets
[03/14 14:53:23   6246s]   0.20    0.18     0.00     1       Fixing DRVs
[03/14 14:53:23   6246s]   0.19    0.17     0.00     1       Buffering to fix DRVs
[03/14 14:53:23   6246s]   0.23    0.20     0.00     1       Fixing Skew by cell sizing
[03/14 14:53:23   6246s]   0.07    0.06     0.00     1       Reconnecting optimized routes
[03/14 14:53:23   6246s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[03/14 14:53:23   6246s]   0.24    0.21     0.00     1       Clock tree timing engine global stage delay update for WC:setup.late
[03/14 14:53:23   6246s]   0.26    0.23     0.00     1     Post-balance tidy up or trial balance steps
[03/14 14:53:23   6246s]   1.21    1.07     0.86     1     Tidy Up And Update Timing
[03/14 14:53:23   6246s]   0.86    0.76     0.00     1       External - Set all clocks to propagated mode
[03/14 14:53:23   6246s] -------------------------------------------------------------------------------------------------------------------
[03/14 14:53:23   6246s] 
[03/14 14:53:23   6246s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 14:53:23   6246s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2097.5M
[03/14 14:53:23   6246s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.065, MEM:2097.5M
[03/14 14:53:23   6246s] Synthesizing clock trees with CCOpt done.
[03/14 14:53:23   6246s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1730.3M, totSessionCpu=1:44:06 **
[03/14 14:53:23   6246s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/14 14:53:24   6247s] Need call spDPlaceInit before registerPrioInstLoc.
[03/14 14:53:24   6247s] GigaOpt running with 1 threads.
[03/14 14:53:24   6247s] Info: 1 threads available for lower-level modules during optimization.
[03/14 14:53:24   6247s] OPERPROF: Starting DPlace-Init at level 1, MEM:2069.5M
[03/14 14:53:24   6247s] z: 2, totalTracks: 1
[03/14 14:53:24   6247s] z: 4, totalTracks: 1
[03/14 14:53:24   6247s] z: 6, totalTracks: 1
[03/14 14:53:24   6247s] z: 8, totalTracks: 1
[03/14 14:53:24   6247s] #spOpts: N=65 mergeVia=F 
[03/14 14:53:24   6247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2069.5M
[03/14 14:53:25   6247s] OPERPROF:     Starting CMU at level 3, MEM:2069.5M
[03/14 14:53:25   6247s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2069.5M
[03/14 14:53:25   6247s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.093, MEM:2069.5M
[03/14 14:53:25   6247s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2069.5MB).
[03/14 14:53:25   6247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.138, MEM:2069.5M
[03/14 14:53:25   6247s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/14 14:53:25   6247s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/14 14:53:25   6247s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/14 14:53:25   6247s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/14 14:53:25   6247s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/14 14:53:25   6247s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/14 14:53:25   6247s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/14 14:53:25   6247s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/14 14:53:25   6247s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/14 14:53:25   6247s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/14 14:53:25   6247s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/14 14:53:25   6247s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/14 14:53:25   6247s] 	Cell FILL1_LL, site bcore.
[03/14 14:53:25   6247s] 	Cell FILL_NW_HH, site bcore.
[03/14 14:53:25   6247s] 	Cell FILL_NW_LL, site bcore.
[03/14 14:53:25   6247s] 	Cell LVLLHCD1, site bcore.
[03/14 14:53:25   6247s] 	Cell LVLLHCD2, site bcore.
[03/14 14:53:25   6247s] 	Cell LVLLHCD4, site bcore.
[03/14 14:53:25   6247s] 	Cell LVLLHCD8, site bcore.
[03/14 14:53:25   6247s] 	Cell LVLLHD1, site bcore.
[03/14 14:53:25   6247s] 	Cell LVLLHD2, site bcore.
[03/14 14:53:25   6247s] 	Cell LVLLHD4, site bcore.
[03/14 14:53:25   6247s] 	Cell LVLLHD8, site bcore.
[03/14 14:53:25   6247s] .
[03/14 14:53:25   6247s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2069.5M
[03/14 14:53:25   6247s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.068, MEM:2069.5M
[03/14 14:53:25   6247s] 
[03/14 14:53:25   6247s] Creating Lib Analyzer ...
[03/14 14:53:25   6247s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 14:53:25   6247s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 14:53:25   6247s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 14:53:25   6247s] 
[03/14 14:53:26   6248s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:44:09 mem=2077.5M
[03/14 14:53:26   6248s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:44:09 mem=2077.5M
[03/14 14:53:26   6248s] Creating Lib Analyzer, finished. 
[03/14 14:53:26   6248s] Effort level <high> specified for reg2reg path_group
[03/14 14:53:28   6250s] Processing average sequential pin duty cycle 
[03/14 14:53:31   6254s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1737.0M, totSessionCpu=1:44:14 **
[03/14 14:53:31   6254s] *** optDesign -postCTS ***
[03/14 14:53:31   6254s] DRC Margin: user margin 0.0; extra margin 0.2
[03/14 14:53:31   6254s] Hold Target Slack: user slack 0
[03/14 14:53:31   6254s] Setup Target Slack: user slack 0; extra slack 0.0
[03/14 14:53:31   6254s] setUsefulSkewMode -ecoRoute false
[03/14 14:53:31   6254s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/14 14:53:31   6254s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2079.5M
[03/14 14:53:31   6254s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.086, MEM:2079.5M
[03/14 14:53:31   6254s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2079.5M
[03/14 14:53:31   6254s] All LLGs are deleted
[03/14 14:53:31   6254s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2079.5M
[03/14 14:53:31   6254s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2077.3M
[03/14 14:53:31   6254s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2077.3M
[03/14 14:53:31   6254s] Start to check current routing status for nets...
[03/14 14:53:32   6254s] All nets are already routed correctly.
[03/14 14:53:32   6254s] End to check current routing status for nets (mem=2077.3M)
[03/14 14:53:33   6255s] Compute RC Scale Done ...
[03/14 14:53:33   6255s] ** Profile ** Start :  cpu=0:00:00.0, mem=2208.6M
[03/14 14:53:33   6255s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2208.6M
[03/14 14:53:33   6255s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2208.6M
[03/14 14:53:33   6255s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2210.7M
[03/14 14:53:33   6255s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:2210.7M
[03/14 14:53:33   6255s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.093, MEM:2210.7M
[03/14 14:53:33   6255s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.102, MEM:2210.7M
[03/14 14:53:33   6255s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2210.7M
[03/14 14:53:33   6255s] Starting delay calculation for Setup views
[03/14 14:53:33   6255s] #################################################################################
[03/14 14:53:33   6255s] # Design Stage: PreRoute
[03/14 14:53:33   6255s] # Design Name: fullchip
[03/14 14:53:33   6255s] # Design Mode: 65nm
[03/14 14:53:33   6255s] # Analysis Mode: MMMC Non-OCV 
[03/14 14:53:33   6255s] # Parasitics Mode: No SPEF/RCDB
[03/14 14:53:33   6255s] # Signoff Settings: SI Off 
[03/14 14:53:33   6255s] #################################################################################
[03/14 14:53:33   6256s] Calculate delays in BcWc mode...
[03/14 14:53:33   6256s] Topological Sorting (REAL = 0:00:00.0, MEM = 2210.7M, InitMEM = 2210.7M)
[03/14 14:53:33   6256s] Start delay calculation (fullDC) (1 T). (MEM=2210.74)
[03/14 14:53:34   6256s] End AAE Lib Interpolated Model. (MEM=2222.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 14:53:38   6260s] Total number of fetched objects 26334
[03/14 14:53:38   6261s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 14:53:38   6261s] End delay calculation. (MEM=2222.25 CPU=0:00:03.8 REAL=0:00:03.0)
[03/14 14:53:38   6261s] End delay calculation (fullDC). (MEM=2222.25 CPU=0:00:04.8 REAL=0:00:05.0)
[03/14 14:53:38   6261s] *** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 2222.3M) ***
[03/14 14:53:39   6261s] *** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=1:44:22 mem=2222.3M)
[03/14 14:53:39   6262s] ** Profile ** Overall slacks :  cpu=0:00:06.5, mem=2222.3M
[03/14 14:53:40   6262s] ** Profile ** DRVs :  cpu=0:00:00.7, mem=2222.3M
[03/14 14:53:40   6262s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.586  | -0.586  |  0.225  |
|           TNS (ns):|-587.552 |-587.552 |  0.000  |
|    Violating Paths:|  1452   |  1452   |    0    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.171%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2222.3M
[03/14 14:53:40   6262s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1820.8M, totSessionCpu=1:44:23 **
[03/14 14:53:40   6262s] ** INFO : this run is activating low effort ccoptDesign flow
[03/14 14:53:40   6262s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 14:53:40   6262s] ### Creating PhyDesignMc. totSessionCpu=1:44:23 mem=2157.3M
[03/14 14:53:40   6262s] OPERPROF: Starting DPlace-Init at level 1, MEM:2157.3M
[03/14 14:53:40   6262s] z: 2, totalTracks: 1
[03/14 14:53:40   6262s] z: 4, totalTracks: 1
[03/14 14:53:40   6262s] z: 6, totalTracks: 1
[03/14 14:53:40   6262s] z: 8, totalTracks: 1
[03/14 14:53:40   6262s] #spOpts: N=65 mergeVia=F 
[03/14 14:53:40   6262s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2157.3M
[03/14 14:53:40   6262s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.085, MEM:2157.3M
[03/14 14:53:40   6262s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2157.3MB).
[03/14 14:53:40   6262s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.133, MEM:2157.3M
[03/14 14:53:40   6263s] TotalInstCnt at PhyDesignMc Initialization: 25,122
[03/14 14:53:40   6263s] ### Creating PhyDesignMc, finished. totSessionCpu=1:44:23 mem=2157.3M
[03/14 14:53:40   6263s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2157.3M
[03/14 14:53:40   6263s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.074, MEM:2157.3M
[03/14 14:53:40   6263s] TotalInstCnt at PhyDesignMc Destruction: 25,122
[03/14 14:53:40   6263s] 
[03/14 14:53:40   6263s] Power view               = WC_VIEW
[03/14 14:53:40   6263s] Number of VT partitions  = 2
[03/14 14:53:40   6263s] Standard cells in design = 811
[03/14 14:53:40   6263s] Instances in design      = 25122
[03/14 14:53:40   6263s] 
[03/14 14:53:40   6263s] Instance distribution across the VT partitions:
[03/14 14:53:40   6263s] 
[03/14 14:53:40   6263s]  LVT : inst = 9962 (39.7%), cells = 335 (41.31%)
[03/14 14:53:40   6263s]    Lib tcbn65gpluswc        : inst = 9962 (39.7%)
[03/14 14:53:40   6263s] 
[03/14 14:53:40   6263s]  HVT : inst = 15160 (60.3%), cells = 461 (56.84%)
[03/14 14:53:40   6263s]    Lib tcbn65gpluswc        : inst = 15160 (60.3%)
[03/14 14:53:40   6263s] 
[03/14 14:53:40   6263s] Reporting took 0 sec
[03/14 14:53:40   6263s] #optDebug: fT-E <X 2 0 0 1>
[03/14 14:53:41   6263s] *** Starting optimizing excluded clock nets MEM= 2157.3M) ***
[03/14 14:53:41   6263s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2157.3M) ***
[03/14 14:53:41   6263s] *** Starting optimizing excluded clock nets MEM= 2157.3M) ***
[03/14 14:53:41   6263s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2157.3M) ***
[03/14 14:53:41   6264s] Info: Done creating the CCOpt slew target map.
[03/14 14:53:41   6264s] Begin: GigaOpt high fanout net optimization
[03/14 14:53:41   6264s] GigaOpt HFN: use maxLocalDensity 1.2
[03/14 14:53:41   6264s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/14 14:53:41   6264s] Info: 77 nets with fixed/cover wires excluded.
[03/14 14:53:41   6264s] Info: 77 clock nets excluded from IPO operation.
[03/14 14:53:41   6264s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:44:24.2/1:45:51.2 (1.0), mem = 2157.3M
[03/14 14:53:41   6264s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.14
[03/14 14:53:42   6264s] (I,S,L,T): WC_VIEW: 78.4599, 23.2068, 1.04809, 102.715
[03/14 14:53:42   6264s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 14:53:42   6264s] ### Creating PhyDesignMc. totSessionCpu=1:44:25 mem=2165.3M
[03/14 14:53:42   6264s] OPERPROF: Starting DPlace-Init at level 1, MEM:2165.3M
[03/14 14:53:42   6264s] z: 2, totalTracks: 1
[03/14 14:53:42   6264s] z: 4, totalTracks: 1
[03/14 14:53:42   6264s] z: 6, totalTracks: 1
[03/14 14:53:42   6264s] z: 8, totalTracks: 1
[03/14 14:53:42   6264s] #spOpts: N=65 mergeVia=F 
[03/14 14:53:42   6264s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2165.3M
[03/14 14:53:42   6264s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.087, MEM:2165.3M
[03/14 14:53:42   6264s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2165.3MB).
[03/14 14:53:42   6264s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.134, MEM:2165.3M
[03/14 14:53:42   6264s] TotalInstCnt at PhyDesignMc Initialization: 25,122
[03/14 14:53:42   6264s] ### Creating PhyDesignMc, finished. totSessionCpu=1:44:25 mem=2165.3M
[03/14 14:53:42   6264s] ### Creating RouteCongInterface, started
[03/14 14:53:42   6264s] ### Creating LA Mngr. totSessionCpu=1:44:25 mem=2165.3M
[03/14 14:53:42   6264s] ### Creating LA Mngr, finished. totSessionCpu=1:44:25 mem=2165.3M
[03/14 14:53:42   6264s] 
[03/14 14:53:42   6264s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/14 14:53:42   6264s] 
[03/14 14:53:42   6264s] #optDebug: {0, 1.200}
[03/14 14:53:42   6264s] ### Creating RouteCongInterface, finished
[03/14 14:53:42   6264s] ### Creating LA Mngr. totSessionCpu=1:44:25 mem=2165.3M
[03/14 14:53:42   6264s] ### Creating LA Mngr, finished. totSessionCpu=1:44:25 mem=2165.3M
[03/14 14:53:46   6268s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 14:53:46   6268s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2165.3M
[03/14 14:53:46   6268s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.065, MEM:2165.3M
[03/14 14:53:46   6268s] TotalInstCnt at PhyDesignMc Destruction: 25,122
[03/14 14:53:46   6268s] (I,S,L,T): WC_VIEW: 78.4599, 23.2068, 1.04809, 102.715
[03/14 14:53:46   6268s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.14
[03/14 14:53:46   6268s] *** DrvOpt [finish] : cpu/real = 0:00:04.6/0:00:04.5 (1.0), totSession cpu/real = 1:44:28.7/1:45:55.7 (1.0), mem = 2165.3M
[03/14 14:53:46   6268s] 
[03/14 14:53:46   6268s] =============================================================================================
[03/14 14:53:46   6268s]  Step TAT Report for DrvOpt #4
[03/14 14:53:46   6268s] =============================================================================================
[03/14 14:53:46   6268s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 14:53:46   6268s] ---------------------------------------------------------------------------------------------
[03/14 14:53:46   6268s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:53:46   6268s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 14:53:46   6268s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/14 14:53:46   6268s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:53:46   6268s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:53:46   6268s] [ MISC                   ]          0:00:04.3  (  91.3 % )     0:00:04.3 /  0:00:04.3    1.0
[03/14 14:53:46   6268s] ---------------------------------------------------------------------------------------------
[03/14 14:53:46   6268s]  DrvOpt #4 TOTAL                    0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.7    1.0
[03/14 14:53:46   6268s] ---------------------------------------------------------------------------------------------
[03/14 14:53:46   6268s] 
[03/14 14:53:46   6268s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/14 14:53:46   6268s] End: GigaOpt high fanout net optimization
[03/14 14:53:46   6268s] skipped the cell partition in DRV
[03/14 14:53:47   6269s] *** Timing NOT met, worst failing slack is -0.586
[03/14 14:53:47   6269s] *** Check timing (0:00:00.0)
[03/14 14:53:47   6269s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 14:53:47   6269s] optDesignOneStep: Power Flow
[03/14 14:53:47   6269s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 14:53:47   6269s] Deleting Lib Analyzer.
[03/14 14:53:47   6269s] Begin: GigaOpt Optimization in TNS mode
[03/14 14:53:47   6269s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/14 14:53:47   6269s] Info: 77 nets with fixed/cover wires excluded.
[03/14 14:53:47   6269s] Info: 77 clock nets excluded from IPO operation.
[03/14 14:53:47   6269s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:44:29.8/1:45:56.8 (1.0), mem = 2165.3M
[03/14 14:53:47   6269s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.15
[03/14 14:53:47   6270s] (I,S,L,T): WC_VIEW: 78.4599, 23.2068, 1.04809, 102.715
[03/14 14:53:47   6270s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 14:53:47   6270s] ### Creating PhyDesignMc. totSessionCpu=1:44:30 mem=2165.3M
[03/14 14:53:47   6270s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 14:53:47   6270s] OPERPROF: Starting DPlace-Init at level 1, MEM:2165.3M
[03/14 14:53:47   6270s] z: 2, totalTracks: 1
[03/14 14:53:47   6270s] z: 4, totalTracks: 1
[03/14 14:53:47   6270s] z: 6, totalTracks: 1
[03/14 14:53:47   6270s] z: 8, totalTracks: 1
[03/14 14:53:47   6270s] #spOpts: N=65 mergeVia=F 
[03/14 14:53:47   6270s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2165.3M
[03/14 14:53:47   6270s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.084, MEM:2165.3M
[03/14 14:53:47   6270s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2165.3MB).
[03/14 14:53:47   6270s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.126, MEM:2165.3M
[03/14 14:53:48   6270s] TotalInstCnt at PhyDesignMc Initialization: 25,122
[03/14 14:53:48   6270s] ### Creating PhyDesignMc, finished. totSessionCpu=1:44:30 mem=2165.3M
[03/14 14:53:48   6270s] ### Creating RouteCongInterface, started
[03/14 14:53:48   6270s] 
[03/14 14:53:48   6270s] Creating Lib Analyzer ...
[03/14 14:53:48   6270s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 14:53:48   6270s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 14:53:48   6270s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 14:53:48   6270s] 
[03/14 14:53:49   6271s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:44:32 mem=2165.3M
[03/14 14:53:49   6271s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:44:32 mem=2165.3M
[03/14 14:53:49   6271s] Creating Lib Analyzer, finished. 
[03/14 14:53:49   6271s] 
[03/14 14:53:49   6271s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 14:53:49   6271s] 
[03/14 14:53:49   6271s] #optDebug: {0, 1.200}
[03/14 14:53:49   6271s] ### Creating RouteCongInterface, finished
[03/14 14:53:49   6271s] ### Creating LA Mngr. totSessionCpu=1:44:32 mem=2165.3M
[03/14 14:53:49   6271s] ### Creating LA Mngr, finished. totSessionCpu=1:44:32 mem=2165.3M
[03/14 14:53:54   6276s] *info: 77 clock nets excluded
[03/14 14:53:54   6276s] *info: 2 special nets excluded.
[03/14 14:53:54   6276s] *info: 113 no-driver nets excluded.
[03/14 14:53:54   6276s] *info: 77 nets with fixed/cover wires excluded.
[03/14 14:53:56   6278s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.12465.4
[03/14 14:53:56   6278s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 14:53:56   6278s] ** GigaOpt Optimizer WNS Slack -0.586 TNS Slack -587.551 Density 60.17
[03/14 14:53:56   6278s] Optimizer TNS Opt
[03/14 14:53:56   6278s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.225|   0.000|
|reg2reg   |-0.586|-587.551|
|HEPG      |-0.586|-587.551|
|All Paths |-0.586|-587.551|
+----------+------+--------+

[03/14 14:53:56   6279s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.586ns TNS -587.552ns; HEPG WNS -0.586ns TNS -587.552ns; all paths WNS -0.586ns TNS -587.552ns; Real time 0:02:26
[03/14 14:53:56   6279s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2184.3M
[03/14 14:53:56   6279s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2184.3M
[03/14 14:53:56   6279s] Active Path Group: reg2reg  
[03/14 14:53:56   6279s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:53:56   6279s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:53:56   6279s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:53:56   6279s] |  -0.586|   -0.586|-587.551| -587.551|    60.17%|   0:00:00.0| 2200.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:53:56   6279s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:53:57   6279s] |  -0.579|   -0.579|-582.483| -582.483|    60.18%|   0:00:01.0| 2238.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:53:57   6279s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:53:58   6280s] |  -0.573|   -0.573|-580.409| -580.409|    60.18%|   0:00:01.0| 2239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:53:58   6280s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:53:59   6281s] |  -0.567|   -0.567|-578.373| -578.373|    60.18%|   0:00:01.0| 2239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:53:59   6281s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:54:01   6283s] |  -0.567|   -0.567|-575.958| -575.958|    60.19%|   0:00:02.0| 2240.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:54:01   6283s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:54:02   6284s] |  -0.561|   -0.561|-573.245| -573.245|    60.24%|   0:00:01.0| 2240.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:54:02   6284s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:54:03   6286s] |  -0.558|   -0.558|-571.784| -571.784|    60.25%|   0:00:01.0| 2240.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:54:03   6286s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:54:04   6287s] |  -0.558|   -0.558|-571.175| -571.175|    60.25%|   0:00:01.0| 2246.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:54:04   6287s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:54:05   6287s] |  -0.553|   -0.553|-570.209| -570.209|    60.28%|   0:00:01.0| 2246.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:05   6287s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:54:06   6288s] |  -0.553|   -0.553|-569.275| -569.275|    60.28%|   0:00:01.0| 2246.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:06   6288s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:54:06   6288s] |  -0.553|   -0.553|-569.112| -569.112|    60.28%|   0:00:00.0| 2246.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:06   6288s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:54:08   6290s] |  -0.553|   -0.553|-567.159| -567.159|    60.30%|   0:00:02.0| 2247.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:08   6290s] |        |         |        |         |          |            |        |          |         | q5_reg_9_/D                                        |
[03/14 14:54:08   6290s] |  -0.553|   -0.553|-566.941| -566.941|    60.31%|   0:00:00.0| 2247.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:08   6290s] |        |         |        |         |          |            |        |          |         | q5_reg_9_/D                                        |
[03/14 14:54:08   6290s] |  -0.553|   -0.553|-566.915| -566.915|    60.31%|   0:00:00.0| 2247.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:08   6290s] |        |         |        |         |          |            |        |          |         | q5_reg_9_/D                                        |
[03/14 14:54:09   6291s] |  -0.553|   -0.553|-566.045| -566.045|    60.32%|   0:00:01.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:09   6291s] |        |         |        |         |          |            |        |          |         | q5_reg_7_/D                                        |
[03/14 14:54:09   6291s] |  -0.553|   -0.553|-565.976| -565.976|    60.32%|   0:00:00.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:09   6291s] |        |         |        |         |          |            |        |          |         | q5_reg_7_/D                                        |
[03/14 14:54:11   6293s] |  -0.553|   -0.553|-565.671| -565.671|    60.33%|   0:00:02.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:11   6293s] |        |         |        |         |          |            |        |          |         | q1_reg_7_/D                                        |
[03/14 14:54:11   6293s] |  -0.553|   -0.553|-565.651| -565.651|    60.34%|   0:00:00.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:11   6293s] |        |         |        |         |          |            |        |          |         | q1_reg_7_/D                                        |
[03/14 14:54:11   6294s] |  -0.553|   -0.553|-565.650| -565.650|    60.34%|   0:00:00.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:11   6294s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/14 14:54:11   6294s] |  -0.553|   -0.553|-565.646| -565.646|    60.34%|   0:00:00.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:11   6294s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/14 14:54:13   6295s] |  -0.553|   -0.553|-565.096| -565.096|    60.34%|   0:00:02.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:13   6295s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:54:13   6296s] |  -0.553|   -0.553|-565.033| -565.033|    60.35%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:13   6296s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:54:14   6296s] |  -0.553|   -0.553|-565.005| -565.005|    60.35%|   0:00:01.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:14   6296s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:54:15   6297s] |  -0.553|   -0.553|-564.377| -564.377|    60.36%|   0:00:01.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:15   6297s] |        |         |        |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/14 14:54:15   6297s] |  -0.553|   -0.553|-564.308| -564.308|    60.36%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:15   6297s] |        |         |        |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/14 14:54:15   6298s] |  -0.553|   -0.553|-564.301| -564.301|    60.36%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:15   6298s] |        |         |        |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/14 14:54:16   6298s] |  -0.553|   -0.553|-564.298| -564.298|    60.36%|   0:00:01.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:16   6298s] |        |         |        |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/14 14:54:17   6299s] |  -0.553|   -0.553|-563.608| -563.608|    60.37%|   0:00:01.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:17   6299s] |        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/14 14:54:17   6299s] |  -0.553|   -0.553|-563.532| -563.532|    60.37%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:17   6299s] |        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/14 14:54:17   6299s] |  -0.553|   -0.553|-562.993| -562.993|    60.38%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:17   6299s] |        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/14 14:54:17   6300s] |  -0.553|   -0.553|-562.990| -562.990|    60.38%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:17   6300s] |        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/14 14:54:17   6300s] |  -0.553|   -0.553|-562.916| -562.916|    60.38%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:17   6300s] |        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/14 14:54:17   6300s] |  -0.553|   -0.553|-562.904| -562.904|    60.38%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:17   6300s] |        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/14 14:54:19   6301s] |  -0.553|   -0.553|-562.454| -562.454|    60.38%|   0:00:02.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:54:19   6301s] |        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 14:54:19   6301s] |  -0.553|   -0.553|-562.422| -562.422|    60.39%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:54:19   6301s] |        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 14:54:19   6301s] |  -0.553|   -0.553|-562.390| -562.390|    60.38%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:19   6301s] |        |         |        |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/14 14:54:20   6302s] |  -0.553|   -0.553|-562.330| -562.330|    60.39%|   0:00:01.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:20   6302s] |        |         |        |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/14 14:54:20   6302s] |  -0.553|   -0.553|-562.260| -562.260|    60.39%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:20   6302s] |        |         |        |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/14 14:54:20   6302s] |  -0.553|   -0.553|-562.014| -562.014|    60.39%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:20   6302s] |        |         |        |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/14 14:54:20   6303s] |  -0.553|   -0.553|-561.861| -561.861|    60.39%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:54:20   6303s] |        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 14:54:20   6303s] |  -0.553|   -0.553|-561.855| -561.855|    60.39%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:54:20   6303s] |        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 14:54:20   6303s] |  -0.553|   -0.553|-561.852| -561.852|    60.39%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:54:20   6303s] |        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 14:54:21   6303s] |  -0.553|   -0.553|-561.612| -561.612|    60.40%|   0:00:01.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:54:21   6303s] |        |         |        |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/14 14:54:21   6304s] |  -0.553|   -0.553|-561.555| -561.555|    60.40%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:54:21   6304s] |        |         |        |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/14 14:54:22   6304s] |  -0.553|   -0.553|-561.352| -561.352|    60.40%|   0:00:01.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:22   6304s] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 14:54:22   6304s] |  -0.553|   -0.553|-561.243| -561.243|    60.40%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:22   6304s] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 14:54:22   6305s] |  -0.553|   -0.553|-561.240| -561.240|    60.40%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:22   6305s] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 14:54:23   6306s] |  -0.553|   -0.553|-561.190| -561.190|    60.42%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:23   6306s] |        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/14 14:54:24   6306s] |  -0.553|   -0.553|-561.128| -561.128|    60.42%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:54:24   6306s] |        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/14 14:54:24   6307s] |  -0.553|   -0.553|-560.937| -560.937|    60.42%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:54:24   6307s] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/14 14:54:25   6307s] |  -0.553|   -0.553|-560.786| -560.786|    60.43%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:54:25   6307s] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/14 14:54:25   6307s] |  -0.553|   -0.553|-560.531| -560.531|    60.43%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:25   6307s] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/14 14:54:26   6308s] |  -0.553|   -0.553|-560.616| -560.616|    60.43%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:54:26   6308s] |        |         |        |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/14 14:54:26   6308s] |  -0.553|   -0.553|-560.485| -560.485|    60.44%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:54:26   6308s] |        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/14 14:54:26   6308s] |  -0.553|   -0.553|-560.380| -560.380|    60.44%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:54:26   6308s] |        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/14 14:54:26   6309s] |  -0.553|   -0.553|-559.935| -559.935|    60.44%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:26   6309s] |        |         |        |         |          |            |        |          |         | q5_reg_3_/D                                        |
[03/14 14:54:27   6309s] |  -0.553|   -0.553|-559.906| -559.906|    60.44%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:27   6309s] |        |         |        |         |          |            |        |          |         | q5_reg_3_/D                                        |
[03/14 14:54:27   6309s] |  -0.553|   -0.553|-559.309| -559.309|    60.44%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:54:27   6309s] |        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/14 14:54:27   6309s] |  -0.553|   -0.553|-559.120| -559.120|    60.45%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:54:27   6309s] |        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/14 14:54:28   6310s] |  -0.553|   -0.553|-559.020| -559.020|    60.45%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:28   6310s] |        |         |        |         |          |            |        |          |         | q14_reg_3_/D                                       |
[03/14 14:54:28   6310s] |  -0.553|   -0.553|-558.953| -558.953|    60.45%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:28   6310s] |        |         |        |         |          |            |        |          |         | q14_reg_3_/D                                       |
[03/14 14:54:28   6310s] |  -0.553|   -0.553|-558.920| -558.920|    60.46%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:28   6310s] |        |         |        |         |          |            |        |          |         | q5_reg_3_/D                                        |
[03/14 14:54:29   6311s] |  -0.553|   -0.553|-558.881| -558.881|    60.46%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:29   6311s] |        |         |        |         |          |            |        |          |         | q5_reg_3_/D                                        |
[03/14 14:54:29   6312s] |  -0.553|   -0.553|-558.813| -558.813|    60.47%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:54:29   6312s] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/14 14:54:30   6312s] |  -0.553|   -0.553|-558.472| -558.472|    60.47%|   0:00:01.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:30   6312s] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/14 14:54:30   6312s] |  -0.553|   -0.553|-558.429| -558.429|    60.47%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:30   6312s] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/14 14:54:30   6312s] |  -0.553|   -0.553|-558.427| -558.427|    60.47%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:30   6312s] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/14 14:54:30   6313s] |  -0.553|   -0.553|-558.272| -558.272|    60.47%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:30   6313s] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/14 14:54:31   6313s] |  -0.553|   -0.553|-558.135| -558.135|    60.47%|   0:00:01.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:31   6313s] |        |         |        |         |          |            |        |          |         | q13_reg_2_/D                                       |
[03/14 14:54:31   6313s] |  -0.553|   -0.553|-558.035| -558.035|    60.47%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:31   6313s] |        |         |        |         |          |            |        |          |         | q13_reg_2_/D                                       |
[03/14 14:54:32   6314s] |  -0.553|   -0.553|-557.680| -557.680|    60.47%|   0:00:01.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:32   6314s] |        |         |        |         |          |            |        |          |         | q13_reg_2_/D                                       |
[03/14 14:54:32   6314s] |  -0.553|   -0.553|-557.267| -557.267|    60.48%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:32   6314s] |        |         |        |         |          |            |        |          |         | q13_reg_2_/D                                       |
[03/14 14:54:32   6314s] |  -0.553|   -0.553|-557.221| -557.221|    60.49%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:32   6314s] |        |         |        |         |          |            |        |          |         | q13_reg_2_/D                                       |
[03/14 14:54:32   6314s] |  -0.553|   -0.553|-557.202| -557.202|    60.49%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:32   6315s] |        |         |        |         |          |            |        |          |         | q13_reg_2_/D                                       |
[03/14 14:54:33   6315s] |  -0.553|   -0.553|-556.865| -556.865|    60.49%|   0:00:01.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:54:33   6315s] |        |         |        |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/14 14:54:33   6315s] |  -0.553|   -0.553|-556.718| -556.718|    60.50%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:54:33   6315s] |        |         |        |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/14 14:54:33   6316s] |  -0.553|   -0.553|-556.233| -556.233|    60.50%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:33   6316s] |        |         |        |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/14 14:54:33   6316s] |  -0.553|   -0.553|-556.157| -556.157|    60.50%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 14:54:33   6316s] |        |         |        |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/14 14:54:34   6316s] |  -0.553|   -0.553|-555.520| -555.520|    60.51%|   0:00:01.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:34   6316s] |        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 14:54:34   6316s] |  -0.553|   -0.553|-555.382| -555.382|    60.51%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:34   6316s] |        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 14:54:34   6316s] |  -0.553|   -0.553|-555.093| -555.093|    60.51%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:34   6316s] |        |         |        |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/14 14:54:35   6317s] |  -0.553|   -0.553|-554.990| -554.990|    60.52%|   0:00:01.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:54:35   6317s] |        |         |        |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 14:54:35   6317s] |  -0.553|   -0.553|-554.713| -554.713|    60.52%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:54:35   6317s] |        |         |        |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 14:54:35   6317s] |  -0.553|   -0.553|-554.535| -554.535|    60.52%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:54:35   6317s] |        |         |        |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/14 14:54:35   6318s] |  -0.553|   -0.553|-554.512| -554.512|    60.52%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:54:35   6318s] |        |         |        |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/14 14:54:35   6318s] |  -0.553|   -0.553|-554.504| -554.504|    60.53%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 14:54:35   6318s] |        |         |        |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/14 14:54:36   6318s] |  -0.553|   -0.553|-554.488| -554.488|    60.53%|   0:00:01.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 14:54:36   6318s] |        |         |        |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 14:54:37   6319s] |  -0.553|   -0.553|-554.073| -554.073|    60.53%|   0:00:01.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:54:37   6319s] |        |         |        |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/14 14:54:37   6319s] |  -0.553|   -0.553|-553.252| -553.252|    60.54%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:54:37   6319s] |        |         |        |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/14 14:54:38   6320s] |  -0.553|   -0.553|-552.824| -552.824|    60.54%|   0:00:01.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:38   6320s] |        |         |        |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/14 14:54:38   6320s] |  -0.553|   -0.553|-552.745| -552.745|    60.54%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:38   6320s] |        |         |        |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/14 14:54:38   6320s] |  -0.553|   -0.553|-552.300| -552.300|    60.55%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:54:38   6320s] |        |         |        |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/14 14:54:38   6320s] |  -0.553|   -0.553|-552.246| -552.246|    60.55%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:54:38   6320s] |        |         |        |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/14 14:54:38   6320s] |  -0.553|   -0.553|-552.037| -552.037|    60.55%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:54:38   6320s] |        |         |        |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/14 14:54:38   6321s] |  -0.553|   -0.553|-551.977| -551.977|    60.55%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:54:38   6321s] |        |         |        |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/14 14:54:38   6321s] |  -0.553|   -0.553|-551.952| -551.952|    60.56%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:54:38   6321s] |        |         |        |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/14 14:54:39   6321s] |  -0.553|   -0.553|-551.563| -551.563|    60.56%|   0:00:01.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:39   6321s] |        |         |        |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/14 14:54:39   6321s] |  -0.553|   -0.553|-551.556| -551.556|    60.56%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:39   6321s] |        |         |        |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/14 14:54:39   6321s] |  -0.553|   -0.553|-551.448| -551.448|    60.56%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:39   6321s] |        |         |        |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/14 14:54:39   6321s] |  -0.553|   -0.553|-551.401| -551.401|    60.57%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:39   6321s] |        |         |        |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/14 14:54:39   6322s] |  -0.553|   -0.553|-551.407| -551.407|    60.57%|   0:00:00.0| 2255.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:39   6322s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:54:39   6322s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:54:39   6322s] 
[03/14 14:54:39   6322s] *** Finish Core Optimize Step (cpu=0:00:43.0 real=0:00:43.0 mem=2255.0M) ***
[03/14 14:54:39   6322s] 
[03/14 14:54:39   6322s] *** Finished Optimize Step Cumulative (cpu=0:00:43.1 real=0:00:43.0 mem=2255.0M) ***
[03/14 14:54:39   6322s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.225|   0.000|
|reg2reg   |-0.553|-551.407|
|HEPG      |-0.553|-551.407|
|All Paths |-0.553|-551.407|
+----------+------+--------+

[03/14 14:54:40   6322s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.553ns TNS -551.408ns; HEPG WNS -0.553ns TNS -551.408ns; all paths WNS -0.553ns TNS -551.408ns; Real time 0:03:10
[03/14 14:54:40   6322s] ** GigaOpt Optimizer WNS Slack -0.553 TNS Slack -551.407 Density 60.57
[03/14 14:54:40   6322s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.10
[03/14 14:54:40   6322s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2255.0M
[03/14 14:54:40   6322s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.071, MEM:2255.0M
[03/14 14:54:40   6322s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2255.0M
[03/14 14:54:40   6322s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2255.0M
[03/14 14:54:40   6322s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2255.0M
[03/14 14:54:40   6322s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.093, MEM:2255.0M
[03/14 14:54:40   6322s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.135, MEM:2255.0M
[03/14 14:54:40   6322s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.135, MEM:2255.0M
[03/14 14:54:40   6322s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.21
[03/14 14:54:40   6322s] OPERPROF: Starting RefinePlace at level 1, MEM:2255.0M
[03/14 14:54:40   6322s] *** Starting refinePlace (1:45:23 mem=2255.0M) ***
[03/14 14:54:40   6322s] Total net bbox length = 3.522e+05 (1.663e+05 1.859e+05) (ext = 8.270e+03)
[03/14 14:54:40   6322s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:54:40   6322s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2255.0M
[03/14 14:54:40   6322s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2255.0M
[03/14 14:54:40   6322s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:2255.0M
[03/14 14:54:40   6322s] default core: bins with density > 0.750 = 56.80 % ( 355 / 625 )
[03/14 14:54:40   6322s] Density distribution unevenness ratio = 23.759%
[03/14 14:54:40   6322s] RPlace IncrNP: Rollback Lev = -3
[03/14 14:54:40   6322s] RPlace: Density =1.036667, incremental np is triggered.
[03/14 14:54:40   6322s] OPERPROF:     Starting spMPad at level 3, MEM:2255.0M
[03/14 14:54:40   6322s] OPERPROF:       Starting spContextMPad at level 4, MEM:2255.0M
[03/14 14:54:40   6322s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2255.0M
[03/14 14:54:40   6322s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.005, MEM:2255.0M
[03/14 14:54:40   6322s] nrCritNet: 1.97% ( 521 / 26469 ) cutoffSlk: -537.7ps stdDelay: 14.5ps
[03/14 14:54:40   6322s] OPERPROF:     Starting npMain at level 3, MEM:2255.0M
[03/14 14:54:40   6322s] incrNP th 1.000, 0.100
[03/14 14:54:40   6323s] limitMaxMove -1, priorityInstMaxMove 3
[03/14 14:54:40   6323s] SP #FI/SF FL/PI 76/23545 1527/133
[03/14 14:54:40   6323s] OPERPROF:       Starting npPlace at level 4, MEM:2262.3M
[03/14 14:54:40   6323s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 14:54:40   6323s] No instances found in the vector
[03/14 14:54:40   6323s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2270.3M, DRC: 0)
[03/14 14:54:40   6323s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:54:41   6323s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 14:54:41   6323s] No instances found in the vector
[03/14 14:54:41   6323s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2272.7M, DRC: 0)
[03/14 14:54:41   6323s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:54:41   6324s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 14:54:41   6324s] No instances found in the vector
[03/14 14:54:41   6324s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2273.7M, DRC: 0)
[03/14 14:54:41   6324s] 0 (out of 0) MH cells were successfully legalized.
[03/14 14:54:42   6324s] OPERPROF:       Finished npPlace at level 4, CPU:1.560, REAL:1.567, MEM:2273.7M
[03/14 14:54:42   6324s] OPERPROF:     Finished npMain at level 3, CPU:1.920, REAL:1.924, MEM:2273.7M
[03/14 14:54:42   6324s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2273.7M
[03/14 14:54:42   6324s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.015, MEM:2273.7M
[03/14 14:54:42   6324s] default core: bins with density > 0.750 = 57.28 % ( 358 / 625 )
[03/14 14:54:42   6324s] Density distribution unevenness ratio = 23.759%
[03/14 14:54:42   6324s] RPlace postIncrNP: Density = 1.036667 -> 0.998889.
[03/14 14:54:42   6324s] RPlace postIncrNP Info: Density distribution changes:
[03/14 14:54:42   6324s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/14 14:54:42   6324s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/14 14:54:42   6324s] [1.00 - 1.05] :	 1 (0.16%) -> 0 (0.00%)
[03/14 14:54:42   6324s] [0.95 - 1.00] :	 8 (1.28%) -> 6 (0.96%)
[03/14 14:54:42   6324s] [0.90 - 0.95] :	 34 (5.44%) -> 31 (4.96%)
[03/14 14:54:42   6324s] [0.85 - 0.90] :	 72 (11.52%) -> 78 (12.48%)
[03/14 14:54:42   6324s] [0.80 - 0.85] :	 124 (19.84%) -> 127 (20.32%)
[03/14 14:54:42   6324s] [CPU] RefinePlace/IncrNP (cpu=0:00:02.1, real=0:00:02.0, mem=2273.7MB) @(1:45:23 - 1:45:25).
[03/14 14:54:42   6324s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:2.130, REAL:2.138, MEM:2273.7M
[03/14 14:54:42   6324s] Move report: incrNP moves 1622 insts, mean move: 3.40 um, max move: 20.80 um
[03/14 14:54:42   6324s] 	Max move on inst (core_instance/mac_array_instance/FE_OCPC2611_q_temp_243): (248.40, 271.00) --> (265.60, 274.60)
[03/14 14:54:42   6324s] Move report: Timing Driven Placement moves 1622 insts, mean move: 3.40 um, max move: 20.80 um
[03/14 14:54:42   6324s] 	Max move on inst (core_instance/mac_array_instance/FE_OCPC2611_q_temp_243): (248.40, 271.00) --> (265.60, 274.60)
[03/14 14:54:42   6324s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2273.7MB
[03/14 14:54:42   6324s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2273.7M
[03/14 14:54:42   6324s] Starting refinePlace ...
[03/14 14:54:42   6324s] ** Cut row section cpu time 0:00:00.0.
[03/14 14:54:42   6324s]    Spread Effort: high, standalone mode, useDDP on.
[03/14 14:54:43   6325s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2273.7MB) @(1:45:25 - 1:45:25).
[03/14 14:54:43   6325s] Move report: preRPlace moves 2698 insts, mean move: 0.59 um, max move: 4.40 um
[03/14 14:54:43   6325s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_7964_0): (333.60, 364.60) --> (331.00, 366.40)
[03/14 14:54:43   6325s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/14 14:54:43   6325s] wireLenOptFixPriorityInst 6512 inst fixed
[03/14 14:54:43   6325s] 
[03/14 14:54:43   6325s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 14:54:43   6325s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 14:54:43   6325s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2273.7MB) @(1:45:25 - 1:45:26).
[03/14 14:54:43   6325s] Move report: Detail placement moves 2698 insts, mean move: 0.59 um, max move: 4.40 um
[03/14 14:54:43   6325s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_7964_0): (333.60, 364.60) --> (331.00, 366.40)
[03/14 14:54:43   6325s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2273.7MB
[03/14 14:54:43   6325s] Statistics of distance of Instance movement in refine placement:
[03/14 14:54:43   6325s]   maximum (X+Y) =        21.20 um
[03/14 14:54:43   6325s]   inst (core_instance/mac_array_instance/FE_OCPC2611_q_temp_243) with max move: (248.4, 271) -> (266, 274.6)
[03/14 14:54:43   6325s]   mean    (X+Y) =         1.88 um
[03/14 14:54:43   6325s] Total instances flipped for legalization: 6
[03/14 14:54:43   6325s] Summary Report:
[03/14 14:54:43   6325s] Instances move: 3599 (out of 25205 movable)
[03/14 14:54:43   6325s] Instances flipped: 6
[03/14 14:54:43   6325s] Mean displacement: 1.88 um
[03/14 14:54:43   6325s] Max displacement: 21.20 um (Instance: core_instance/mac_array_instance/FE_OCPC2611_q_temp_243) (248.4, 271) -> (266, 274.6)
[03/14 14:54:43   6325s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
[03/14 14:54:43   6325s] Total instances moved : 3599
[03/14 14:54:43   6325s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.970, REAL:0.974, MEM:2273.7M
[03/14 14:54:43   6325s] Total net bbox length = 3.535e+05 (1.672e+05 1.863e+05) (ext = 8.270e+03)
[03/14 14:54:43   6325s] Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2273.7MB
[03/14 14:54:43   6325s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:03.0, mem=2273.7MB) @(1:45:23 - 1:45:26).
[03/14 14:54:43   6325s] *** Finished refinePlace (1:45:26 mem=2273.7M) ***
[03/14 14:54:43   6325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.21
[03/14 14:54:43   6325s] OPERPROF: Finished RefinePlace at level 1, CPU:3.200, REAL:3.208, MEM:2273.7M
[03/14 14:54:43   6326s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2273.7M
[03/14 14:54:43   6326s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.068, MEM:2273.7M
[03/14 14:54:43   6326s] Finished re-routing un-routed nets (0:00:00.0 2273.7M)
[03/14 14:54:43   6326s] 
[03/14 14:54:43   6326s] OPERPROF: Starting DPlace-Init at level 1, MEM:2273.7M
[03/14 14:54:43   6326s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2273.7M
[03/14 14:54:44   6326s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.097, MEM:2273.7M
[03/14 14:54:44   6326s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.150, MEM:2273.7M
[03/14 14:54:44   6326s] 
[03/14 14:54:44   6326s] Density : 0.6057
[03/14 14:54:44   6326s] Max route overflow : 0.0000
[03/14 14:54:44   6326s] 
[03/14 14:54:44   6326s] 
[03/14 14:54:44   6326s] *** Finish Physical Update (cpu=0:00:04.2 real=0:00:04.0 mem=2273.7M) ***
[03/14 14:54:44   6326s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.10
[03/14 14:54:44   6326s] ** GigaOpt Optimizer WNS Slack -0.553 TNS Slack -550.620 Density 60.57
[03/14 14:54:44   6326s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.225|   0.000|
|reg2reg   |-0.553|-550.620|
|HEPG      |-0.553|-550.620|
|All Paths |-0.553|-550.620|
+----------+------+--------+

[03/14 14:54:44   6326s] **** Begin NDR-Layer Usage Statistics ****
[03/14 14:54:44   6326s] Layer 3 has 77 constrained nets 
[03/14 14:54:44   6326s] Layer 7 has 427 constrained nets 
[03/14 14:54:44   6326s] **** End NDR-Layer Usage Statistics ****
[03/14 14:54:44   6326s] 
[03/14 14:54:44   6326s] *** Finish post-CTS Setup Fixing (cpu=0:00:48.0 real=0:00:48.0 mem=2273.7M) ***
[03/14 14:54:44   6326s] 
[03/14 14:54:44   6326s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.12465.4
[03/14 14:54:44   6326s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2238.6M
[03/14 14:54:44   6326s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.068, MEM:2238.6M
[03/14 14:54:44   6326s] TotalInstCnt at PhyDesignMc Destruction: 25,281
[03/14 14:54:44   6326s] (I,S,L,T): WC_VIEW: 78.8451, 23.4378, 1.05863, 103.341
[03/14 14:54:44   6326s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.15
[03/14 14:54:44   6326s] *** SetupOpt [finish] : cpu/real = 0:00:57.2/0:00:57.2 (1.0), totSession cpu/real = 1:45:27.0/1:46:54.0 (1.0), mem = 2238.6M
[03/14 14:54:44   6326s] 
[03/14 14:54:44   6326s] =============================================================================================
[03/14 14:54:44   6326s]  Step TAT Report for TnsOpt #3
[03/14 14:54:44   6326s] =============================================================================================
[03/14 14:54:44   6326s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 14:54:44   6326s] ---------------------------------------------------------------------------------------------
[03/14 14:54:44   6326s] [ RefinePlace            ]      1   0:00:04.2  (   7.3 % )     0:00:04.2 /  0:00:04.2    1.0
[03/14 14:54:44   6326s] [ SlackTraversorInit     ]      2   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 14:54:44   6326s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   2.1 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 14:54:44   6326s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:54:44   6326s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 14:54:44   6326s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 14:54:44   6326s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 14:54:44   6326s] [ TransformInit          ]      1   0:00:07.0  (  12.3 % )     0:00:07.0 /  0:00:07.1    1.0
[03/14 14:54:44   6326s] [ OptSingleIteration     ]    262   0:00:00.6  (   1.0 % )     0:00:41.0 /  0:00:41.0    1.0
[03/14 14:54:44   6326s] [ OptGetWeight           ]    262   0:00:01.2  (   2.1 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 14:54:44   6326s] [ OptEval                ]    262   0:00:30.9  (  54.1 % )     0:00:30.9 /  0:00:30.9    1.0
[03/14 14:54:44   6326s] [ OptCommit              ]    262   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 14:54:44   6326s] [ IncrTimingUpdate       ]    170   0:00:01.5  (   2.6 % )     0:00:01.5 /  0:00:01.5    1.0
[03/14 14:54:44   6326s] [ PostCommitDelayUpdate  ]    263   0:00:00.3  (   0.6 % )     0:00:01.4 /  0:00:01.3    1.0
[03/14 14:54:44   6326s] [ IncrDelayCalc          ]    539   0:00:01.0  (   1.8 % )     0:00:01.0 /  0:00:00.9    0.9
[03/14 14:54:44   6326s] [ SetupOptGetWorkingSet  ]    720   0:00:02.5  (   4.3 % )     0:00:02.5 /  0:00:02.4    1.0
[03/14 14:54:44   6326s] [ SetupOptGetActiveNode  ]    720   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.0
[03/14 14:54:44   6326s] [ SetupOptSlackGraph     ]    262   0:00:02.5  (   4.4 % )     0:00:02.5 /  0:00:02.6    1.0
[03/14 14:54:44   6326s] [ MISC                   ]          0:00:02.9  (   5.1 % )     0:00:02.9 /  0:00:02.9    1.0
[03/14 14:54:44   6326s] ---------------------------------------------------------------------------------------------
[03/14 14:54:44   6326s]  TnsOpt #3 TOTAL                    0:00:57.2  ( 100.0 % )     0:00:57.2 /  0:00:57.2    1.0
[03/14 14:54:44   6326s] ---------------------------------------------------------------------------------------------
[03/14 14:54:44   6326s] 
[03/14 14:54:44   6326s] End: GigaOpt Optimization in TNS mode
[03/14 14:54:44   6327s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 14:54:44   6327s] optDesignOneStep: Power Flow
[03/14 14:54:44   6327s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 14:54:44   6327s] Deleting Lib Analyzer.
[03/14 14:54:44   6327s] Begin: GigaOpt Optimization in WNS mode
[03/14 14:54:44   6327s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/14 14:54:44   6327s] Info: 77 nets with fixed/cover wires excluded.
[03/14 14:54:44   6327s] Info: 77 clock nets excluded from IPO operation.
[03/14 14:54:44   6327s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:45:27.2/1:46:54.2 (1.0), mem = 2185.6M
[03/14 14:54:44   6327s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.16
[03/14 14:54:45   6327s] (I,S,L,T): WC_VIEW: 78.8451, 23.4378, 1.05863, 103.341
[03/14 14:54:45   6327s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 14:54:45   6327s] ### Creating PhyDesignMc. totSessionCpu=1:45:28 mem=2185.6M
[03/14 14:54:45   6327s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 14:54:45   6327s] OPERPROF: Starting DPlace-Init at level 1, MEM:2185.6M
[03/14 14:54:45   6327s] z: 2, totalTracks: 1
[03/14 14:54:45   6327s] z: 4, totalTracks: 1
[03/14 14:54:45   6327s] z: 6, totalTracks: 1
[03/14 14:54:45   6327s] z: 8, totalTracks: 1
[03/14 14:54:45   6327s] #spOpts: N=65 mergeVia=F 
[03/14 14:54:45   6327s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2185.6M
[03/14 14:54:45   6327s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.089, MEM:2185.6M
[03/14 14:54:45   6327s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2185.6MB).
[03/14 14:54:45   6327s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.137, MEM:2185.6M
[03/14 14:54:45   6327s] TotalInstCnt at PhyDesignMc Initialization: 25,281
[03/14 14:54:45   6327s] ### Creating PhyDesignMc, finished. totSessionCpu=1:45:28 mem=2185.6M
[03/14 14:54:45   6327s] ### Creating RouteCongInterface, started
[03/14 14:54:45   6327s] 
[03/14 14:54:45   6327s] Creating Lib Analyzer ...
[03/14 14:54:45   6327s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 14:54:45   6327s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 14:54:45   6327s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 14:54:45   6327s] 
[03/14 14:54:46   6329s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:45:29 mem=2189.7M
[03/14 14:54:46   6329s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:45:29 mem=2189.7M
[03/14 14:54:46   6329s] Creating Lib Analyzer, finished. 
[03/14 14:54:46   6329s] 
[03/14 14:54:46   6329s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 14:54:46   6329s] 
[03/14 14:54:46   6329s] #optDebug: {0, 1.200}
[03/14 14:54:46   6329s] ### Creating RouteCongInterface, finished
[03/14 14:54:46   6329s] ### Creating LA Mngr. totSessionCpu=1:45:29 mem=2189.7M
[03/14 14:54:46   6329s] ### Creating LA Mngr, finished. totSessionCpu=1:45:29 mem=2189.7M
[03/14 14:54:51   6334s] *info: 77 clock nets excluded
[03/14 14:54:51   6334s] *info: 2 special nets excluded.
[03/14 14:54:51   6334s] *info: 114 no-driver nets excluded.
[03/14 14:54:51   6334s] *info: 77 nets with fixed/cover wires excluded.
[03/14 14:54:53   6336s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.12465.5
[03/14 14:54:53   6336s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/14 14:54:54   6336s] ** GigaOpt Optimizer WNS Slack -0.553 TNS Slack -550.620 Density 60.57
[03/14 14:54:54   6336s] Optimizer WNS Pass 0
[03/14 14:54:54   6336s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.225|   0.000|
|reg2reg   |-0.553|-550.620|
|HEPG      |-0.553|-550.620|
|All Paths |-0.553|-550.620|
+----------+------+--------+

[03/14 14:54:54   6336s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.553ns TNS -550.621ns; HEPG WNS -0.553ns TNS -550.621ns; all paths WNS -0.553ns TNS -550.621ns; Real time 0:03:24
[03/14 14:54:54   6336s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2208.7M
[03/14 14:54:54   6336s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2208.7M
[03/14 14:54:54   6336s] Active Path Group: reg2reg  
[03/14 14:54:54   6336s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:54:54   6336s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:54:54   6336s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:54:54   6336s] |  -0.553|   -0.553|-550.620| -550.620|    60.57%|   0:00:00.0| 2224.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:54:54   6336s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:55:49   6392s] |  -0.544|   -0.544|-548.928| -548.928|    60.57%|   0:00:55.0| 2265.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:55:49   6392s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:55:59   6402s] |  -0.541|   -0.541|-547.598| -547.598|    60.57%|   0:00:10.0| 2265.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:55:59   6402s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:56:20   6423s] |  -0.541|   -0.541|-546.643| -546.643|    60.57%|   0:00:21.0| 2265.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:56:20   6423s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:56:21   6424s] |  -0.541|   -0.541|-546.351| -546.351|    60.57%|   0:00:01.0| 2265.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:56:21   6424s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:56:23   6425s] |  -0.536|   -0.536|-545.173| -545.173|    60.58%|   0:00:02.0| 2265.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:56:23   6425s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:56:42   6444s] |  -0.535|   -0.535|-544.752| -544.752|    60.58%|   0:00:19.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:56:42   6444s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:56:55   6457s] |  -0.535|   -0.535|-544.459| -544.459|    60.58%|   0:00:13.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:56:55   6457s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:56:56   6459s] |  -0.529|   -0.529|-543.860| -543.860|    60.60%|   0:00:01.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:56:56   6459s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:57:27   6489s] |  -0.527|   -0.527|-543.005| -543.005|    60.59%|   0:00:31.0| 2270.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:57:27   6489s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:57:49   6511s] |  -0.527|   -0.527|-542.199| -542.199|    60.59%|   0:00:22.0| 2272.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:57:49   6511s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:57:49   6512s] |  -0.525|   -0.525|-542.674| -542.674|    60.61%|   0:00:00.0| 2272.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:57:49   6512s] |        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/14 14:58:20   6542s] |  -0.521|   -0.521|-541.898| -541.898|    60.61%|   0:00:31.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:58:20   6542s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:58:23   6546s] |  -0.521|   -0.521|-541.677| -541.677|    60.62%|   0:00:03.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:58:23   6546s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:58:24   6546s] |  -0.521|   -0.521|-541.632| -541.632|    60.63%|   0:00:01.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:58:24   6546s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:58:27   6549s] |  -0.521|   -0.521|-543.561| -543.561|    60.67%|   0:00:03.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:58:27   6549s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:58:28   6551s] |  -0.520|   -0.520|-543.445| -543.445|    60.69%|   0:00:01.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:58:28   6551s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:58:29   6551s] |  -0.520|   -0.520|-543.396| -543.396|    60.69%|   0:00:01.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:58:29   6551s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:58:30   6553s] |  -0.518|   -0.518|-543.092| -543.092|    60.70%|   0:00:01.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:58:30   6553s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:58:33   6555s] |  -0.518|   -0.518|-542.966| -542.966|    60.70%|   0:00:03.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:58:33   6555s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:58:33   6556s] |  -0.516|   -0.516|-542.577| -542.577|    60.73%|   0:00:00.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:58:33   6556s] |        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
[03/14 14:58:35   6558s] |  -0.516|   -0.516|-542.499| -542.499|    60.72%|   0:00:02.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:58:35   6558s] |        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
[03/14 14:58:38   6561s] |  -0.515|   -0.515|-541.178| -541.178|    60.75%|   0:00:03.0| 2278.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:58:38   6561s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:58:39   6562s] |  -0.514|   -0.514|-541.123| -541.123|    60.75%|   0:00:01.0| 2278.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:58:39   6562s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:58:40   6563s] |  -0.515|   -0.515|-541.077| -541.077|    60.75%|   0:00:01.0| 2278.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:58:40   6563s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 14:58:42   6564s] |  -0.514|   -0.514|-541.581| -541.581|    60.77%|   0:00:02.0| 2278.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 14:58:42   6564s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:58:48   6571s] |  -0.513|   -0.513|-540.662| -540.662|    60.78%|   0:00:06.0| 2279.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:58:48   6571s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:58:49   6572s] |  -0.513|   -0.513|-540.644| -540.644|    60.78%|   0:00:01.0| 2277.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:58:49   6572s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 14:59:01   6583s] |  -0.511|   -0.511|-540.552| -540.552|    60.80%|   0:00:12.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:59:01   6583s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:59:02   6585s] |  -0.511|   -0.511|-540.373| -540.373|    60.80%|   0:00:01.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:59:02   6585s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:59:03   6585s] |  -0.511|   -0.511|-540.348| -540.348|    60.80%|   0:00:01.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 14:59:03   6585s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 14:59:07   6590s] |  -0.512|   -0.512|-539.815| -539.815|    60.82%|   0:00:04.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:59:07   6590s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 14:59:07   6590s] |  -0.512|   -0.512|-539.735| -539.735|    60.82%|   0:00:00.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:59:07   6590s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 14:59:10   6593s] |  -0.512|   -0.512|-539.557| -539.557|    60.85%|   0:00:03.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:59:10   6593s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 14:59:17   6599s] |  -0.512|   -0.512|-539.531| -539.531|    60.88%|   0:00:07.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:59:17   6599s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 14:59:18   6601s] |  -0.511|   -0.511|-539.453| -539.453|    60.88%|   0:00:01.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 14:59:18   6601s] |        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/14 14:59:18   6601s] Starting generalSmallTnsOpt
[03/14 14:59:18   6601s] Ending generalSmallTnsOpt End
[03/14 14:59:18   6601s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:59:18   6601s] **INFO: Starting Blocking QThread with 1 CPU
[03/14 14:59:18   6601s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/14 14:59:18   6601s] *** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[03/14 14:59:18   6601s] #################################################################################
[03/14 14:59:18   6601s] # Design Stage: PreRoute
[03/14 14:59:18   6601s] # Design Name: fullchip
[03/14 14:59:18   6601s] # Design Mode: 65nm
[03/14 14:59:18   6601s] # Analysis Mode: MMMC Non-OCV 
[03/14 14:59:18   6601s] # Parasitics Mode: No SPEF/RCDB
[03/14 14:59:18   6601s] # Signoff Settings: SI Off 
[03/14 14:59:18   6601s] #################################################################################
[03/14 14:59:18   6601s] AAE_INFO: 1 threads acquired from CTE.
[03/14 14:59:18   6601s] Calculate delays in BcWc mode...
[03/14 14:59:18   6601s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/14 14:59:18   6601s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/14 14:59:18   6601s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/14 14:59:18   6601s] End AAE Lib Interpolated Model. (MEM=4.33594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 14:59:18   6601s] Total number of fetched objects 26653
[03/14 14:59:18   6601s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 14:59:18   6601s] End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
[03/14 14:59:18   6601s] End delay calculation (fullDC). (MEM=0 CPU=0:00:05.2 REAL=0:00:05.0)
[03/14 14:59:18   6601s] *** CDM Built up (cpu=0:00:06.3  real=0:00:06.0  mem= 0.0M) ***
[03/14 14:59:18   6601s] Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
[03/14 14:59:18   6601s] *** QThread Job [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), mem = 0.0M
[03/14 14:59:26   6608s]  
_______________________________________________________________________
[03/14 14:59:32   6614s] skewClock has sized core_instance/mac_array_instance/CTS_ccl_a_buf_00206 (BUFFD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3119_CTS_42 (CKBD8)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3120_CTS_43 (BUFFD12)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3121_CTS_33 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3122_CTS_25 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3123_CTS_29 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC3124_CTS_5 (BUFFD1)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3125_CTS_22 (BUFFD1)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3126_CTS_42 (CKBD8)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3127_CTS_39 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/ofifo_inst/FE_USKC3128_CTS_3 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3129_CTS_23 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3130_CTS_22 (BUFFD1)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3131_CTS_25 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/ofifo_inst/FE_USKC3132_CTS_2 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3133_CTS_39 (BUFFD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3134_CTS_33 (BUFFD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3135_CTS_32 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/ofifo_inst/FE_USKC3136_CTS_3 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3137_CTS_1 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3138_CTS_1 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/ofifo_inst/FE_USKC3139_CTS_2 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3140_CTS_29 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3141_CTS_34 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3142_CTS_30 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3143_CTS_31 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3144_CTS_38 (CKBD16)
[03/14 14:59:32   6614s] skewClock has inserted core_instance/FE_USKC3145_CTS_35 (CKBD16)
[03/14 14:59:32   6614s] skewClock sized 1 and inserted 27 insts
[03/14 14:59:33   6616s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:59:33   6616s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:59:33   6616s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:59:37   6619s] |  -0.357|   -0.357|-359.988| -359.988|    60.88%|   0:00:19.0| 2356.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:59:37   6619s] |        |         |        |         |          |            |        |          |         | q4_reg_10_/D                                       |
[03/14 14:59:37   6619s] |  -0.357|   -0.357|-359.454| -359.454|    60.89%|   0:00:00.0| 2356.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:59:37   6619s] |        |         |        |         |          |            |        |          |         | q4_reg_10_/D                                       |
[03/14 14:59:40   6622s] Starting generalSmallTnsOpt
[03/14 14:59:40   6622s] Ending generalSmallTnsOpt End
[03/14 14:59:40   6622s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:59:45   6627s] skewClock has inserted core_instance/FE_USKC3169_CTS_42 (CKBD3)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/FE_USKC3170_CTS_42 (CKBD2)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3171_CTS_22 (CKBD1)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3172_CTS_22 (CKBD1)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3173_CTS_22 (CKBD1)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3174_CTS_22 (CKBD1)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3175_CTS_22 (CKBD1)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/FE_USKC3176_CTS_33 (BUFFD4)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/FE_USKC3177_CTS_33 (CKBD3)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/FE_USKC3178_CTS_3 (CKBD3)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/FE_USKC3179_CTS_3 (CKBD3)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/FE_USKC3180_CTS_3 (CKBD16)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/mac_array_instance/FE_USKC3181_CTS_6 (CKBD16)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3182_CTS_1 (CKBD3)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3183_CTS_1 (CKBD16)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3184_CTS_1 (CKBD3)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3185_CTS_1 (CKBD16)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/FE_USKC3186_CTS_2 (CKBD3)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/FE_USKC3187_CTS_34 (CKBD3)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/FE_USKC3188_CTS_29 (CKBD3)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/FE_USKC3189_CTS_29 (CKBD3)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/FE_USKC3190_CTS_34 (CKBD16)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/FE_USKC3191_CTS_29 (CKBD16)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/FE_USKC3192_CTS_6 (CKBD16)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/ofifo_inst/FE_USKC3193_CTS_5 (CKBD16)
[03/14 14:59:45   6627s] skewClock has inserted core_instance/FE_USKC3194_CTS_30 (CKBD3)
[03/14 14:59:45   6627s] skewClock sized 0 and inserted 26 insts
[03/14 14:59:46   6628s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:59:46   6628s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 14:59:46   6628s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 14:59:47   6629s] |  -0.266|   -0.266|-277.600| -283.944|    60.95%|   0:00:10.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:59:47   6629s] |        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/14 14:59:49   6631s] |  -0.265|   -0.265|-274.473| -280.816|    60.95%|   0:00:02.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 14:59:49   6631s] |        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/14 14:59:49   6632s] |  -0.262|   -0.262|-274.573| -280.916|    60.95%|   0:00:00.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:59:49   6632s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 14:59:59   6641s] |  -0.261|   -0.261|-274.316| -280.660|    60.95%|   0:00:10.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 14:59:59   6641s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 15:00:06   6648s] |  -0.258|   -0.258|-275.156| -281.499|    60.97%|   0:00:07.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:00:06   6648s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 15:00:12   6654s] |  -0.258|   -0.258|-275.152| -281.496|    60.96%|   0:00:06.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:00:12   6654s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 15:00:13   6655s] |  -0.258|   -0.258|-275.083| -281.426|    60.98%|   0:00:01.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:00:13   6655s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 15:00:17   6659s] Starting generalSmallTnsOpt
[03/14 15:00:17   6659s] Ending generalSmallTnsOpt End
[03/14 15:00:17   6660s] |  -0.260|   -0.260|-276.668| -283.011|    61.05%|   0:00:04.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:00:17   6660s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 15:00:18   6660s] |  -0.260|   -0.260|-276.668| -283.011|    61.05%|   0:00:01.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:00:18   6660s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 15:00:18   6660s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:00:18   6660s] 
[03/14 15:00:18   6660s] *** Finish Core Optimize Step (cpu=0:05:23 real=0:05:24 mem=2375.2M) ***
[03/14 15:00:18   6660s] Active Path Group: default 
[03/14 15:00:18   6660s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:00:18   6660s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:00:18   6660s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:00:18   6660s] |  -0.234|   -0.260|  -6.343| -283.011|    61.05%|   0:00:00.0| 2375.2M|   WC_VIEW|  default| out[94]                                            |
[03/14 15:00:18   6660s] Starting generalSmallTnsOpt
[03/14 15:00:18   6660s] Ending generalSmallTnsOpt End
[03/14 15:00:18   6660s] |  -0.211|   -0.260|  -6.194| -282.862|    61.05%|   0:00:00.0| 2375.2M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:00:18   6660s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:00:18   6660s] 
[03/14 15:00:18   6660s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2375.2M) ***
[03/14 15:00:18   6660s] 
[03/14 15:00:18   6660s] *** Finished Optimize Step Cumulative (cpu=0:05:24 real=0:05:24 mem=2375.2M) ***
[03/14 15:00:18   6660s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.211|  -6.194|
|reg2reg   |-0.260|-276.668|
|HEPG      |-0.260|-276.668|
|All Paths |-0.260|-282.862|
+----------+------+--------+

[03/14 15:00:18   6660s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.260ns TNS -276.668ns; HEPG WNS -0.260ns TNS -276.668ns; all paths WNS -0.260ns TNS -282.863ns; Real time 0:08:48
[03/14 15:00:18   6660s] ** GigaOpt Optimizer WNS Slack -0.260 TNS Slack -282.862 Density 61.05
[03/14 15:00:18   6660s] Placement Snapshot: Density distribution:
[03/14 15:00:18   6660s] [1.00 -  +++]: 125 (20.00%)
[03/14 15:00:18   6660s] [0.95 - 1.00]: 3 (0.48%)
[03/14 15:00:18   6660s] [0.90 - 0.95]: 4 (0.64%)
[03/14 15:00:18   6660s] [0.85 - 0.90]: 4 (0.64%)
[03/14 15:00:18   6660s] [0.80 - 0.85]: 5 (0.80%)
[03/14 15:00:18   6660s] [0.75 - 0.80]: 6 (0.96%)
[03/14 15:00:18   6660s] [0.70 - 0.75]: 6 (0.96%)
[03/14 15:00:18   6660s] [0.65 - 0.70]: 7 (1.12%)
[03/14 15:00:18   6660s] [0.60 - 0.65]: 7 (1.12%)
[03/14 15:00:18   6660s] [0.55 - 0.60]: 9 (1.44%)
[03/14 15:00:18   6660s] [0.50 - 0.55]: 5 (0.80%)
[03/14 15:00:18   6660s] [0.45 - 0.50]: 5 (0.80%)
[03/14 15:00:18   6660s] [0.40 - 0.45]: 5 (0.80%)
[03/14 15:00:18   6660s] [0.35 - 0.40]: 20 (3.20%)
[03/14 15:00:18   6660s] [0.30 - 0.35]: 47 (7.52%)
[03/14 15:00:18   6660s] [0.25 - 0.30]: 119 (19.04%)
[03/14 15:00:18   6660s] [0.20 - 0.25]: 116 (18.56%)
[03/14 15:00:18   6660s] [0.15 - 0.20]: 72 (11.52%)
[03/14 15:00:18   6660s] [0.10 - 0.15]: 43 (6.88%)
[03/14 15:00:18   6660s] [0.05 - 0.10]: 13 (2.08%)
[03/14 15:00:18   6660s] [0.00 - 0.05]: 4 (0.64%)
[03/14 15:00:18   6660s] Begin: Area Reclaim Optimization
[03/14 15:00:18   6660s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:51:00.5/1:52:27.8 (1.0), mem = 2375.2M
[03/14 15:00:18   6660s] (I,S,L,T): WC_VIEW: 79.3735, 23.7887, 1.07185, 104.234
[03/14 15:00:18   6661s] Usable buffer cells for single buffer setup transform:
[03/14 15:00:18   6661s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/14 15:00:18   6661s] Number of usable buffer cells above: 18
[03/14 15:00:19   6661s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2375.2M
[03/14 15:00:19   6661s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2375.2M
[03/14 15:00:19   6661s] Reclaim Optimization WNS Slack -0.260  TNS Slack -282.862 Density 61.05
[03/14 15:00:19   6661s] +----------+---------+--------+--------+------------+--------+
[03/14 15:00:19   6661s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 15:00:19   6661s] +----------+---------+--------+--------+------------+--------+
[03/14 15:00:19   6661s] |    61.05%|        -|  -0.260|-282.862|   0:00:00.0| 2375.2M|
[03/14 15:00:19   6662s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 15:00:23   6665s] |    60.89%|      171|  -0.259|-281.312|   0:00:04.0| 2375.2M|
[03/14 15:00:33   6675s] |    60.31%|     1212|  -0.253|-281.109|   0:00:10.0| 2375.2M|
[03/14 15:00:34   6676s] |    60.31%|       20|  -0.253|-281.109|   0:00:01.0| 2376.3M|
[03/14 15:00:34   6676s] |    60.30%|        2|  -0.253|-281.112|   0:00:00.0| 2376.3M|
[03/14 15:00:35   6677s] |    60.30%|        0|  -0.253|-281.112|   0:00:01.0| 2376.3M|
[03/14 15:00:35   6677s] +----------+---------+--------+--------+------------+--------+
[03/14 15:00:35   6677s] Reclaim Optimization End WNS Slack -0.253  TNS Slack -281.112 Density 60.30
[03/14 15:00:35   6677s] 
[03/14 15:00:35   6677s] ** Summary: Restruct = 0 Buffer Deletion = 159 Declone = 18 Resize = 990 **
[03/14 15:00:35   6677s] --------------------------------------------------------------
[03/14 15:00:35   6677s] |                                   | Total     | Sequential |
[03/14 15:00:35   6677s] --------------------------------------------------------------
[03/14 15:00:35   6677s] | Num insts resized                 |     968  |       0    |
[03/14 15:00:35   6677s] | Num insts undone                  |     244  |       0    |
[03/14 15:00:35   6677s] | Num insts Downsized               |     968  |       0    |
[03/14 15:00:35   6677s] | Num insts Samesized               |       0  |       0    |
[03/14 15:00:35   6677s] | Num insts Upsized                 |       0  |       0    |
[03/14 15:00:35   6677s] | Num multiple commits+uncommits    |      22  |       -    |
[03/14 15:00:35   6677s] --------------------------------------------------------------
[03/14 15:00:35   6677s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:00:35   6677s] Layer 3 has 130 constrained nets 
[03/14 15:00:35   6677s] Layer 7 has 345 constrained nets 
[03/14 15:00:35   6677s] **** End NDR-Layer Usage Statistics ****
[03/14 15:00:35   6677s] End: Core Area Reclaim Optimization (cpu = 0:00:16.6) (real = 0:00:17.0) **
[03/14 15:00:35   6677s] (I,S,L,T): WC_VIEW: 78.4939, 23.3402, 1.0454, 102.88
[03/14 15:00:35   6677s] *** AreaOpt [finish] : cpu/real = 0:00:16.8/0:00:16.7 (1.0), totSession cpu/real = 1:51:17.3/1:52:44.5 (1.0), mem = 2376.3M
[03/14 15:00:35   6677s] 
[03/14 15:00:35   6677s] =============================================================================================
[03/14 15:00:35   6677s]  Step TAT Report for AreaOpt #9
[03/14 15:00:35   6677s] =============================================================================================
[03/14 15:00:35   6677s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:00:35   6677s] ---------------------------------------------------------------------------------------------
[03/14 15:00:35   6677s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:00:35   6677s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:00:35   6677s] [ OptSingleIteration     ]      5   0:00:00.5  (   2.7 % )     0:00:14.6 /  0:00:14.6    1.0
[03/14 15:00:35   6677s] [ OptGetWeight           ]    215   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[03/14 15:00:35   6677s] [ OptEval                ]    215   0:00:07.6  (  45.4 % )     0:00:07.6 /  0:00:07.6    1.0
[03/14 15:00:35   6677s] [ OptCommit              ]    215   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.5    1.1
[03/14 15:00:35   6677s] [ IncrTimingUpdate       ]    108   0:00:02.6  (  15.8 % )     0:00:02.6 /  0:00:02.7    1.0
[03/14 15:00:35   6677s] [ PostCommitDelayUpdate  ]    244   0:00:00.8  (   5.0 % )     0:00:03.4 /  0:00:03.3    1.0
[03/14 15:00:35   6677s] [ IncrDelayCalc          ]    370   0:00:02.6  (  15.3 % )     0:00:02.6 /  0:00:02.6    1.0
[03/14 15:00:35   6677s] [ MISC                   ]          0:00:02.0  (  11.9 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 15:00:35   6677s] ---------------------------------------------------------------------------------------------
[03/14 15:00:35   6677s]  AreaOpt #9 TOTAL                   0:00:16.7  ( 100.0 % )     0:00:16.7 /  0:00:16.8    1.0
[03/14 15:00:35   6677s] ---------------------------------------------------------------------------------------------
[03/14 15:00:35   6677s] 
[03/14 15:00:35   6677s] End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=2376.28M, totSessionCpu=1:51:17).
[03/14 15:00:35   6677s] Placement Snapshot: Density distribution:
[03/14 15:00:35   6677s] [1.00 -  +++]: 125 (20.00%)
[03/14 15:00:35   6677s] [0.95 - 1.00]: 3 (0.48%)
[03/14 15:00:35   6677s] [0.90 - 0.95]: 5 (0.80%)
[03/14 15:00:35   6677s] [0.85 - 0.90]: 3 (0.48%)
[03/14 15:00:35   6677s] [0.80 - 0.85]: 5 (0.80%)
[03/14 15:00:35   6677s] [0.75 - 0.80]: 6 (0.96%)
[03/14 15:00:35   6677s] [0.70 - 0.75]: 7 (1.12%)
[03/14 15:00:35   6677s] [0.65 - 0.70]: 6 (0.96%)
[03/14 15:00:35   6677s] [0.60 - 0.65]: 8 (1.28%)
[03/14 15:00:35   6677s] [0.55 - 0.60]: 11 (1.76%)
[03/14 15:00:35   6677s] [0.50 - 0.55]: 3 (0.48%)
[03/14 15:00:35   6677s] [0.45 - 0.50]: 4 (0.64%)
[03/14 15:00:35   6677s] [0.40 - 0.45]: 9 (1.44%)
[03/14 15:00:35   6677s] [0.35 - 0.40]: 19 (3.04%)
[03/14 15:00:35   6677s] [0.30 - 0.35]: 54 (8.64%)
[03/14 15:00:35   6677s] [0.25 - 0.30]: 127 (20.32%)
[03/14 15:00:35   6677s] [0.20 - 0.25]: 121 (19.36%)
[03/14 15:00:35   6677s] [0.15 - 0.20]: 68 (10.88%)
[03/14 15:00:35   6677s] [0.10 - 0.15]: 32 (5.12%)
[03/14 15:00:35   6677s] [0.05 - 0.10]: 6 (0.96%)
[03/14 15:00:35   6677s] [0.00 - 0.05]: 3 (0.48%)
[03/14 15:00:35   6677s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.11
[03/14 15:00:35   6677s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2376.3M
[03/14 15:00:35   6677s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.080, MEM:2376.3M
[03/14 15:00:35   6677s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2376.3M
[03/14 15:00:35   6677s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2376.3M
[03/14 15:00:35   6677s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2376.3M
[03/14 15:00:35   6677s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.097, MEM:2376.3M
[03/14 15:00:35   6677s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.141, MEM:2376.3M
[03/14 15:00:35   6677s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.141, MEM:2376.3M
[03/14 15:00:35   6677s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.22
[03/14 15:00:35   6677s] OPERPROF: Starting RefinePlace at level 1, MEM:2376.3M
[03/14 15:00:35   6677s] *** Starting refinePlace (1:51:18 mem=2376.3M) ***
[03/14 15:00:35   6677s] Total net bbox length = 3.566e+05 (1.688e+05 1.877e+05) (ext = 8.271e+03)
[03/14 15:00:35   6677s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:00:35   6677s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:00:35   6677s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2376.3M
[03/14 15:00:35   6677s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2376.3M
[03/14 15:00:35   6677s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.015, MEM:2376.3M
[03/14 15:00:35   6677s] default core: bins with density > 0.750 = 56.64 % ( 354 / 625 )
[03/14 15:00:35   6677s] Density distribution unevenness ratio = 23.730%
[03/14 15:00:35   6677s] RPlace IncrNP: Rollback Lev = -3
[03/14 15:00:35   6677s] RPlace: Density =1.061111, incremental np is triggered.
[03/14 15:00:35   6677s] OPERPROF:     Starting spMPad at level 3, MEM:2376.3M
[03/14 15:00:35   6677s] OPERPROF:       Starting spContextMPad at level 4, MEM:2376.3M
[03/14 15:00:35   6677s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2376.3M
[03/14 15:00:35   6677s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.005, MEM:2376.3M
[03/14 15:00:35   6677s] nrCritNet: 2.00% ( 531 / 26572 ) cutoffSlk: -263.2ps stdDelay: 14.5ps
[03/14 15:00:35   6677s] OPERPROF:     Starting npMain at level 3, MEM:2376.3M
[03/14 15:00:35   6677s] incrNP th 1.000, 0.100
[03/14 15:00:36   6678s] limitMaxMove -1, priorityInstMaxMove 7
[03/14 15:00:36   6678s] SP #FI/SF FL/PI 75/20765 3982/564
[03/14 15:00:36   6678s] OPERPROF:       Starting npPlace at level 4, MEM:2381.2M
[03/14 15:00:36   6678s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 15:00:36   6678s] No instances found in the vector
[03/14 15:00:36   6678s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2385.2M, DRC: 0)
[03/14 15:00:36   6678s] 0 (out of 0) MH cells were successfully legalized.
[03/14 15:00:38   6680s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 15:00:38   6680s] No instances found in the vector
[03/14 15:00:38   6680s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2386.8M, DRC: 0)
[03/14 15:00:38   6680s] 0 (out of 0) MH cells were successfully legalized.
[03/14 15:00:39   6681s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 15:00:39   6681s] No instances found in the vector
[03/14 15:00:39   6681s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2386.8M, DRC: 0)
[03/14 15:00:39   6681s] 0 (out of 0) MH cells were successfully legalized.
[03/14 15:00:40   6682s] OPERPROF:       Finished npPlace at level 4, CPU:3.980, REAL:3.967, MEM:2386.8M
[03/14 15:00:40   6682s] OPERPROF:     Finished npMain at level 3, CPU:4.370, REAL:4.360, MEM:2386.8M
[03/14 15:00:40   6682s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2386.8M
[03/14 15:00:40   6682s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.017, MEM:2386.8M
[03/14 15:00:40   6682s] default core: bins with density > 0.750 = 57.12 % ( 357 / 625 )
[03/14 15:00:40   6682s] Density distribution unevenness ratio = 23.250%
[03/14 15:00:40   6682s] RPlace postIncrNP: Density = 1.061111 -> 0.980000.
[03/14 15:00:40   6682s] RPlace postIncrNP Info: Density distribution changes:
[03/14 15:00:40   6682s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/14 15:00:40   6682s] [1.05 - 1.10] :	 1 (0.16%) -> 0 (0.00%)
[03/14 15:00:40   6682s] [1.00 - 1.05] :	 2 (0.32%) -> 0 (0.00%)
[03/14 15:00:40   6682s] [0.95 - 1.00] :	 6 (0.96%) -> 2 (0.32%)
[03/14 15:00:40   6682s] [0.90 - 0.95] :	 33 (5.28%) -> 21 (3.36%)
[03/14 15:00:40   6682s] [0.85 - 0.90] :	 66 (10.56%) -> 70 (11.20%)
[03/14 15:00:40   6682s] [0.80 - 0.85] :	 123 (19.68%) -> 142 (22.72%)
[03/14 15:00:40   6682s] [CPU] RefinePlace/IncrNP (cpu=0:00:04.6, real=0:00:05.0, mem=2386.8MB) @(1:51:18 - 1:51:22).
[03/14 15:00:40   6682s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:4.600, REAL:4.582, MEM:2386.8M
[03/14 15:00:40   6682s] Move report: incrNP moves 4506 insts, mean move: 7.43 um, max move: 76.80 um
[03/14 15:00:40   6682s] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8153_0): (146.80, 251.20) --> (158.80, 316.00)
[03/14 15:00:40   6682s] Move report: Timing Driven Placement moves 4506 insts, mean move: 7.43 um, max move: 76.80 um
[03/14 15:00:40   6682s] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8153_0): (146.80, 251.20) --> (158.80, 316.00)
[03/14 15:00:40   6682s] 	Runtime: CPU: 0:00:04.6 REAL: 0:00:05.0 MEM: 2386.8MB
[03/14 15:00:40   6682s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2386.8M
[03/14 15:00:40   6682s] Starting refinePlace ...
[03/14 15:00:40   6682s] ** Cut row section cpu time 0:00:00.0.
[03/14 15:00:40   6682s]    Spread Effort: high, standalone mode, useDDP on.
[03/14 15:00:40   6682s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2386.8MB) @(1:51:22 - 1:51:23).
[03/14 15:00:40   6682s] Move report: preRPlace moves 2953 insts, mean move: 0.58 um, max move: 6.00 um
[03/14 15:00:40   6682s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U127): (265.80, 373.60) --> (263.40, 377.20)
[03/14 15:00:40   6682s] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/14 15:00:40   6682s] Move report: Detail placement moves 2953 insts, mean move: 0.58 um, max move: 6.00 um
[03/14 15:00:40   6682s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U127): (265.80, 373.60) --> (263.40, 377.20)
[03/14 15:00:40   6682s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2386.8MB
[03/14 15:00:40   6682s] Statistics of distance of Instance movement in refine placement:
[03/14 15:00:40   6682s]   maximum (X+Y) =        76.80 um
[03/14 15:00:40   6682s]   inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8153_0) with max move: (146.8, 251.2) -> (158.8, 316)
[03/14 15:00:40   6682s]   mean    (X+Y) =         5.93 um
[03/14 15:00:40   6682s] Total instances flipped for legalization: 28
[03/14 15:00:40   6682s] Summary Report:
[03/14 15:00:40   6682s] Instances move: 5811 (out of 25311 movable)
[03/14 15:00:40   6682s] Instances flipped: 28
[03/14 15:00:40   6682s] Mean displacement: 5.93 um
[03/14 15:00:40   6682s] Max displacement: 76.80 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8153_0) (146.8, 251.2) -> (158.8, 316)
[03/14 15:00:40   6682s] 	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
[03/14 15:00:40   6682s] Total instances moved : 5811
[03/14 15:00:40   6682s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.540, REAL:0.549, MEM:2386.8M
[03/14 15:00:40   6682s] Total net bbox length = 3.610e+05 (1.714e+05 1.897e+05) (ext = 8.267e+03)
[03/14 15:00:40   6682s] Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 2386.8MB
[03/14 15:00:40   6682s] [CPU] RefinePlace/total (cpu=0:00:05.2, real=0:00:05.0, mem=2386.8MB) @(1:51:18 - 1:51:23).
[03/14 15:00:40   6682s] *** Finished refinePlace (1:51:23 mem=2386.8M) ***
[03/14 15:00:40   6682s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.22
[03/14 15:00:40   6682s] OPERPROF: Finished RefinePlace at level 1, CPU:5.240, REAL:5.229, MEM:2386.8M
[03/14 15:00:40   6683s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2386.8M
[03/14 15:00:41   6683s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.067, MEM:2386.8M
[03/14 15:00:41   6683s] Finished re-routing un-routed nets (0:00:00.1 2386.8M)
[03/14 15:00:41   6683s] 
[03/14 15:00:41   6683s] OPERPROF: Starting DPlace-Init at level 1, MEM:2386.8M
[03/14 15:00:41   6683s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2386.8M
[03/14 15:00:41   6683s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.084, MEM:2386.8M
[03/14 15:00:41   6683s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.126, MEM:2386.8M
[03/14 15:00:41   6683s] 
[03/14 15:00:41   6683s] Density : 0.6048
[03/14 15:00:41   6683s] Max route overflow : 0.0000
[03/14 15:00:41   6683s] 
[03/14 15:00:41   6683s] 
[03/14 15:00:41   6683s] *** Finish Physical Update (cpu=0:00:06.6 real=0:00:06.0 mem=2386.8M) ***
[03/14 15:00:41   6683s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.11
[03/14 15:00:42   6684s] ** GigaOpt Optimizer WNS Slack -0.277 TNS Slack -285.403 Density 60.48
[03/14 15:00:42   6684s] Skipped Place ECO bump recovery (WNS opt)
[03/14 15:00:42   6684s] Optimizer WNS Pass 1
[03/14 15:00:42   6684s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.211|  -6.194|
|reg2reg   |-0.277|-279.208|
|HEPG      |-0.277|-279.208|
|All Paths |-0.277|-285.403|
+----------+------+--------+

[03/14 15:00:42   6684s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.277ns TNS -279.210ns; HEPG WNS -0.277ns TNS -279.210ns; all paths WNS -0.277ns TNS -285.404ns; Real time 0:09:12
[03/14 15:00:42   6684s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2386.8M
[03/14 15:00:42   6684s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2386.8M
[03/14 15:00:42   6684s] Active Path Group: reg2reg  
[03/14 15:00:42   6684s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:00:42   6684s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:00:42   6684s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:00:42   6684s] |  -0.277|   -0.277|-279.208| -285.403|    60.48%|   0:00:00.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:00:42   6684s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 15:00:50   6692s] |  -0.258|   -0.258|-277.128| -283.322|    60.49%|   0:00:08.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:00:50   6692s] |        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/14 15:01:12   6714s] |  -0.257|   -0.257|-276.733| -282.928|    60.49%|   0:00:22.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:01:12   6714s] |        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/14 15:01:24   6727s] |  -0.251|   -0.251|-276.449| -282.643|    60.49%|   0:00:12.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:01:24   6727s] |        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/14 15:02:00   6762s] |  -0.249|   -0.249|-275.836| -282.031|    60.50%|   0:00:36.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:02:00   6762s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 15:02:27   6789s] |  -0.249|   -0.249|-275.628| -281.822|    60.50%|   0:00:27.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:02:27   6789s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 15:02:29   6792s] |  -0.244|   -0.244|-275.262| -281.456|    60.52%|   0:00:02.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:02:29   6792s] |        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/14 15:03:20   6842s] |  -0.244|   -0.244|-275.063| -281.257|    60.58%|   0:00:51.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:03:20   6842s] |        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/14 15:03:23   6846s] |  -0.243|   -0.243|-274.890| -281.084|    60.61%|   0:00:03.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:03:23   6846s] |        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/14 15:03:27   6850s] |  -0.238|   -0.238|-274.730| -280.924|    60.61%|   0:00:04.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:03:27   6850s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 15:03:51   6873s] |  -0.238|   -0.238|-274.690| -280.884|    60.61%|   0:00:24.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:03:51   6873s] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 15:03:56   6879s] |  -0.237|   -0.237|-275.206| -281.400|    60.64%|   0:00:05.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:03:56   6879s] |        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/14 15:04:07   6890s] |  -0.237|   -0.237|-274.337| -280.531|    60.64%|   0:00:11.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:04:07   6890s] |        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/14 15:04:36   6919s] Starting generalSmallTnsOpt
[03/14 15:04:36   6919s] Ending generalSmallTnsOpt End
[03/14 15:04:36   6919s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:04:42   6925s] skewClock has sized core_instance/FE_USKC3131_CTS_25 (CKBD12)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/FE_USKC3228_CTS_22 (CKBD16)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3229_CTS_21 (CKBD1)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/FE_USKC3230_CTS_40 (CKBD16)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC3231_CTS_36 (CKBD1)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC3232_CTS_36 (CKBD1)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3233_CTS_21 (CKBD1)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC3234_CTS_37 (CKBD1)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC3235_CTS_37 (CKBD1)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC3236_CTS_36 (CKBD1)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3237_CTS_23 (CKBD2)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/FE_USKC3238_CTS_3 (CKBD3)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3239_CTS_1 (BUFFD4)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3240_CTS_1 (CKBD1)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3241_CTS_1 (CKBD2)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3242_CTS_1 (BUFFD4)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3243_CTS_1 (CKBD2)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3244_CTS_1 (CKBD16)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/FE_USKC3245_CTS_30 (CKBD1)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/FE_USKC3246_CTS_30 (CKBD2)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/FE_USKC3247_CTS_30 (CKBD16)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC3248_CTS_8 (CKBD16)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/FE_USKC3249_CTS_38 (CKBD3)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/FE_USKC3250_CTS_38 (CKBD16)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/ofifo_inst/FE_USKC3251_CTS_2 (CKBD1)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC3252_CTS_5 (CKBD16)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC3253_CTS_6 (CKBD16)
[03/14 15:04:42   6925s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC3254_CTS_7 (CKBD16)
[03/14 15:04:42   6925s] skewClock sized 1 and inserted 27 insts
[03/14 15:04:43   6925s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:04:43   6925s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:04:43   6925s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:04:43   6925s] |  -0.219|   -0.219|-249.932| -256.862|    60.73%|   0:00:36.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/14 15:04:43   6925s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_0_/E                              |
[03/14 15:04:45   6927s] |  -0.216|   -0.216|-240.660| -247.590|    60.73%|   0:00:02.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:04:45   6927s] |        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/14 15:04:53   6935s] |  -0.215|   -0.215|-238.617| -245.546|    60.74%|   0:00:08.0| 2421.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:04:53   6935s] |        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/14 15:05:00   6942s] |  -0.214|   -0.214|-238.497| -245.426|    60.74%|   0:00:07.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 15:05:00   6942s] |        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/14 15:05:08   6950s] |  -0.213|   -0.213|-237.906| -244.835|    60.74%|   0:00:08.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:05:08   6950s] |        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/14 15:05:10   6953s] |  -0.214|   -0.214|-237.780| -244.710|    60.74%|   0:00:02.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:05:10   6953s] |        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/14 15:05:14   6956s] |  -0.212|   -0.212|-238.308| -245.238|    60.76%|   0:00:04.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:05:14   6956s] |        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/14 15:05:23   6966s] |  -0.213|   -0.213|-238.223| -245.153|    60.77%|   0:00:09.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:05:23   6966s] |        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/14 15:05:23   6966s] |  -0.209|   -0.211|-238.119| -245.049|    60.77%|   0:00:00.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:05:23   6966s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 15:05:25   6967s] |  -0.209|   -0.211|-238.110| -245.039|    60.77%|   0:00:02.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:05:25   6967s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 15:05:25   6968s] |  -0.208|   -0.211|-239.204| -246.133|    60.79%|   0:00:00.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:05:25   6968s] |        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/14 15:05:32   6974s] |  -0.208|   -0.211|-239.198| -246.128|    60.79%|   0:00:07.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:05:32   6974s] |        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/14 15:05:32   6974s] |  -0.208|   -0.211|-239.184| -246.114|    60.79%|   0:00:00.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:05:32   6974s] |        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/14 15:05:32   6975s] |  -0.207|   -0.211|-239.092| -246.022|    60.80%|   0:00:00.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:05:32   6975s] |        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/14 15:05:40   6982s] |  -0.206|   -0.211|-239.018| -245.948|    60.82%|   0:00:08.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:05:40   6982s] |        |         |        |         |          |            |        |          |         | q5_reg_9_/D                                        |
[03/14 15:05:44   6986s] |  -0.206|   -0.211|-238.251| -245.180|    60.83%|   0:00:04.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:05:44   6986s] |        |         |        |         |          |            |        |          |         | q5_reg_9_/D                                        |
[03/14 15:05:50   6993s] Starting generalSmallTnsOpt
[03/14 15:05:50   6993s] |  -0.206|   -0.211|-238.479| -245.408|    60.99%|   0:00:06.0| 2429.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/14 15:05:50   6993s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/Q                           |
[03/14 15:05:51   6993s] |  -0.206|   -0.211|-234.168| -241.098|    60.99%|   0:00:01.0| 2429.9M|        NA|       NA| NA                                                 |
[03/14 15:05:51   6993s] Ending generalSmallTnsOpt End
[03/14 15:05:51   6993s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:05:55   6998s] skewClock has sized core_instance/CTS_ccl_a_buf_00077 (CKBD1)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3369_CTS_23 (BUFFD2)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3370_CTS_21 (CKBD1)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3371_CTS_21 (CKBD1)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3372_CTS_21 (CKBD1)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3373_CTS_21 (CKBD1)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3374_CTS_21 (CKBD1)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/FE_USKC3375_CTS_34 (BUFFD4)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/FE_USKC3376_CTS_38 (BUFFD4)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/FE_USKC3377_CTS_38 (CKBD2)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/FE_USKC3378_CTS_38 (CKBD2)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/FE_USKC3379_CTS_38 (CKBD16)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC3380_CTS_10 (CKBD16)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC3381_CTS_12 (CKBD16)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/FE_USKC3382_CTS_41 (CKBD16)
[03/14 15:05:55   6998s] skewClock has inserted core_instance/psum_mem_instance/FE_USKC3383_CTS_3 (CKBD16)
[03/14 15:05:55   6998s] skewClock sized 1 and inserted 15 insts
[03/14 15:05:56   6998s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:05:56   6998s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:05:56   6998s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:05:56   6998s] |  -0.208|   -0.250|-232.235| -240.280|    60.99%|   0:00:05.0| 2422.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:05:56   6998s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:05:57   7000s] |  -0.208|   -0.250|-232.235| -240.280|    61.04%|   0:00:01.0| 2422.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:05:57   7000s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:05:57   7000s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:05:57   7000s] 
[03/14 15:05:57   7000s] *** Finish Core Optimize Step (cpu=0:05:16 real=0:05:15 mem=2422.9M) ***
[03/14 15:05:57   7000s] Active Path Group: default 
[03/14 15:05:57   7000s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:05:57   7000s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:05:57   7000s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:05:57   7000s] |  -0.250|   -0.250|  -8.045| -240.280|    61.04%|   0:00:00.0| 2422.9M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:05:57   7000s] Starting generalSmallTnsOpt
[03/14 15:05:57   7000s] Ending generalSmallTnsOpt End
[03/14 15:05:57   7000s] |  -0.250|   -0.250|  -8.045| -240.280|    61.04%|   0:00:00.0| 2422.9M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:05:57   7000s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:05:57   7000s] 
[03/14 15:05:57   7000s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2422.9M) ***
[03/14 15:05:57   7000s] 
[03/14 15:05:57   7000s] *** Finished Optimize Step Cumulative (cpu=0:05:16 real=0:05:15 mem=2422.9M) ***
[03/14 15:05:57   7000s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.250|  -8.045|
|reg2reg   |-0.208|-232.235|
|HEPG      |-0.208|-232.235|
|All Paths |-0.250|-240.280|
+----------+------+--------+

[03/14 15:05:57   7000s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.208ns TNS -232.233ns; HEPG WNS -0.208ns TNS -232.233ns; all paths WNS -0.250ns TNS -240.278ns; Real time 0:14:27
[03/14 15:05:57   7000s] ** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -240.280 Density 61.04
[03/14 15:05:57   7000s] Placement Snapshot: Density distribution:
[03/14 15:05:57   7000s] [1.00 -  +++]: 124 (19.84%)
[03/14 15:05:57   7000s] [0.95 - 1.00]: 3 (0.48%)
[03/14 15:05:57   7000s] [0.90 - 0.95]: 4 (0.64%)
[03/14 15:05:57   7000s] [0.85 - 0.90]: 3 (0.48%)
[03/14 15:05:57   7000s] [0.80 - 0.85]: 4 (0.64%)
[03/14 15:05:57   7000s] [0.75 - 0.80]: 6 (0.96%)
[03/14 15:05:57   7000s] [0.70 - 0.75]: 6 (0.96%)
[03/14 15:05:57   7000s] [0.65 - 0.70]: 5 (0.80%)
[03/14 15:05:57   7000s] [0.60 - 0.65]: 8 (1.28%)
[03/14 15:05:57   7000s] [0.55 - 0.60]: 8 (1.28%)
[03/14 15:05:57   7000s] [0.50 - 0.55]: 5 (0.80%)
[03/14 15:05:57   7000s] [0.45 - 0.50]: 4 (0.64%)
[03/14 15:05:57   7000s] [0.40 - 0.45]: 9 (1.44%)
[03/14 15:05:57   7000s] [0.35 - 0.40]: 18 (2.88%)
[03/14 15:05:57   7000s] [0.30 - 0.35]: 55 (8.80%)
[03/14 15:05:57   7000s] [0.25 - 0.30]: 123 (19.68%)
[03/14 15:05:57   7000s] [0.20 - 0.25]: 128 (20.48%)
[03/14 15:05:57   7000s] [0.15 - 0.20]: 66 (10.56%)
[03/14 15:05:57   7000s] [0.10 - 0.15]: 36 (5.76%)
[03/14 15:05:57   7000s] [0.05 - 0.10]: 6 (0.96%)
[03/14 15:05:57   7000s] [0.00 - 0.05]: 4 (0.64%)
[03/14 15:05:57   7000s] Begin: Area Reclaim Optimization
[03/14 15:05:57   7000s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:56:40.4/1:58:07.2 (1.0), mem = 2422.9M
[03/14 15:05:58   7000s] (I,S,L,T): WC_VIEW: 79.0172, 23.8054, 1.05953, 103.882
[03/14 15:05:58   7000s] Usable buffer cells for single buffer setup transform:
[03/14 15:05:58   7000s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/14 15:05:58   7000s] Number of usable buffer cells above: 18
[03/14 15:05:59   7001s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2422.9M
[03/14 15:05:59   7001s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2422.9M
[03/14 15:05:59   7001s] Reclaim Optimization WNS Slack -0.250  TNS Slack -240.280 Density 61.04
[03/14 15:05:59   7001s] +----------+---------+--------+--------+------------+--------+
[03/14 15:05:59   7001s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 15:05:59   7001s] +----------+---------+--------+--------+------------+--------+
[03/14 15:05:59   7001s] |    61.04%|        -|  -0.250|-240.280|   0:00:00.0| 2422.9M|
[03/14 15:05:59   7001s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 15:06:02   7005s] |    60.97%|       72|  -0.250|-239.857|   0:00:03.0| 2422.9M|
[03/14 15:06:09   7011s] |    60.78%|      567|  -0.250|-239.340|   0:00:07.0| 2422.9M|
[03/14 15:06:09   7012s] |    60.78%|        5|  -0.250|-239.340|   0:00:00.0| 2422.9M|
[03/14 15:06:09   7012s] |    60.78%|        1|  -0.250|-239.340|   0:00:00.0| 2422.9M|
[03/14 15:06:10   7012s] |    60.78%|        0|  -0.250|-239.340|   0:00:01.0| 2422.9M|
[03/14 15:06:10   7012s] +----------+---------+--------+--------+------------+--------+
[03/14 15:06:10   7012s] Reclaim Optimization End WNS Slack -0.250  TNS Slack -239.340 Density 60.78
[03/14 15:06:10   7012s] 
[03/14 15:06:10   7012s] ** Summary: Restruct = 0 Buffer Deletion = 62 Declone = 13 Resize = 359 **
[03/14 15:06:10   7012s] --------------------------------------------------------------
[03/14 15:06:10   7012s] |                                   | Total     | Sequential |
[03/14 15:06:10   7012s] --------------------------------------------------------------
[03/14 15:06:10   7012s] | Num insts resized                 |     353  |       0    |
[03/14 15:06:10   7012s] | Num insts undone                  |     214  |       0    |
[03/14 15:06:10   7012s] | Num insts Downsized               |     353  |       0    |
[03/14 15:06:10   7012s] | Num insts Samesized               |       0  |       0    |
[03/14 15:06:10   7012s] | Num insts Upsized                 |       0  |       0    |
[03/14 15:06:10   7012s] | Num multiple commits+uncommits    |       6  |       -    |
[03/14 15:06:10   7012s] --------------------------------------------------------------
[03/14 15:06:10   7012s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:06:10   7012s] Layer 3 has 172 constrained nets 
[03/14 15:06:10   7012s] Layer 7 has 326 constrained nets 
[03/14 15:06:10   7012s] **** End NDR-Layer Usage Statistics ****
[03/14 15:06:10   7012s] End: Core Area Reclaim Optimization (cpu = 0:00:12.4) (real = 0:00:13.0) **
[03/14 15:06:10   7012s] (I,S,L,T): WC_VIEW: 78.7363, 23.6447, 1.05117, 103.432
[03/14 15:06:10   7012s] *** AreaOpt [finish] : cpu/real = 0:00:12.5/0:00:12.5 (1.0), totSession cpu/real = 1:56:52.9/1:58:19.8 (1.0), mem = 2422.9M
[03/14 15:06:10   7012s] 
[03/14 15:06:10   7012s] =============================================================================================
[03/14 15:06:10   7012s]  Step TAT Report for AreaOpt #10
[03/14 15:06:10   7012s] =============================================================================================
[03/14 15:06:10   7012s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:06:10   7012s] ---------------------------------------------------------------------------------------------
[03/14 15:06:10   7012s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:06:10   7012s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:06:10   7012s] [ OptSingleIteration     ]      5   0:00:00.4  (   2.9 % )     0:00:10.3 /  0:00:10.3    1.0
[03/14 15:06:10   7012s] [ OptGetWeight           ]    216   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[03/14 15:06:10   7012s] [ OptEval                ]    216   0:00:06.9  (  54.8 % )     0:00:06.9 /  0:00:06.9    1.0
[03/14 15:06:10   7012s] [ OptCommit              ]    216   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:06:10   7012s] [ IncrTimingUpdate       ]     90   0:00:01.5  (  12.0 % )     0:00:01.5 /  0:00:01.5    1.0
[03/14 15:06:10   7012s] [ PostCommitDelayUpdate  ]    246   0:00:00.4  (   2.9 % )     0:00:01.4 /  0:00:01.4    1.0
[03/14 15:06:10   7012s] [ IncrDelayCalc          ]    302   0:00:01.0  (   7.9 % )     0:00:01.0 /  0:00:01.1    1.1
[03/14 15:06:10   7012s] [ MISC                   ]          0:00:02.0  (  16.0 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 15:06:10   7012s] ---------------------------------------------------------------------------------------------
[03/14 15:06:10   7012s]  AreaOpt #10 TOTAL                  0:00:12.5  ( 100.0 % )     0:00:12.5 /  0:00:12.5    1.0
[03/14 15:06:10   7012s] ---------------------------------------------------------------------------------------------
[03/14 15:06:10   7012s] 
[03/14 15:06:10   7012s] End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=2422.91M, totSessionCpu=1:56:53).
[03/14 15:06:10   7012s] Placement Snapshot: Density distribution:
[03/14 15:06:10   7012s] [1.00 -  +++]: 124 (19.84%)
[03/14 15:06:10   7012s] [0.95 - 1.00]: 3 (0.48%)
[03/14 15:06:10   7012s] [0.90 - 0.95]: 4 (0.64%)
[03/14 15:06:10   7012s] [0.85 - 0.90]: 3 (0.48%)
[03/14 15:06:10   7012s] [0.80 - 0.85]: 4 (0.64%)
[03/14 15:06:10   7012s] [0.75 - 0.80]: 6 (0.96%)
[03/14 15:06:10   7012s] [0.70 - 0.75]: 6 (0.96%)
[03/14 15:06:10   7012s] [0.65 - 0.70]: 5 (0.80%)
[03/14 15:06:10   7012s] [0.60 - 0.65]: 8 (1.28%)
[03/14 15:06:10   7012s] [0.55 - 0.60]: 10 (1.60%)
[03/14 15:06:10   7012s] [0.50 - 0.55]: 4 (0.64%)
[03/14 15:06:10   7012s] [0.45 - 0.50]: 3 (0.48%)
[03/14 15:06:10   7012s] [0.40 - 0.45]: 9 (1.44%)
[03/14 15:06:10   7012s] [0.35 - 0.40]: 18 (2.88%)
[03/14 15:06:10   7012s] [0.30 - 0.35]: 56 (8.96%)
[03/14 15:06:10   7012s] [0.25 - 0.30]: 127 (20.32%)
[03/14 15:06:10   7012s] [0.20 - 0.25]: 129 (20.64%)
[03/14 15:06:10   7012s] [0.15 - 0.20]: 66 (10.56%)
[03/14 15:06:10   7012s] [0.10 - 0.15]: 34 (5.44%)
[03/14 15:06:10   7012s] [0.05 - 0.10]: 3 (0.48%)
[03/14 15:06:10   7012s] [0.00 - 0.05]: 3 (0.48%)
[03/14 15:06:10   7012s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.12
[03/14 15:06:10   7013s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2422.9M
[03/14 15:06:10   7013s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.074, MEM:2422.9M
[03/14 15:06:10   7013s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2422.9M
[03/14 15:06:10   7013s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2422.9M
[03/14 15:06:10   7013s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2422.9M
[03/14 15:06:10   7013s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.092, MEM:2422.9M
[03/14 15:06:10   7013s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.133, MEM:2422.9M
[03/14 15:06:10   7013s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.134, MEM:2422.9M
[03/14 15:06:10   7013s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.23
[03/14 15:06:10   7013s] OPERPROF: Starting RefinePlace at level 1, MEM:2422.9M
[03/14 15:06:10   7013s] *** Starting refinePlace (1:56:53 mem=2422.9M) ***
[03/14 15:06:10   7013s] Total net bbox length = 3.629e+05 (1.722e+05 1.907e+05) (ext = 8.267e+03)
[03/14 15:06:10   7013s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:06:10   7013s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:06:10   7013s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2422.9M
[03/14 15:06:10   7013s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2422.9M
[03/14 15:06:10   7013s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:2422.9M
[03/14 15:06:10   7013s] default core: bins with density > 0.750 = 57.12 % ( 357 / 625 )
[03/14 15:06:10   7013s] Density distribution unevenness ratio = 23.269%
[03/14 15:06:10   7013s] RPlace IncrNP: Rollback Lev = -3
[03/14 15:06:10   7013s] RPlace: Density =1.044444, incremental np is triggered.
[03/14 15:06:10   7013s] OPERPROF:     Starting spMPad at level 3, MEM:2422.9M
[03/14 15:06:10   7013s] OPERPROF:       Starting spContextMPad at level 4, MEM:2422.9M
[03/14 15:06:10   7013s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2422.9M
[03/14 15:06:10   7013s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.004, MEM:2422.9M
[03/14 15:06:11   7013s] nrCritNet: 1.97% ( 528 / 26837 ) cutoffSlk: -218.1ps stdDelay: 14.5ps
[03/14 15:06:11   7013s] OPERPROF:     Starting npMain at level 3, MEM:2422.9M
[03/14 15:06:11   7013s] incrNP th 1.000, 0.100
[03/14 15:06:11   7013s] limitMaxMove -1, priorityInstMaxMove 7
[03/14 15:06:11   7013s] SP #FI/SF FL/PI 74/24425 1133/27
[03/14 15:06:11   7013s] OPERPROF:       Starting npPlace at level 4, MEM:2427.8M
[03/14 15:06:11   7013s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 15:06:11   7013s] No instances found in the vector
[03/14 15:06:11   7013s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2431.8M, DRC: 0)
[03/14 15:06:11   7013s] 0 (out of 0) MH cells were successfully legalized.
[03/14 15:06:11   7014s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 15:06:11   7014s] No instances found in the vector
[03/14 15:06:11   7014s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2431.8M, DRC: 0)
[03/14 15:06:11   7014s] 0 (out of 0) MH cells were successfully legalized.
[03/14 15:06:12   7014s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 15:06:12   7014s] No instances found in the vector
[03/14 15:06:12   7014s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2431.8M, DRC: 0)
[03/14 15:06:12   7014s] 0 (out of 0) MH cells were successfully legalized.
[03/14 15:06:12   7015s] OPERPROF:       Finished npPlace at level 4, CPU:1.450, REAL:1.456, MEM:2431.8M
[03/14 15:06:12   7015s] OPERPROF:     Finished npMain at level 3, CPU:1.800, REAL:1.813, MEM:2431.8M
[03/14 15:06:12   7015s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2431.8M
[03/14 15:06:12   7015s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.015, MEM:2431.8M
[03/14 15:06:12   7015s] default core: bins with density > 0.750 = 57.12 % ( 357 / 625 )
[03/14 15:06:12   7015s] Density distribution unevenness ratio = 23.269%
[03/14 15:06:12   7015s] RPlace postIncrNP: Density = 1.044444 -> 0.984444.
[03/14 15:06:12   7015s] RPlace postIncrNP Info: Density distribution changes:
[03/14 15:06:12   7015s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/14 15:06:12   7015s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/14 15:06:12   7015s] [1.00 - 1.05] :	 2 (0.32%) -> 0 (0.00%)
[03/14 15:06:12   7015s] [0.95 - 1.00] :	 5 (0.80%) -> 5 (0.80%)
[03/14 15:06:12   7015s] [0.90 - 0.95] :	 36 (5.76%) -> 34 (5.44%)
[03/14 15:06:12   7015s] [0.85 - 0.90] :	 58 (9.28%) -> 65 (10.40%)
[03/14 15:06:12   7015s] [0.80 - 0.85] :	 132 (21.12%) -> 131 (20.96%)
[03/14 15:06:12   7015s] [CPU] RefinePlace/IncrNP (cpu=0:00:02.0, real=0:00:02.0, mem=2431.8MB) @(1:56:53 - 1:56:55).
[03/14 15:06:12   7015s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:2.010, REAL:2.025, MEM:2431.8M
[03/14 15:06:12   7015s] Move report: incrNP moves 1137 insts, mean move: 3.37 um, max move: 26.60 um
[03/14 15:06:12   7015s] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFC536_q_temp_76): (154.40, 211.60) --> (129.60, 213.40)
[03/14 15:06:12   7015s] Move report: Timing Driven Placement moves 1137 insts, mean move: 3.37 um, max move: 26.60 um
[03/14 15:06:12   7015s] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFC536_q_temp_76): (154.40, 211.60) --> (129.60, 213.40)
[03/14 15:06:12   7015s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2431.8MB
[03/14 15:06:12   7015s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2431.8M
[03/14 15:06:12   7015s] Starting refinePlace ...
[03/14 15:06:13   7015s] ** Cut row section cpu time 0:00:00.0.
[03/14 15:06:13   7015s]    Spread Effort: high, standalone mode, useDDP on.
[03/14 15:06:13   7015s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2431.8MB) @(1:56:55 - 1:56:56).
[03/14 15:06:13   7015s] Move report: preRPlace moves 2316 insts, mean move: 0.71 um, max move: 6.20 um
[03/14 15:06:13   7015s] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_8424_0): (186.20, 262.00) --> (183.60, 265.60)
[03/14 15:06:13   7015s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: IND2D2
[03/14 15:06:13   7015s] Move report: Detail placement moves 2316 insts, mean move: 0.71 um, max move: 6.20 um
[03/14 15:06:13   7015s] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_8424_0): (186.20, 262.00) --> (183.60, 265.60)
[03/14 15:06:13   7015s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2431.8MB
[03/14 15:06:13   7015s] Statistics of distance of Instance movement in refine placement:
[03/14 15:06:13   7015s]   maximum (X+Y) =        26.20 um
[03/14 15:06:13   7015s]   inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFC536_q_temp_76) with max move: (154.4, 211.6) -> (130, 213.4)
[03/14 15:06:13   7015s]   mean    (X+Y) =         1.82 um
[03/14 15:06:13   7015s] Total instances flipped for legalization: 1
[03/14 15:06:13   7015s] Summary Report:
[03/14 15:06:13   7015s] Instances move: 2863 (out of 25585 movable)
[03/14 15:06:13   7015s] Instances flipped: 1
[03/14 15:06:13   7015s] Mean displacement: 1.82 um
[03/14 15:06:13   7015s] Max displacement: 26.20 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFC536_q_temp_76) (154.4, 211.6) -> (130, 213.4)
[03/14 15:06:13   7015s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/14 15:06:13   7015s] Total instances moved : 2863
[03/14 15:06:13   7015s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.540, REAL:0.542, MEM:2431.8M
[03/14 15:06:13   7015s] Total net bbox length = 3.635e+05 (1.727e+05 1.908e+05) (ext = 8.267e+03)
[03/14 15:06:13   7015s] Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2431.8MB
[03/14 15:06:13   7015s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:03.0, mem=2431.8MB) @(1:56:53 - 1:56:56).
[03/14 15:06:13   7015s] *** Finished refinePlace (1:56:56 mem=2431.8M) ***
[03/14 15:06:13   7015s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.23
[03/14 15:06:13   7015s] OPERPROF: Finished RefinePlace at level 1, CPU:2.660, REAL:2.655, MEM:2431.8M
[03/14 15:06:13   7016s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2431.8M
[03/14 15:06:13   7016s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.065, MEM:2431.8M
[03/14 15:06:13   7016s] Finished re-routing un-routed nets (0:00:00.0 2431.8M)
[03/14 15:06:13   7016s] 
[03/14 15:06:13   7016s] OPERPROF: Starting DPlace-Init at level 1, MEM:2431.8M
[03/14 15:06:13   7016s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2431.8M
[03/14 15:06:13   7016s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:2431.8M
[03/14 15:06:13   7016s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.124, MEM:2431.8M
[03/14 15:06:14   7016s] 
[03/14 15:06:14   7016s] Density : 0.6087
[03/14 15:06:14   7016s] Max route overflow : 0.0000
[03/14 15:06:14   7016s] 
[03/14 15:06:14   7016s] 
[03/14 15:06:14   7016s] *** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2431.8M) ***
[03/14 15:06:14   7016s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.12
[03/14 15:06:14   7016s] ** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -239.999 Density 60.87
[03/14 15:06:14   7016s] Optimizer WNS Pass 2
[03/14 15:06:14   7016s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.250|  -8.045|
|reg2reg   |-0.206|-231.953|
|HEPG      |-0.206|-231.953|
|All Paths |-0.250|-239.999|
+----------+------+--------+

[03/14 15:06:14   7016s] CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -0.206ns TNS -231.952ns; HEPG WNS -0.206ns TNS -231.952ns; all paths WNS -0.250ns TNS -239.997ns; Real time 0:14:44
[03/14 15:06:14   7016s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2431.8M
[03/14 15:06:14   7016s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2431.8M
[03/14 15:06:14   7017s] Active Path Group: reg2reg  
[03/14 15:06:14   7017s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:06:14   7017s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:06:14   7017s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:06:14   7017s] |  -0.206|   -0.250|-231.953| -239.999|    60.87%|   0:00:00.0| 2431.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:06:14   7017s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:08:42   7164s] |  -0.203|   -0.250|-232.343| -240.388|    60.92%|   0:02:28.0| 2431.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:08:42   7164s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/14 15:08:47   7169s] |  -0.203|   -0.250|-232.336| -240.381|    60.94%|   0:00:05.0| 2431.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:08:47   7169s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/14 15:08:48   7171s] Starting generalSmallTnsOpt
[03/14 15:08:48   7171s] Ending generalSmallTnsOpt End
[03/14 15:08:54   7176s] |  -0.204|   -0.250|-232.422| -240.467|    60.97%|   0:00:07.0| 2431.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:08:54   7176s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/14 15:08:54   7176s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:08:54   7176s] 
[03/14 15:08:54   7176s] *** Finish Core Optimize Step (cpu=0:02:40 real=0:02:40 mem=2431.8M) ***
[03/14 15:08:54   7176s] Active Path Group: default 
[03/14 15:08:54   7176s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:08:54   7176s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:08:54   7176s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:08:54   7176s] |  -0.250|   -0.250|  -8.045| -240.467|    60.97%|   0:00:00.0| 2431.8M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:08:54   7176s] Starting generalSmallTnsOpt
[03/14 15:08:54   7176s] Ending generalSmallTnsOpt End
[03/14 15:08:54   7176s] |  -0.250|   -0.250|  -8.045| -240.467|    60.97%|   0:00:00.0| 2431.8M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:08:54   7176s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:08:54   7176s] 
[03/14 15:08:54   7176s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2431.8M) ***
[03/14 15:08:54   7177s] 
[03/14 15:08:54   7177s] *** Finished Optimize Step Cumulative (cpu=0:02:40 real=0:02:40 mem=2431.8M) ***
[03/14 15:08:54   7177s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.250|  -8.045|
|reg2reg   |-0.204|-232.422|
|HEPG      |-0.204|-232.422|
|All Paths |-0.250|-240.467|
+----------+------+--------+

[03/14 15:08:54   7177s] CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -0.204ns TNS -232.420ns; HEPG WNS -0.204ns TNS -232.420ns; all paths WNS -0.250ns TNS -240.465ns; Real time 0:17:24
[03/14 15:08:54   7177s] ** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -240.467 Density 60.97
[03/14 15:08:54   7177s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.13
[03/14 15:08:54   7177s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2431.8M
[03/14 15:08:54   7177s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.071, MEM:2431.8M
[03/14 15:08:54   7177s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2431.8M
[03/14 15:08:54   7177s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2431.8M
[03/14 15:08:54   7177s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2431.8M
[03/14 15:08:54   7177s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.096, MEM:2431.8M
[03/14 15:08:54   7177s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.137, MEM:2431.8M
[03/14 15:08:54   7177s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.137, MEM:2431.8M
[03/14 15:08:54   7177s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.24
[03/14 15:08:54   7177s] OPERPROF: Starting RefinePlace at level 1, MEM:2431.8M
[03/14 15:08:54   7177s] *** Starting refinePlace (1:59:37 mem=2431.8M) ***
[03/14 15:08:54   7177s] Total net bbox length = 3.638e+05 (1.729e+05 1.909e+05) (ext = 8.267e+03)
[03/14 15:08:54   7177s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:08:54   7177s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:08:54   7177s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2431.8M
[03/14 15:08:54   7177s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2431.8M
[03/14 15:08:54   7177s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.015, MEM:2431.8M
[03/14 15:08:54   7177s] default core: bins with density > 0.750 = 57.12 % ( 357 / 625 )
[03/14 15:08:54   7177s] Density distribution unevenness ratio = 23.272%
[03/14 15:08:54   7177s] RPlace IncrNP Skipped
[03/14 15:08:54   7177s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2431.8MB) @(1:59:38 - 1:59:38).
[03/14 15:08:54   7177s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.020, MEM:2431.8M
[03/14 15:08:54   7177s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:08:54   7177s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2431.8MB
[03/14 15:08:54   7177s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2431.8M
[03/14 15:08:54   7177s] Starting refinePlace ...
[03/14 15:08:55   7177s] ** Cut row section cpu time 0:00:00.0.
[03/14 15:08:55   7177s]    Spread Effort: high, standalone mode, useDDP on.
[03/14 15:08:55   7178s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2431.8MB) @(1:59:38 - 1:59:38).
[03/14 15:08:55   7178s] Move report: preRPlace moves 1243 insts, mean move: 0.58 um, max move: 6.20 um
[03/14 15:08:55   7178s] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8638_0_dup): (149.60, 245.80) --> (152.20, 242.20)
[03/14 15:08:55   7178s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: OR2D1
[03/14 15:08:55   7178s] wireLenOptFixPriorityInst 6514 inst fixed
[03/14 15:08:55   7178s] 
[03/14 15:08:55   7178s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 15:08:55   7178s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:08:55   7178s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2431.8MB) @(1:59:38 - 1:59:38).
[03/14 15:08:55   7178s] Move report: Detail placement moves 1243 insts, mean move: 0.58 um, max move: 6.20 um
[03/14 15:08:55   7178s] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8638_0_dup): (149.60, 245.80) --> (152.20, 242.20)
[03/14 15:08:55   7178s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2431.8MB
[03/14 15:08:55   7178s] Statistics of distance of Instance movement in refine placement:
[03/14 15:08:55   7178s]   maximum (X+Y) =         6.20 um
[03/14 15:08:55   7178s]   inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8638_0_dup) with max move: (149.6, 245.8) -> (152.2, 242.2)
[03/14 15:08:55   7178s]   mean    (X+Y) =         0.58 um
[03/14 15:08:55   7178s] Total instances flipped for legalization: 1955
[03/14 15:08:55   7178s] Summary Report:
[03/14 15:08:55   7178s] Instances move: 1243 (out of 25643 movable)
[03/14 15:08:55   7178s] Instances flipped: 1955
[03/14 15:08:55   7178s] Mean displacement: 0.58 um
[03/14 15:08:55   7178s] Max displacement: 6.20 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8638_0_dup) (149.6, 245.8) -> (152.2, 242.2)
[03/14 15:08:55   7178s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: OR2D1
[03/14 15:08:55   7178s] Total instances moved : 1243
[03/14 15:08:55   7178s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.960, REAL:0.959, MEM:2431.8M
[03/14 15:08:55   7178s] Total net bbox length = 3.642e+05 (1.731e+05 1.911e+05) (ext = 8.267e+03)
[03/14 15:08:55   7178s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2431.8MB
[03/14 15:08:55   7178s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2431.8MB) @(1:59:37 - 1:59:38).
[03/14 15:08:55   7178s] *** Finished refinePlace (1:59:39 mem=2431.8M) ***
[03/14 15:08:55   7178s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.24
[03/14 15:08:55   7178s] OPERPROF: Finished RefinePlace at level 1, CPU:1.070, REAL:1.068, MEM:2431.8M
[03/14 15:08:56   7178s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2431.8M
[03/14 15:08:56   7178s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.069, MEM:2431.8M
[03/14 15:08:56   7178s] Finished re-routing un-routed nets (0:00:00.0 2431.8M)
[03/14 15:08:56   7178s] 
[03/14 15:08:56   7178s] OPERPROF: Starting DPlace-Init at level 1, MEM:2431.8M
[03/14 15:08:56   7178s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2431.8M
[03/14 15:08:56   7178s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.093, MEM:2431.8M
[03/14 15:08:56   7178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.135, MEM:2431.8M
[03/14 15:08:56   7179s] 
[03/14 15:08:56   7179s] Density : 0.6097
[03/14 15:08:56   7179s] Max route overflow : 0.0000
[03/14 15:08:56   7179s] 
[03/14 15:08:56   7179s] 
[03/14 15:08:56   7179s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=2431.8M) ***
[03/14 15:08:56   7179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.13
[03/14 15:08:56   7179s] ** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -240.561 Density 60.97
[03/14 15:08:56   7179s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.250|  -8.045|
|reg2reg   |-0.204|-232.516|
|HEPG      |-0.204|-232.516|
|All Paths |-0.250|-240.561|
+----------+------+--------+

[03/14 15:08:56   7179s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:08:56   7179s] Layer 3 has 172 constrained nets 
[03/14 15:08:56   7179s] Layer 7 has 323 constrained nets 
[03/14 15:08:56   7179s] **** End NDR-Layer Usage Statistics ****
[03/14 15:08:56   7179s] 
[03/14 15:08:56   7179s] *** Finish post-CTS Setup Fixing (cpu=0:14:03 real=0:14:03 mem=2431.8M) ***
[03/14 15:08:56   7179s] 
[03/14 15:08:56   7179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.12465.5
[03/14 15:08:56   7179s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2396.7M
[03/14 15:08:56   7179s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.067, MEM:2396.7M
[03/14 15:08:56   7179s] TotalInstCnt at PhyDesignMc Destruction: 25,717
[03/14 15:08:57   7179s] (I,S,L,T): WC_VIEW: 78.7633, 23.7074, 1.05331, 103.524
[03/14 15:08:57   7179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.16
[03/14 15:08:57   7179s] *** SetupOpt [finish] : cpu/real = 0:14:12.6/0:14:12.2 (1.0), totSession cpu/real = 1:59:39.8/2:01:06.4 (1.0), mem = 2396.7M
[03/14 15:08:57   7179s] 
[03/14 15:08:57   7179s] =============================================================================================
[03/14 15:08:57   7179s]  Step TAT Report for WnsOpt #2
[03/14 15:08:57   7179s] =============================================================================================
[03/14 15:08:57   7179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:08:57   7179s] ---------------------------------------------------------------------------------------------
[03/14 15:08:57   7179s] [ SkewClock              ]      4   0:00:22.7  (   2.7 % )     0:00:33.2 /  0:00:32.7    1.0
[03/14 15:08:57   7179s] [ AreaOpt                ]      2   0:00:04.0  (   0.5 % )     0:00:29.3 /  0:00:29.3    1.0
[03/14 15:08:57   7179s] [ RefinePlace            ]      3   0:00:11.8  (   1.4 % )     0:00:12.2 /  0:00:12.2    1.0
[03/14 15:08:57   7179s] [ QThreadMaster          ]      1   0:00:07.7  (   0.9 % )     0:00:07.7 /  0:00:07.1    0.9
[03/14 15:08:57   7179s] [ SlackTraversorInit     ]      6   0:00:01.2  (   0.1 % )     0:00:01.2 /  0:00:01.3    1.0
[03/14 15:08:57   7179s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   0.1 % )     0:00:01.2 /  0:00:01.1    1.0
[03/14 15:08:57   7179s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/14 15:08:57   7179s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:08:57   7179s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.2 /  0:00:01.3    1.0
[03/14 15:08:57   7179s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:08:57   7179s] [ TransformInit          ]      1   0:00:07.1  (   0.8 % )     0:00:07.1 /  0:00:07.1    1.0
[03/14 15:08:57   7179s] [ SmallTnsOpt            ]      9   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.1
[03/14 15:08:57   7179s] [ OptSingleIteration     ]    207   0:00:01.5  (   0.2 % )     0:13:09.9 /  0:13:10.8    1.0
[03/14 15:08:57   7179s] [ OptGetWeight           ]    628   0:00:02.2  (   0.3 % )     0:00:02.2 /  0:00:02.3    1.0
[03/14 15:08:57   7179s] [ OptEval                ]    628   0:12:40.8  (  89.3 % )     0:12:40.8 /  0:12:41.7    1.0
[03/14 15:08:57   7179s] [ OptCommit              ]    628   0:00:01.9  (   0.2 % )     0:00:01.9 /  0:00:02.0    1.0
[03/14 15:08:57   7179s] [ IncrTimingUpdate       ]    367   0:00:11.4  (   1.3 % )     0:00:11.4 /  0:00:11.5    1.0
[03/14 15:08:57   7179s] [ PostCommitDelayUpdate  ]    694   0:00:02.2  (   0.3 % )     0:00:09.0 /  0:00:09.0    1.0
[03/14 15:08:57   7179s] [ IncrDelayCalc          ]   1495   0:00:06.8  (   0.8 % )     0:00:06.8 /  0:00:06.9    1.0
[03/14 15:08:57   7179s] [ SetupOptGetWorkingSet  ]    485   0:00:03.0  (   0.3 % )     0:00:03.0 /  0:00:02.9    1.0
[03/14 15:08:57   7179s] [ SetupOptGetActiveNode  ]    485   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:08:57   7179s] [ SetupOptSlackGraph     ]    197   0:00:03.3  (   0.4 % )     0:00:03.3 /  0:00:03.3    1.0
[03/14 15:08:57   7179s] [ MISC                   ]          0:00:03.1  (   0.4 % )     0:00:03.1 /  0:00:03.0    1.0
[03/14 15:08:57   7179s] ---------------------------------------------------------------------------------------------
[03/14 15:08:57   7179s]  WnsOpt #2 TOTAL                    0:14:12.2  ( 100.0 % )     0:14:12.2 /  0:14:12.6    1.0
[03/14 15:08:57   7179s] ---------------------------------------------------------------------------------------------
[03/14 15:08:57   7179s] 
[03/14 15:08:57   7179s] End: GigaOpt Optimization in WNS mode
[03/14 15:08:57   7179s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 15:08:57   7179s] optDesignOneStep: Power Flow
[03/14 15:08:57   7179s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/14 15:08:57   7179s] Deleting Lib Analyzer.
[03/14 15:08:57   7179s] Begin: GigaOpt Optimization in TNS mode
[03/14 15:08:57   7179s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/14 15:08:57   7179s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:08:57   7179s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:08:57   7179s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:39.9/2:01:06.6 (1.0), mem = 2304.7M
[03/14 15:08:57   7179s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.17
[03/14 15:08:57   7180s] (I,S,L,T): WC_VIEW: 78.7633, 23.7074, 1.05331, 103.524
[03/14 15:08:57   7180s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 15:08:57   7180s] ### Creating PhyDesignMc. totSessionCpu=1:59:40 mem=2304.7M
[03/14 15:08:57   7180s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/14 15:08:57   7180s] OPERPROF: Starting DPlace-Init at level 1, MEM:2304.7M
[03/14 15:08:57   7180s] z: 2, totalTracks: 1
[03/14 15:08:57   7180s] z: 4, totalTracks: 1
[03/14 15:08:57   7180s] z: 6, totalTracks: 1
[03/14 15:08:57   7180s] z: 8, totalTracks: 1
[03/14 15:08:57   7180s] #spOpts: N=65 mergeVia=F 
[03/14 15:08:57   7180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2304.7M
[03/14 15:08:57   7180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.093, MEM:2304.7M
[03/14 15:08:57   7180s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2304.7MB).
[03/14 15:08:57   7180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.139, MEM:2304.7M
[03/14 15:08:57   7180s] TotalInstCnt at PhyDesignMc Initialization: 25,717
[03/14 15:08:57   7180s] ### Creating PhyDesignMc, finished. totSessionCpu=1:59:41 mem=2304.7M
[03/14 15:08:57   7180s] ### Creating RouteCongInterface, started
[03/14 15:08:58   7180s] 
[03/14 15:08:58   7180s] Creating Lib Analyzer ...
[03/14 15:08:58   7180s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 15:08:58   7180s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 15:08:58   7180s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 15:08:58   7180s] 
[03/14 15:08:59   7181s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:59:42 mem=2306.8M
[03/14 15:08:59   7181s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:59:42 mem=2306.8M
[03/14 15:08:59   7181s] Creating Lib Analyzer, finished. 
[03/14 15:08:59   7181s] 
[03/14 15:08:59   7181s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 15:08:59   7181s] 
[03/14 15:08:59   7181s] #optDebug: {0, 1.200}
[03/14 15:08:59   7181s] ### Creating RouteCongInterface, finished
[03/14 15:08:59   7181s] ### Creating LA Mngr. totSessionCpu=1:59:42 mem=2306.8M
[03/14 15:08:59   7181s] ### Creating LA Mngr, finished. totSessionCpu=1:59:42 mem=2306.8M
[03/14 15:09:04   7186s] *info: 172 clock nets excluded
[03/14 15:09:04   7186s] *info: 2 special nets excluded.
[03/14 15:09:04   7187s] *info: 115 no-driver nets excluded.
[03/14 15:09:04   7187s] *info: 77 nets with fixed/cover wires excluded.
[03/14 15:09:06   7188s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.12465.6
[03/14 15:09:06   7188s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/14 15:09:06   7189s] ** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -240.561 Density 60.97
[03/14 15:09:06   7189s] Optimizer TNS Opt
[03/14 15:09:06   7189s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.250|  -8.045|
|reg2reg   |-0.204|-232.516|
|HEPG      |-0.204|-232.516|
|All Paths |-0.250|-240.561|
+----------+------+--------+

[03/14 15:09:06   7189s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.204ns TNS -232.515ns; HEPG WNS -0.204ns TNS -232.515ns; all paths WNS -0.250ns TNS -240.560ns; Real time 0:17:36
[03/14 15:09:06   7189s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2325.8M
[03/14 15:09:06   7189s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2325.8M
[03/14 15:09:06   7189s] Active Path Group: reg2reg  
[03/14 15:09:06   7189s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:09:06   7189s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:09:06   7189s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:09:06   7189s] |  -0.204|   -0.250|-232.516| -240.561|    60.97%|   0:00:00.0| 2341.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:09:06   7189s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/14 15:10:29   7271s] |  -0.204|   -0.250|-222.990| -231.036|    60.98%|   0:01:23.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:10:29   7271s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/14 15:10:32   7275s] |  -0.204|   -0.250|-222.947| -230.993|    60.98%|   0:00:03.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:10:32   7275s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/14 15:10:54   7296s] |  -0.204|   -0.250|-222.385| -230.430|    61.00%|   0:00:22.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:10:54   7296s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/14 15:11:15   7318s] |  -0.204|   -0.250|-222.176| -230.221|    61.04%|   0:00:21.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:11:15   7318s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/14 15:11:39   7342s] |  -0.204|   -0.250|-216.240| -224.285|    61.05%|   0:00:24.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:11:39   7342s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:11:40   7343s] |  -0.204|   -0.250|-216.095| -224.140|    61.05%|   0:00:01.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:11:40   7343s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:11:44   7347s] |  -0.204|   -0.250|-215.696| -223.741|    61.07%|   0:00:04.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:11:44   7347s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:11:45   7348s] |  -0.204|   -0.250|-215.261| -223.306|    61.07%|   0:00:01.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:11:45   7348s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:12:00   7363s] |  -0.204|   -0.250|-215.130| -223.175|    61.07%|   0:00:15.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:12:00   7363s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:12:01   7364s] |  -0.204|   -0.250|-215.034| -223.079|    61.10%|   0:00:01.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:12:01   7364s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:12:01   7364s] |  -0.204|   -0.250|-214.902| -222.947|    61.10%|   0:00:00.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:12:01   7364s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:12:13   7376s] |  -0.204|   -0.250|-214.742| -222.787|    61.10%|   0:00:12.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:12:13   7376s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:12:13   7376s] |  -0.204|   -0.250|-214.690| -222.735|    61.11%|   0:00:00.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:12:13   7376s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:12:30   7393s] |  -0.204|   -0.250|-209.491| -217.536|    61.12%|   0:00:17.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:12:30   7393s] |        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/14 15:12:30   7393s] |  -0.204|   -0.250|-209.482| -217.527|    61.12%|   0:00:00.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:12:30   7393s] |        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/14 15:12:52   7415s] |  -0.204|   -0.250|-209.480| -217.525|    61.17%|   0:00:22.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:12:52   7415s] |        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/14 15:12:52   7415s] |  -0.204|   -0.250|-209.467| -217.512|    61.17%|   0:00:00.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:12:52   7415s] |        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/14 15:12:55   7417s] |  -0.204|   -0.250|-196.360| -204.405|    61.18%|   0:00:03.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 15:12:55   7417s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:12:55   7418s] |  -0.204|   -0.250|-196.342| -204.387|    61.19%|   0:00:00.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 15:12:55   7418s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:12:59   7422s] |  -0.204|   -0.250|-188.164| -196.209|    61.20%|   0:00:04.0| 2418.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:12:59   7422s] |        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/14 15:12:59   7422s] |  -0.204|   -0.250|-187.919| -195.964|    61.21%|   0:00:00.0| 2418.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 15:12:59   7422s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 15:12:59   7422s] |  -0.204|   -0.250|-187.897| -195.942|    61.21%|   0:00:00.0| 2418.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 15:12:59   7422s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 15:13:00   7423s] |  -0.204|   -0.250|-187.880| -195.925|    61.21%|   0:00:01.0| 2418.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 15:13:00   7423s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 15:13:07   7430s] |  -0.204|   -0.250|-182.410| -190.455|    61.23%|   0:00:07.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 15:13:07   7430s] |        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/14 15:13:07   7430s] |  -0.204|   -0.250|-182.377| -190.422|    61.23%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:13:07   7430s] |        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
[03/14 15:13:08   7431s] |  -0.204|   -0.250|-181.699| -189.744|    61.27%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:13:08   7431s] |        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/14 15:13:09   7432s] |  -0.204|   -0.250|-181.641| -189.687|    61.27%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:13:09   7432s] |        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/14 15:13:09   7432s] |  -0.204|   -0.250|-181.606| -189.651|    61.27%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:13:09   7432s] |        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/14 15:13:09   7432s] |  -0.204|   -0.250|-181.599| -189.644|    61.28%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:13:09   7432s] |        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/14 15:13:33   7456s] |  -0.204|   -0.250|-172.916| -180.961|    61.29%|   0:00:24.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 15:13:33   7456s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 15:13:45   7468s] |  -0.204|   -0.250|-171.172| -179.217|    61.30%|   0:00:12.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:13:45   7468s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:13:48   7471s] |  -0.204|   -0.250|-171.104| -179.149|    61.30%|   0:00:03.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:13:48   7471s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:13:49   7472s] |  -0.204|   -0.250|-170.704| -178.749|    61.33%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:13:49   7472s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 15:14:00   7483s] |  -0.204|   -0.250|-168.935| -176.980|    61.33%|   0:00:11.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:14:00   7483s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 15:14:01   7484s] |  -0.204|   -0.250|-168.813| -176.858|    61.35%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:14:01   7484s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 15:14:15   7498s] |  -0.204|   -0.250|-168.719| -176.764|    61.35%|   0:00:14.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:14:15   7498s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 15:14:16   7499s] |  -0.204|   -0.250|-168.693| -176.738|    61.37%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:14:16   7499s] |        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/14 15:14:19   7502s] |  -0.204|   -0.250|-155.341| -163.386|    61.37%|   0:00:03.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:14:19   7502s] |        |         |        |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/14 15:14:19   7502s] |  -0.204|   -0.250|-155.331| -163.376|    61.39%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:14:19   7502s] |        |         |        |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/14 15:14:20   7503s] |  -0.204|   -0.250|-155.327| -163.372|    61.39%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:14:20   7503s] |        |         |        |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/14 15:14:20   7503s] |  -0.204|   -0.250|-155.325| -163.370|    61.39%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:14:20   7503s] |        |         |        |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/14 15:14:41   7524s] |  -0.204|   -0.250|-150.458| -158.503|    61.40%|   0:00:21.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 15:14:41   7524s] |        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
[03/14 15:14:45   7528s] |  -0.204|   -0.250|-145.694| -153.739|    61.40%|   0:00:04.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 15:14:45   7528s] |        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
[03/14 15:14:46   7529s] |  -0.204|   -0.250|-145.271| -153.316|    61.43%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 15:14:46   7529s] |        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
[03/14 15:14:46   7529s] |  -0.204|   -0.250|-145.168| -153.214|    61.43%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 15:14:46   7529s] |        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
[03/14 15:14:47   7530s] |  -0.204|   -0.250|-145.140| -153.185|    61.45%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 15:14:47   7530s] |        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
[03/14 15:14:57   7540s] |  -0.204|   -0.250|-138.217| -146.262|    61.46%|   0:00:10.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:14:57   7540s] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 15:14:58   7541s] |  -0.204|   -0.250|-137.858| -145.903|    61.46%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:14:58   7541s] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 15:14:58   7542s] |  -0.204|   -0.250|-137.683| -145.728|    61.47%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:14:58   7542s] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 15:14:59   7542s] |  -0.204|   -0.250|-137.593| -145.638|    61.47%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:14:59   7542s] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 15:14:59   7542s] |  -0.204|   -0.250|-137.579| -145.624|    61.47%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:14:59   7542s] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 15:15:02   7545s] |  -0.204|   -0.250|-129.943| -137.988|    61.48%|   0:00:03.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:15:02   7545s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/14 15:15:03   7546s] |  -0.204|   -0.250|-128.979| -137.024|    61.48%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:15:03   7546s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/14 15:15:03   7546s] |  -0.204|   -0.250|-128.590| -136.635|    61.49%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:15:03   7546s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 15:15:03   7546s] |  -0.204|   -0.250|-128.415| -136.460|    61.49%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:15:03   7546s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 15:15:04   7547s] |  -0.204|   -0.250|-128.381| -136.426|    61.52%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:15:04   7547s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 15:15:04   7547s] |  -0.204|   -0.250|-128.240| -136.285|    61.52%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:15:04   7547s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 15:15:05   7548s] |  -0.204|   -0.250|-128.122| -136.167|    61.53%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:15:05   7548s] |        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 15:15:09   7552s] |  -0.204|   -0.250|-121.161| -129.206|    61.54%|   0:00:04.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:15:09   7552s] |        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/14 15:15:14   7557s] |  -0.204|   -0.250|-121.155| -129.200|    61.54%|   0:00:05.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:15:14   7557s] |        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/14 15:15:15   7558s] |  -0.204|   -0.250|-119.336| -127.381|    61.56%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:15:15   7558s] |        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/14 15:15:15   7558s] |  -0.204|   -0.250|-119.097| -127.142|    61.56%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:15:15   7558s] |        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/14 15:15:15   7558s] |  -0.204|   -0.250|-119.090| -127.135|    61.56%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:15:15   7558s] |        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/14 15:15:18   7561s] |  -0.204|   -0.250|-107.201| -115.247|    61.57%|   0:00:03.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 15:15:18   7561s] |        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/14 15:15:23   7566s] |  -0.204|   -0.250|-104.659| -112.704|    61.58%|   0:00:05.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 15:15:23   7566s] |        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/14 15:15:24   7567s] |  -0.204|   -0.250|-104.060| -112.105|    61.58%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 15:15:24   7567s] |        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/14 15:15:24   7567s] |  -0.204|   -0.250|-103.939| -111.984|    61.58%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 15:15:24   7567s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/E                             |
[03/14 15:15:26   7569s] |  -0.204|   -0.250|-103.269| -111.314|    61.58%|   0:00:02.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 15:15:26   7569s] |        |         |        |         |          |            |        |          |         | q13_reg_4_/D                                       |
[03/14 15:15:26   7569s] |  -0.204|   -0.250|-103.125| -111.170|    61.60%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:15:26   7569s] |        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 15:15:27   7570s] |  -0.204|   -0.250|-103.057| -111.102|    61.60%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:15:27   7570s] |        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 15:15:27   7571s] |  -0.204|   -0.250|-103.053| -111.099|    61.61%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:15:27   7571s] |        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 15:15:28   7571s] |  -0.204|   -0.250|-102.422| -110.467|    61.61%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:15:28   7571s] |        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 15:15:31   7574s] |  -0.204|   -0.250|-101.714| -109.759|    61.61%|   0:00:03.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:15:31   7574s] |        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 15:15:37   7580s] |  -0.204|   -0.250| -98.595| -106.640|    61.62%|   0:00:06.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 15:15:37   7580s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:15:39   7583s] |  -0.204|   -0.250| -96.419| -104.464|    61.62%|   0:00:02.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 15:15:39   7583s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:15:47   7590s] |  -0.205|   -0.250| -95.653| -103.698|    61.64%|   0:00:08.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:15:47   7590s] |        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/14 15:15:47   7590s] |  -0.205|   -0.250| -95.445| -103.490|    61.64%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:15:47   7590s] |        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/14 15:15:47   7591s] |  -0.205|   -0.250| -94.713| -102.758|    61.64%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:15:47   7591s] |        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/14 15:15:48   7591s] |  -0.205|   -0.250| -94.401| -102.446|    61.65%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:15:48   7591s] |        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/14 15:15:50   7593s] |  -0.205|   -0.250| -91.147|  -99.193|    61.66%|   0:00:02.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/14 15:15:50   7593s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_41_/E                             |
[03/14 15:15:50   7593s] |  -0.205|   -0.250| -90.731|  -98.777|    61.67%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 15:15:50   7593s] |        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/14 15:15:50   7594s] |  -0.205|   -0.250| -89.130|  -97.175|    61.67%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 15:15:50   7594s] |        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/14 15:15:51   7594s] |  -0.205|   -0.250| -88.842|  -96.887|    61.67%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 15:15:51   7594s] |        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/14 15:15:51   7594s] |  -0.205|   -0.250| -88.816|  -96.861|    61.68%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 15:15:51   7594s] |        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/14 15:15:57   7600s] |  -0.205|   -0.250| -87.954|  -95.999|    61.68%|   0:00:06.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 15:15:57   7600s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_1_/E                              |
[03/14 15:15:58   7601s] |  -0.205|   -0.250| -87.877|  -95.922|    61.68%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 15:15:58   7601s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_1_/E                              |
[03/14 15:15:58   7602s] |  -0.205|   -0.250| -87.513|  -95.558|    61.69%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 15:15:58   7602s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_1_/E                              |
[03/14 15:15:59   7602s] |  -0.205|   -0.250| -86.462|  -94.507|    61.72%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:15:59   7602s] |        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
[03/14 15:15:59   7602s] |  -0.205|   -0.250| -86.366|  -94.411|    61.72%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:15:59   7602s] |        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
[03/14 15:16:03   7606s] |  -0.205|   -0.250| -86.339|  -94.384|    61.72%|   0:00:04.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:16:03   7606s] |        |         |        |         |          |            |        |          |         | q4_reg_10_/D                                       |
[03/14 15:16:03   7606s] |  -0.205|   -0.250| -86.213|  -94.258|    61.72%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:16:03   7606s] |        |         |        |         |          |            |        |          |         | q4_reg_10_/D                                       |
[03/14 15:16:03   7606s] |  -0.205|   -0.250| -86.195|  -94.240|    61.72%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:16:03   7606s] |        |         |        |         |          |            |        |          |         | q4_reg_10_/D                                       |
[03/14 15:16:06   7609s] |  -0.205|   -0.250| -85.626|  -93.671|    61.74%|   0:00:03.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/14 15:16:06   7609s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
[03/14 15:16:06   7609s] |  -0.205|   -0.250| -85.530|  -93.575|    61.74%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:16:06   7609s] |        |         |        |         |          |            |        |          |         | q12_reg_11_/D                                      |
[03/14 15:16:08   7611s] |  -0.205|   -0.250| -85.440|  -93.486|    61.75%|   0:00:02.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:16:08   7611s] |        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
[03/14 15:16:08   7611s] |  -0.205|   -0.250| -85.425|  -93.470|    61.75%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:16:08   7611s] |        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
[03/14 15:16:09   7612s] |  -0.205|   -0.250| -85.423|  -93.468|    61.75%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:16:09   7612s] |        |         |        |         |          |            |        |          |         | q12_reg_11_/D                                      |
[03/14 15:16:09   7612s] |  -0.205|   -0.250| -85.423|  -93.468|    61.75%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:16:09   7612s] |        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
[03/14 15:16:11   7614s] |  -0.205|   -0.250| -85.165|  -93.210|    61.77%|   0:00:02.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:16:11   7614s] |        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/14 15:16:17   7621s] |  -0.205|   -0.250| -85.127|  -93.172|    61.77%|   0:00:06.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:16:17   7621s] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/14 15:16:18   7621s] |  -0.205|   -0.250| -85.120|  -93.165|    61.77%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:16:18   7621s] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/14 15:16:18   7621s] |  -0.205|   -0.250| -85.098|  -93.143|    61.78%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:16:18   7621s] |        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/14 15:16:18   7621s] |  -0.205|   -0.250| -85.097|  -93.142|    61.78%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:16:18   7621s] |        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/14 15:16:18   7621s] |  -0.204|   -0.250| -85.097|  -93.142|    61.78%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:16:18   7621s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/14 15:16:18   7621s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:16:18   7621s] 
[03/14 15:16:18   7621s] *** Finish Core Optimize Step (cpu=0:07:13 real=0:07:12 mem=2456.3M) ***
[03/14 15:16:18   7621s] 
[03/14 15:16:18   7621s] *** Finished Optimize Step Cumulative (cpu=0:07:13 real=0:07:12 mem=2456.3M) ***
[03/14 15:16:18   7621s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.250| -8.045|
|reg2reg   |-0.204|-85.097|
|HEPG      |-0.204|-85.097|
|All Paths |-0.250|-93.142|
+----------+------+-------+

[03/14 15:16:18   7622s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.205ns TNS -85.097ns; HEPG WNS -0.205ns TNS -85.097ns; all paths WNS -0.250ns TNS -93.142ns; Real time 0:24:48
[03/14 15:16:18   7622s] ** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -93.142 Density 61.78
[03/14 15:16:18   7622s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.14
[03/14 15:16:19   7622s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2456.3M
[03/14 15:16:19   7622s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.081, MEM:2456.3M
[03/14 15:16:19   7622s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2456.3M
[03/14 15:16:19   7622s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2456.3M
[03/14 15:16:19   7622s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2456.3M
[03/14 15:16:19   7622s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.100, MEM:2456.3M
[03/14 15:16:19   7622s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.143, MEM:2456.3M
[03/14 15:16:19   7622s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.143, MEM:2456.3M
[03/14 15:16:19   7622s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.25
[03/14 15:16:19   7622s] OPERPROF: Starting RefinePlace at level 1, MEM:2456.3M
[03/14 15:16:19   7622s] *** Starting refinePlace (2:07:02 mem=2456.3M) ***
[03/14 15:16:19   7622s] Total net bbox length = 3.668e+05 (1.747e+05 1.921e+05) (ext = 8.267e+03)
[03/14 15:16:19   7622s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:16:19   7622s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:16:19   7622s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2456.3M
[03/14 15:16:19   7622s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2456.3M
[03/14 15:16:19   7622s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.015, MEM:2456.3M
[03/14 15:16:19   7622s] default core: bins with density > 0.750 = 58.72 % ( 367 / 625 )
[03/14 15:16:19   7622s] Density distribution unevenness ratio = 23.267%
[03/14 15:16:19   7622s] RPlace IncrNP: Rollback Lev = -3
[03/14 15:16:19   7622s] RPlace: Density =1.096667, incremental np is triggered.
[03/14 15:16:19   7622s] OPERPROF:     Starting spMPad at level 3, MEM:2456.3M
[03/14 15:16:19   7622s] OPERPROF:       Starting spContextMPad at level 4, MEM:2456.3M
[03/14 15:16:19   7622s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2456.3M
[03/14 15:16:19   7622s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.006, MEM:2456.3M
[03/14 15:16:19   7622s] nrCritNet: 1.92% ( 524 / 27340 ) cutoffSlk: -209.5ps stdDelay: 14.5ps
[03/14 15:16:19   7622s] OPERPROF:     Starting npMain at level 3, MEM:2456.3M
[03/14 15:16:19   7622s] incrNP th 1.000, 0.100
[03/14 15:16:19   7622s] limitMaxMove -1, priorityInstMaxMove 7
[03/14 15:16:19   7623s] SP #FI/SF FL/PI 74/20134 5574/397
[03/14 15:16:19   7623s] OPERPROF:       Starting npPlace at level 4, MEM:2456.3M
[03/14 15:16:19   7623s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/14 15:16:19   7623s] No instances found in the vector
[03/14 15:16:19   7623s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2456.3M, DRC: 0)
[03/14 15:16:19   7623s] 0 (out of 0) MH cells were successfully legalized.
[03/14 15:16:21   7624s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/14 15:16:21   7624s] No instances found in the vector
[03/14 15:16:21   7624s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2456.3M, DRC: 0)
[03/14 15:16:21   7624s] 0 (out of 0) MH cells were successfully legalized.
[03/14 15:16:22   7625s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/14 15:16:22   7625s] No instances found in the vector
[03/14 15:16:22   7625s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2456.3M, DRC: 0)
[03/14 15:16:22   7625s] 0 (out of 0) MH cells were successfully legalized.
[03/14 15:16:23   7626s] OPERPROF:       Finished npPlace at level 4, CPU:3.940, REAL:3.915, MEM:2456.3M
[03/14 15:16:23   7627s] OPERPROF:     Finished npMain at level 3, CPU:4.350, REAL:4.333, MEM:2456.3M
[03/14 15:16:23   7627s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2456.3M
[03/14 15:16:23   7627s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.015, MEM:2456.3M
[03/14 15:16:23   7627s] default core: bins with density > 0.750 = 59.04 % ( 369 / 625 )
[03/14 15:16:23   7627s] Density distribution unevenness ratio = 23.152%
[03/14 15:16:23   7627s] RPlace postIncrNP: Density = 1.096667 -> 0.982222.
[03/14 15:16:23   7627s] RPlace postIncrNP Info: Density distribution changes:
[03/14 15:16:23   7627s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/14 15:16:23   7627s] [1.05 - 1.10] :	 2 (0.32%) -> 0 (0.00%)
[03/14 15:16:23   7627s] [1.00 - 1.05] :	 5 (0.80%) -> 0 (0.00%)
[03/14 15:16:23   7627s] [0.95 - 1.00] :	 10 (1.60%) -> 11 (1.76%)
[03/14 15:16:23   7627s] [0.90 - 0.95] :	 51 (8.16%) -> 48 (7.68%)
[03/14 15:16:23   7627s] [0.85 - 0.90] :	 72 (11.52%) -> 87 (13.92%)
[03/14 15:16:23   7627s] [0.80 - 0.85] :	 115 (18.40%) -> 117 (18.72%)
[03/14 15:16:23   7627s] [CPU] RefinePlace/IncrNP (cpu=0:00:04.6, real=0:00:04.0, mem=2456.3MB) @(2:07:03 - 2:07:07).
[03/14 15:16:23   7627s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:4.570, REAL:4.559, MEM:2456.3M
[03/14 15:16:23   7627s] Move report: incrNP moves 5862 insts, mean move: 3.85 um, max move: 56.80 um
[03/14 15:16:23   7627s] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8153_0): (145.00, 267.40) --> (155.00, 314.20)
[03/14 15:16:23   7627s] Move report: Timing Driven Placement moves 5862 insts, mean move: 3.85 um, max move: 56.80 um
[03/14 15:16:23   7627s] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8153_0): (145.00, 267.40) --> (155.00, 314.20)
[03/14 15:16:23   7627s] 	Runtime: CPU: 0:00:04.6 REAL: 0:00:04.0 MEM: 2456.3MB
[03/14 15:16:23   7627s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2456.3M
[03/14 15:16:23   7627s] Starting refinePlace ...
[03/14 15:16:24   7627s] ** Cut row section cpu time 0:00:00.0.
[03/14 15:16:24   7627s]    Spread Effort: high, standalone mode, useDDP on.
[03/14 15:16:24   7627s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2456.3MB) @(2:07:07 - 2:07:08).
[03/14 15:16:24   7627s] Move report: preRPlace moves 5569 insts, mean move: 0.64 um, max move: 5.40 um
[03/14 15:16:24   7627s] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_9072_0): (296.40, 236.80) --> (301.80, 236.80)
[03/14 15:16:24   7627s] 	Length: 16 sites, height: 1 rows, site name: core, cell type: IND2D4
[03/14 15:16:24   7627s] wireLenOptFixPriorityInst 6514 inst fixed
[03/14 15:16:24   7627s] Placement tweakage begins.
[03/14 15:16:24   7627s] wire length = 4.571e+05
[03/14 15:16:25   7628s] wire length = 4.476e+05
[03/14 15:16:25   7628s] Placement tweakage ends.
[03/14 15:16:25   7628s] Move report: tweak moves 2988 insts, mean move: 1.79 um, max move: 10.40 um
[03/14 15:16:25   7628s] 	Max move on inst (core_instance/mac_array_instance/FE_OCPC3396_q_temp_74): (136.00, 190.00) --> (146.40, 190.00)
[03/14 15:16:25   7628s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:01.0, mem=2456.3MB) @(2:07:08 - 2:07:09).
[03/14 15:16:25   7628s] 
[03/14 15:16:25   7628s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 15:16:26   7629s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:16:26   7629s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=2456.3MB) @(2:07:09 - 2:07:10).
[03/14 15:16:26   7629s] Move report: Detail placement moves 7142 insts, mean move: 1.11 um, max move: 9.60 um
[03/14 15:16:26   7629s] 	Max move on inst (core_instance/mac_array_instance/FE_OCPC3396_q_temp_74): (136.80, 190.00) --> (146.40, 190.00)
[03/14 15:16:26   7629s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2456.3MB
[03/14 15:16:26   7629s] Statistics of distance of Instance movement in refine placement:
[03/14 15:16:26   7629s]   maximum (X+Y) =        57.00 um
[03/14 15:16:26   7629s]   inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8153_0) with max move: (145, 267.4) -> (155.2, 314.2)
[03/14 15:16:26   7629s]   mean    (X+Y) =         2.89 um
[03/14 15:16:26   7629s] Total instances flipped for legalization: 1185
[03/14 15:16:26   7629s] Summary Report:
[03/14 15:16:26   7629s] Instances move: 9646 (out of 26105 movable)
[03/14 15:16:26   7629s] Instances flipped: 1185
[03/14 15:16:26   7629s] Mean displacement: 2.89 um
[03/14 15:16:26   7629s] Max displacement: 57.00 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8153_0) (145, 267.4) -> (155.2, 314.2)
[03/14 15:16:26   7629s] 	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
[03/14 15:16:26   7629s] Total instances moved : 9646
[03/14 15:16:26   7629s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.510, REAL:2.508, MEM:2456.3M
[03/14 15:16:26   7629s] Total net bbox length = 3.594e+05 (1.680e+05 1.914e+05) (ext = 8.262e+03)
[03/14 15:16:26   7629s] Runtime: CPU: 0:00:07.2 REAL: 0:00:07.0 MEM: 2456.3MB
[03/14 15:16:26   7629s] [CPU] RefinePlace/total (cpu=0:00:07.2, real=0:00:07.0, mem=2456.3MB) @(2:07:02 - 2:07:10).
[03/14 15:16:26   7629s] *** Finished refinePlace (2:07:10 mem=2456.3M) ***
[03/14 15:16:26   7629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.25
[03/14 15:16:26   7629s] OPERPROF: Finished RefinePlace at level 1, CPU:7.180, REAL:7.164, MEM:2456.3M
[03/14 15:16:26   7629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2456.3M
[03/14 15:16:26   7629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.073, MEM:2456.3M
[03/14 15:16:26   7629s] Finished re-routing un-routed nets (0:00:00.0 2456.3M)
[03/14 15:16:26   7629s] 
[03/14 15:16:27   7630s] OPERPROF: Starting DPlace-Init at level 1, MEM:2456.3M
[03/14 15:16:27   7630s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2456.3M
[03/14 15:16:27   7630s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.098, MEM:2456.3M
[03/14 15:16:27   7630s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.143, MEM:2456.3M
[03/14 15:16:27   7630s] 
[03/14 15:16:27   7630s] Density : 0.6178
[03/14 15:16:27   7630s] Max route overflow : 0.0000
[03/14 15:16:27   7630s] 
[03/14 15:16:27   7630s] 
[03/14 15:16:27   7630s] *** Finish Physical Update (cpu=0:00:08.5 real=0:00:09.0 mem=2456.3M) ***
[03/14 15:16:27   7630s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.14
[03/14 15:16:27   7630s] ** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -100.651 Density 61.78
[03/14 15:16:27   7630s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.250|  -8.045|
|reg2reg   |-0.215| -92.606|
|HEPG      |-0.215| -92.606|
|All Paths |-0.250|-100.651|
+----------+------+--------+

[03/14 15:16:27   7630s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:16:27   7630s] Layer 3 has 172 constrained nets 
[03/14 15:16:27   7630s] Layer 7 has 304 constrained nets 
[03/14 15:16:27   7630s] **** End NDR-Layer Usage Statistics ****
[03/14 15:16:27   7630s] 
[03/14 15:16:27   7630s] *** Finish post-CTS Setup Fixing (cpu=0:07:22 real=0:07:21 mem=2456.3M) ***
[03/14 15:16:27   7630s] 
[03/14 15:16:27   7630s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.12465.6
[03/14 15:16:27   7630s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2421.2M
[03/14 15:16:27   7630s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.074, MEM:2421.2M
[03/14 15:16:27   7630s] TotalInstCnt at PhyDesignMc Destruction: 26,179
[03/14 15:16:27   7631s] (I,S,L,T): WC_VIEW: 79.4705, 24.288, 1.07543, 104.834
[03/14 15:16:27   7631s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.17
[03/14 15:16:27   7631s] *** SetupOpt [finish] : cpu/real = 0:07:31.1/0:07:30.6 (1.0), totSession cpu/real = 2:07:11.1/2:08:37.2 (1.0), mem = 2421.2M
[03/14 15:16:27   7631s] 
[03/14 15:16:27   7631s] =============================================================================================
[03/14 15:16:27   7631s]  Step TAT Report for TnsOpt #4
[03/14 15:16:27   7631s] =============================================================================================
[03/14 15:16:27   7631s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:16:27   7631s] ---------------------------------------------------------------------------------------------
[03/14 15:16:27   7631s] [ RefinePlace            ]      1   0:00:08.2  (   1.8 % )     0:00:08.4 /  0:00:08.5    1.0
[03/14 15:16:27   7631s] [ SlackTraversorInit     ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:16:27   7631s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[03/14 15:16:27   7631s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:16:27   7631s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:16:27   7631s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 15:16:27   7631s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:16:27   7631s] [ TransformInit          ]      1   0:00:07.1  (   1.6 % )     0:00:07.1 /  0:00:07.1    1.0
[03/14 15:16:27   7631s] [ OptSingleIteration     ]    194   0:00:00.7  (   0.1 % )     0:07:08.0 /  0:07:08.5    1.0
[03/14 15:16:27   7631s] [ OptGetWeight           ]    194   0:00:01.4  (   0.3 % )     0:00:01.4 /  0:00:01.4    1.0
[03/14 15:16:27   7631s] [ OptEval                ]    194   0:06:49.4  (  90.9 % )     0:06:49.4 /  0:06:50.0    1.0
[03/14 15:16:27   7631s] [ OptCommit              ]    194   0:00:01.4  (   0.3 % )     0:00:01.4 /  0:00:01.4    1.0
[03/14 15:16:27   7631s] [ IncrTimingUpdate       ]    144   0:00:03.5  (   0.8 % )     0:00:03.5 /  0:00:03.5    1.0
[03/14 15:16:27   7631s] [ PostCommitDelayUpdate  ]    195   0:00:00.8  (   0.2 % )     0:00:03.1 /  0:00:03.1    1.0
[03/14 15:16:27   7631s] [ IncrDelayCalc          ]    598   0:00:02.4  (   0.5 % )     0:00:02.4 /  0:00:02.4    1.0
[03/14 15:16:27   7631s] [ SetupOptGetWorkingSet  ]    566   0:00:04.1  (   0.9 % )     0:00:04.1 /  0:00:04.1    1.0
[03/14 15:16:27   7631s] [ SetupOptGetActiveNode  ]    566   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.6
[03/14 15:16:27   7631s] [ SetupOptSlackGraph     ]    194   0:00:04.6  (   1.0 % )     0:00:04.6 /  0:00:04.5    1.0
[03/14 15:16:27   7631s] [ MISC                   ]          0:00:05.0  (   1.1 % )     0:00:05.0 /  0:00:05.1    1.0
[03/14 15:16:27   7631s] ---------------------------------------------------------------------------------------------
[03/14 15:16:27   7631s]  TnsOpt #4 TOTAL                    0:07:30.6  ( 100.0 % )     0:07:30.6 /  0:07:31.1    1.0
[03/14 15:16:27   7631s] ---------------------------------------------------------------------------------------------
[03/14 15:16:27   7631s] 
[03/14 15:16:27   7631s] End: GigaOpt Optimization in TNS mode
[03/14 15:16:28   7631s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/14 15:16:28   7631s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:16:28   7631s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:16:28   7631s] ### Creating LA Mngr. totSessionCpu=2:07:11 mem=2305.2M
[03/14 15:16:28   7631s] ### Creating LA Mngr, finished. totSessionCpu=2:07:11 mem=2305.2M
[03/14 15:16:28   7631s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 15:16:28   7631s] ### Creating PhyDesignMc. totSessionCpu=2:07:11 mem=2324.3M
[03/14 15:16:28   7631s] OPERPROF: Starting DPlace-Init at level 1, MEM:2324.3M
[03/14 15:16:28   7631s] z: 2, totalTracks: 1
[03/14 15:16:28   7631s] z: 4, totalTracks: 1
[03/14 15:16:28   7631s] z: 6, totalTracks: 1
[03/14 15:16:28   7631s] z: 8, totalTracks: 1
[03/14 15:16:28   7631s] #spOpts: N=65 mergeVia=F 
[03/14 15:16:28   7631s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2324.3M
[03/14 15:16:28   7631s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:2324.3M
[03/14 15:16:28   7631s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2324.3MB).
[03/14 15:16:28   7631s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.142, MEM:2324.3M
[03/14 15:16:28   7631s] TotalInstCnt at PhyDesignMc Initialization: 26,179
[03/14 15:16:28   7631s] ### Creating PhyDesignMc, finished. totSessionCpu=2:07:12 mem=2324.3M
[03/14 15:16:28   7631s] Begin: Area Reclaim Optimization
[03/14 15:16:28   7631s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:07:11.7/2:08:37.8 (1.0), mem = 2324.3M
[03/14 15:16:28   7631s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.18
[03/14 15:16:28   7632s] (I,S,L,T): WC_VIEW: 79.4705, 24.288, 1.07543, 104.834
[03/14 15:16:28   7632s] ### Creating RouteCongInterface, started
[03/14 15:16:28   7632s] 
[03/14 15:16:28   7632s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/14 15:16:28   7632s] 
[03/14 15:16:28   7632s] #optDebug: {0, 1.200}
[03/14 15:16:28   7632s] ### Creating RouteCongInterface, finished
[03/14 15:16:28   7632s] ### Creating LA Mngr. totSessionCpu=2:07:12 mem=2324.3M
[03/14 15:16:28   7632s] ### Creating LA Mngr, finished. totSessionCpu=2:07:12 mem=2324.3M
[03/14 15:16:29   7632s] Usable buffer cells for single buffer setup transform:
[03/14 15:16:29   7632s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/14 15:16:29   7632s] Number of usable buffer cells above: 18
[03/14 15:16:29   7632s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2324.3M
[03/14 15:16:29   7632s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2324.3M
[03/14 15:16:30   7633s] Reclaim Optimization WNS Slack -0.250  TNS Slack -100.651 Density 61.78
[03/14 15:16:30   7633s] +----------+---------+--------+--------+------------+--------+
[03/14 15:16:30   7633s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 15:16:30   7633s] +----------+---------+--------+--------+------------+--------+
[03/14 15:16:30   7633s] |    61.78%|        -|  -0.250|-100.651|   0:00:00.0| 2324.3M|
[03/14 15:16:37   7640s] |    61.76%|       53|  -0.250| -99.862|   0:00:07.0| 2364.0M|
[03/14 15:16:37   7641s] |    61.76%|        0|  -0.250| -99.862|   0:00:00.0| 2364.0M|
[03/14 15:16:37   7641s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 15:16:39   7642s] |    61.76%|      227|  -0.250| -96.049|   0:00:02.0| 2364.0M|
[03/14 15:16:42   7646s] |    61.66%|      104|  -0.250| -95.479|   0:00:03.0| 2364.0M|
[03/14 15:16:50   7653s] |    61.37%|      815|  -0.250| -95.934|   0:00:08.0| 2364.0M|
[03/14 15:16:51   7654s] |    61.36%|       15|  -0.250| -95.941|   0:00:01.0| 2364.0M|
[03/14 15:16:51   7654s] |    61.36%|        0|  -0.250| -95.941|   0:00:00.0| 2364.0M|
[03/14 15:16:51   7654s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 15:16:52   7655s] |    61.36%|        6|  -0.250| -95.895|   0:00:01.0| 2364.0M|
[03/14 15:16:52   7655s] +----------+---------+--------+--------+------------+--------+
[03/14 15:16:52   7655s] Reclaim Optimization End WNS Slack -0.250  TNS Slack -95.895 Density 61.36
[03/14 15:16:52   7655s] 
[03/14 15:16:52   7655s] ** Summary: Restruct = 53 Buffer Deletion = 86 Declone = 27 Resize = 585 **
[03/14 15:16:52   7655s] --------------------------------------------------------------
[03/14 15:16:52   7655s] |                                   | Total     | Sequential |
[03/14 15:16:52   7655s] --------------------------------------------------------------
[03/14 15:16:52   7655s] | Num insts resized                 |     578  |       3    |
[03/14 15:16:52   7655s] | Num insts undone                  |     245  |       0    |
[03/14 15:16:52   7655s] | Num insts Downsized               |     578  |       3    |
[03/14 15:16:52   7655s] | Num insts Samesized               |       0  |       0    |
[03/14 15:16:52   7655s] | Num insts Upsized                 |       0  |       0    |
[03/14 15:16:52   7655s] | Num multiple commits+uncommits    |       7  |       -    |
[03/14 15:16:52   7655s] --------------------------------------------------------------
[03/14 15:16:52   7655s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:16:52   7655s] Layer 3 has 172 constrained nets 
[03/14 15:16:52   7655s] Layer 7 has 71 constrained nets 
[03/14 15:16:52   7655s] **** End NDR-Layer Usage Statistics ****
[03/14 15:16:52   7655s] End: Core Area Reclaim Optimization (cpu = 0:00:23.6) (real = 0:00:24.0) **
[03/14 15:16:52   7655s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2380.0M
[03/14 15:16:52   7655s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.074, MEM:2380.0M
[03/14 15:16:52   7655s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2380.0M
[03/14 15:16:52   7655s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2380.0M
[03/14 15:16:52   7655s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2380.0M
[03/14 15:16:52   7655s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.093, MEM:2380.0M
[03/14 15:16:52   7655s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2380.0M
[03/14 15:16:52   7655s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2380.0M
[03/14 15:16:52   7655s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.136, MEM:2380.0M
[03/14 15:16:52   7655s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.136, MEM:2380.0M
[03/14 15:16:52   7655s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.26
[03/14 15:16:52   7655s] OPERPROF: Starting RefinePlace at level 1, MEM:2380.0M
[03/14 15:16:52   7655s] *** Starting refinePlace (2:07:36 mem=2380.0M) ***
[03/14 15:16:52   7655s] Total net bbox length = 3.594e+05 (1.682e+05 1.912e+05) (ext = 8.262e+03)
[03/14 15:16:52   7655s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:16:52   7655s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2380.0M
[03/14 15:16:52   7655s] Starting refinePlace ...
[03/14 15:16:52   7655s] 
[03/14 15:16:52   7655s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 15:16:52   7656s] Move report: legalization moves 15 insts, mean move: 1.00 um, max move: 2.80 um
[03/14 15:16:52   7656s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9455_0): (271.40, 373.60) --> (270.40, 375.40)
[03/14 15:16:52   7656s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2383.0MB) @(2:07:36 - 2:07:36).
[03/14 15:16:52   7656s] Move report: Detail placement moves 15 insts, mean move: 1.00 um, max move: 2.80 um
[03/14 15:16:52   7656s] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9455_0): (271.40, 373.60) --> (270.40, 375.40)
[03/14 15:16:52   7656s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2383.0MB
[03/14 15:16:52   7656s] Statistics of distance of Instance movement in refine placement:
[03/14 15:16:52   7656s]   maximum (X+Y) =         2.80 um
[03/14 15:16:52   7656s]   inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9455_0) with max move: (271.4, 373.6) -> (270.4, 375.4)
[03/14 15:16:52   7656s]   mean    (X+Y) =         1.00 um
[03/14 15:16:52   7656s] Summary Report:
[03/14 15:16:52   7656s] Instances move: 15 (out of 25931 movable)
[03/14 15:16:52   7656s] Instances flipped: 0
[03/14 15:16:52   7656s] Mean displacement: 1.00 um
[03/14 15:16:52   7656s] Max displacement: 2.80 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9455_0) (271.4, 373.6) -> (270.4, 375.4)
[03/14 15:16:52   7656s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
[03/14 15:16:52   7656s] Total instances moved : 15
[03/14 15:16:52   7656s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.430, REAL:0.421, MEM:2383.0M
[03/14 15:16:52   7656s] Total net bbox length = 3.594e+05 (1.682e+05 1.912e+05) (ext = 8.262e+03)
[03/14 15:16:52   7656s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2383.0MB
[03/14 15:16:52   7656s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2383.0MB) @(2:07:36 - 2:07:36).
[03/14 15:16:52   7656s] *** Finished refinePlace (2:07:36 mem=2383.0M) ***
[03/14 15:16:52   7656s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.26
[03/14 15:16:52   7656s] OPERPROF: Finished RefinePlace at level 1, CPU:0.500, REAL:0.497, MEM:2383.0M
[03/14 15:16:53   7656s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2383.0M
[03/14 15:16:53   7656s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.070, MEM:2383.0M
[03/14 15:16:53   7656s] Finished re-routing un-routed nets (0:00:00.0 2383.0M)
[03/14 15:16:53   7656s] 
[03/14 15:16:53   7656s] OPERPROF: Starting DPlace-Init at level 1, MEM:2383.0M
[03/14 15:16:53   7656s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2383.0M
[03/14 15:16:53   7656s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.108, MEM:2383.0M
[03/14 15:16:53   7656s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2383.0M
[03/14 15:16:53   7656s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2383.0M
[03/14 15:16:53   7656s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.153, MEM:2383.0M
[03/14 15:16:53   7656s] 
[03/14 15:16:53   7656s] Density : 0.6136
[03/14 15:16:53   7656s] Max route overflow : 0.0000
[03/14 15:16:53   7656s] 
[03/14 15:16:53   7656s] 
[03/14 15:16:53   7656s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2383.0M) ***
[03/14 15:16:53   7656s] (I,S,L,T): WC_VIEW: 79.0396, 23.8522, 1.06142, 103.953
[03/14 15:16:53   7656s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.18
[03/14 15:16:53   7656s] *** AreaOpt [finish] : cpu/real = 0:00:25.2/0:00:25.2 (1.0), totSession cpu/real = 2:07:36.9/2:09:03.0 (1.0), mem = 2383.0M
[03/14 15:16:53   7656s] 
[03/14 15:16:53   7656s] =============================================================================================
[03/14 15:16:53   7656s]  Step TAT Report for AreaOpt #11
[03/14 15:16:53   7656s] =============================================================================================
[03/14 15:16:53   7656s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:16:53   7656s] ---------------------------------------------------------------------------------------------
[03/14 15:16:53   7656s] [ RefinePlace            ]      1   0:00:01.4  (   5.7 % )     0:00:01.4 /  0:00:01.4    1.0
[03/14 15:16:53   7656s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:16:53   7656s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:16:53   7656s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[03/14 15:16:53   7656s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:16:53   7656s] [ OptSingleIteration     ]      8   0:00:00.8  (   3.0 % )     0:00:21.1 /  0:00:21.0    1.0
[03/14 15:16:53   7656s] [ OptGetWeight           ]    498   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.7
[03/14 15:16:53   7656s] [ OptEval                ]    498   0:00:14.6  (  57.8 % )     0:00:14.6 /  0:00:14.6    1.0
[03/14 15:16:53   7656s] [ OptCommit              ]    498   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.1
[03/14 15:16:53   7656s] [ IncrTimingUpdate       ]    170   0:00:02.4  (   9.7 % )     0:00:02.4 /  0:00:02.4    1.0
[03/14 15:16:53   7656s] [ PostCommitDelayUpdate  ]    535   0:00:00.7  (   2.9 % )     0:00:02.8 /  0:00:02.8    1.0
[03/14 15:16:53   7656s] [ IncrDelayCalc          ]    576   0:00:02.0  (   8.1 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 15:16:53   7656s] [ MISC                   ]          0:00:02.4  (   9.5 % )     0:00:02.4 /  0:00:02.4    1.0
[03/14 15:16:53   7656s] ---------------------------------------------------------------------------------------------
[03/14 15:16:53   7656s]  AreaOpt #11 TOTAL                  0:00:25.2  ( 100.0 % )     0:00:25.2 /  0:00:25.2    1.0
[03/14 15:16:53   7656s] ---------------------------------------------------------------------------------------------
[03/14 15:16:53   7656s] 
[03/14 15:16:53   7656s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2347.9M
[03/14 15:16:53   7656s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.070, MEM:2347.9M
[03/14 15:16:53   7656s] TotalInstCnt at PhyDesignMc Destruction: 26,005
[03/14 15:16:53   7656s] End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:25, mem=2306.93M, totSessionCpu=2:07:37).
[03/14 15:16:54   7657s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2306.9M
[03/14 15:16:54   7657s] All LLGs are deleted
[03/14 15:16:54   7657s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2306.9M
[03/14 15:16:54   7657s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2304.8M
[03/14 15:16:54   7657s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2304.8M
[03/14 15:16:54   7657s] ### Creating LA Mngr. totSessionCpu=2:07:37 mem=2304.8M
[03/14 15:16:54   7657s] ### Creating LA Mngr, finished. totSessionCpu=2:07:37 mem=2304.8M
[03/14 15:16:54   7657s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2304.75 MB )
[03/14 15:16:54   7657s] (I)       Started Loading and Dumping File ( Curr Mem: 2304.75 MB )
[03/14 15:16:54   7657s] (I)       Reading DB...
[03/14 15:16:54   7657s] (I)       Read data from FE... (mem=2304.8M)
[03/14 15:16:54   7657s] (I)       Read nodes and places... (mem=2304.8M)
[03/14 15:16:54   7657s] (I)       Done Read nodes and places (cpu=0.040s, mem=2311.1M)
[03/14 15:16:54   7657s] (I)       Read nets... (mem=2311.1M)
[03/14 15:16:54   7657s] (I)       Done Read nets (cpu=0.100s, mem=2317.6M)
[03/14 15:16:54   7657s] (I)       Done Read data from FE (cpu=0.140s, mem=2317.6M)
[03/14 15:16:54   7657s] (I)       before initializing RouteDB syMemory usage = 2317.6 MB
[03/14 15:16:54   7657s] (I)       Honor MSV route constraint: false
[03/14 15:16:54   7657s] (I)       Maximum routing layer  : 127
[03/14 15:16:54   7657s] (I)       Minimum routing layer  : 2
[03/14 15:16:54   7657s] (I)       Supply scale factor H  : 1.00
[03/14 15:16:54   7657s] (I)       Supply scale factor V  : 1.00
[03/14 15:16:54   7657s] (I)       Tracks used by clock wire: 0
[03/14 15:16:54   7657s] (I)       Reverse direction      : 
[03/14 15:16:54   7657s] (I)       Honor partition pin guides: true
[03/14 15:16:54   7657s] (I)       Route selected nets only: false
[03/14 15:16:54   7657s] (I)       Route secondary PG pins: false
[03/14 15:16:54   7657s] (I)       Second PG max fanout   : 2147483647
[03/14 15:16:54   7657s] (I)       Apply function for special wires: true
[03/14 15:16:54   7657s] (I)       Layer by layer blockage reading: true
[03/14 15:16:54   7657s] (I)       Offset calculation fix : true
[03/14 15:16:54   7657s] (I)       Route stripe layer range: 
[03/14 15:16:54   7657s] (I)       Honor partition fences : 
[03/14 15:16:54   7657s] (I)       Honor partition pin    : 
[03/14 15:16:54   7657s] (I)       Honor partition fences with feedthrough: 
[03/14 15:16:54   7657s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 15:16:54   7657s] (I)       Use row-based GCell size
[03/14 15:16:54   7657s] (I)       Use row-based GCell align
[03/14 15:16:54   7657s] (I)       GCell unit size   : 3600
[03/14 15:16:54   7657s] (I)       GCell multiplier  : 1
[03/14 15:16:54   7657s] (I)       GCell row height  : 3600
[03/14 15:16:54   7657s] (I)       Actual row height : 3600
[03/14 15:16:54   7657s] (I)       GCell align ref   : 20000 20000
[03/14 15:16:54   7657s] [NR-eGR] Track table information for default rule: 
[03/14 15:16:54   7657s] [NR-eGR] M1 has no routable track
[03/14 15:16:54   7657s] [NR-eGR] M2 has single uniform track structure
[03/14 15:16:54   7657s] [NR-eGR] M3 has single uniform track structure
[03/14 15:16:54   7657s] [NR-eGR] M4 has single uniform track structure
[03/14 15:16:54   7657s] [NR-eGR] M5 has single uniform track structure
[03/14 15:16:54   7657s] [NR-eGR] M6 has single uniform track structure
[03/14 15:16:54   7657s] [NR-eGR] M7 has single uniform track structure
[03/14 15:16:54   7657s] [NR-eGR] M8 has single uniform track structure
[03/14 15:16:54   7657s] (I)       ===========================================================================
[03/14 15:16:54   7657s] (I)       == Report All Rule Vias ==
[03/14 15:16:54   7657s] (I)       ===========================================================================
[03/14 15:16:54   7657s] (I)        Via Rule : (Default)
[03/14 15:16:54   7657s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 15:16:54   7657s] (I)       ---------------------------------------------------------------------------
[03/14 15:16:54   7657s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 15:16:54   7657s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 15:16:54   7657s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 15:16:54   7657s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 15:16:54   7657s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 15:16:54   7657s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 15:16:54   7657s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 15:16:54   7657s] (I)        8    0 : ---                         0 : ---                      
[03/14 15:16:54   7657s] (I)       ===========================================================================
[03/14 15:16:54   7657s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2317.63 MB )
[03/14 15:16:54   7657s] [NR-eGR] Read 3044 PG shapes
[03/14 15:16:54   7657s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2317.63 MB )
[03/14 15:16:54   7657s] [NR-eGR] #Routing Blockages  : 0
[03/14 15:16:54   7657s] [NR-eGR] #Instance Blockages : 0
[03/14 15:16:54   7657s] [NR-eGR] #PG Blockages       : 3044
[03/14 15:16:54   7657s] [NR-eGR] #Bump Blockages     : 0
[03/14 15:16:54   7657s] [NR-eGR] #Boundary Blockages : 0
[03/14 15:16:54   7657s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 15:16:54   7657s] [NR-eGR] Num Prerouted Nets = 77  Num Prerouted Wires = 19857
[03/14 15:16:54   7657s] (I)       readDataFromPlaceDB
[03/14 15:16:54   7657s] (I)       Read net information..
[03/14 15:16:54   7657s] [NR-eGR] Read numTotalNets=27166  numIgnoredNets=77
[03/14 15:16:54   7657s] (I)       Read testcase time = 0.020 seconds
[03/14 15:16:54   7657s] 
[03/14 15:16:54   7657s] (I)       early_global_route_priority property id does not exist.
[03/14 15:16:54   7657s] (I)       Start initializing grid graph
[03/14 15:16:54   7657s] (I)       End initializing grid graph
[03/14 15:16:54   7657s] (I)       Model blockages into capacity
[03/14 15:16:54   7657s] (I)       Read Num Blocks=3044  Num Prerouted Wires=19857  Num CS=0
[03/14 15:16:54   7657s] (I)       Started Modeling ( Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Started Modeling Layer 1 ( Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Started Modeling Layer 2 ( Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 7090
[03/14 15:16:54   7657s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Started Modeling Layer 3 ( Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 10728
[03/14 15:16:54   7657s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Started Modeling Layer 4 ( Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 1973
[03/14 15:16:54   7657s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Started Modeling Layer 5 ( Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 61
[03/14 15:16:54   7657s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Started Modeling Layer 6 ( Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 5
[03/14 15:16:54   7657s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Started Modeling Layer 7 ( Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 15:16:54   7657s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Started Modeling Layer 8 ( Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 15:16:54   7657s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2323.63 MB )
[03/14 15:16:54   7657s] (I)       -- layer congestion ratio --
[03/14 15:16:54   7657s] (I)       Layer 1 : 0.100000
[03/14 15:16:54   7657s] (I)       Layer 2 : 0.700000
[03/14 15:16:54   7657s] (I)       Layer 3 : 0.700000
[03/14 15:16:54   7657s] (I)       Layer 4 : 0.700000
[03/14 15:16:54   7657s] (I)       Layer 5 : 0.700000
[03/14 15:16:54   7657s] (I)       Layer 6 : 0.700000
[03/14 15:16:54   7657s] (I)       Layer 7 : 0.700000
[03/14 15:16:54   7657s] (I)       Layer 8 : 0.700000
[03/14 15:16:54   7657s] (I)       ----------------------------
[03/14 15:16:54   7657s] (I)       Number of ignored nets = 77
[03/14 15:16:54   7657s] (I)       Number of fixed nets = 77.  Ignored: Yes
[03/14 15:16:54   7657s] (I)       Number of clock nets = 172.  Ignored: No
[03/14 15:16:54   7657s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 15:16:54   7657s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 15:16:54   7657s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 15:16:54   7657s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 15:16:54   7657s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 15:16:54   7657s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 15:16:54   7657s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 15:16:54   7657s] [NR-eGR] There are 95 clock nets ( 95 with NDR ).
[03/14 15:16:54   7657s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2323.6 MB
[03/14 15:16:54   7657s] (I)       Ndr track 0 does not exist
[03/14 15:16:54   7657s] (I)       Ndr track 0 does not exist
[03/14 15:16:54   7657s] (I)       Layer1  viaCost=300.00
[03/14 15:16:54   7657s] (I)       Layer2  viaCost=100.00
[03/14 15:16:54   7657s] (I)       Layer3  viaCost=100.00
[03/14 15:16:54   7657s] (I)       Layer4  viaCost=100.00
[03/14 15:16:54   7657s] (I)       Layer5  viaCost=100.00
[03/14 15:16:54   7657s] (I)       Layer6  viaCost=200.00
[03/14 15:16:54   7657s] (I)       Layer7  viaCost=100.00
[03/14 15:16:54   7657s] (I)       ---------------------Grid Graph Info--------------------
[03/14 15:16:54   7657s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 15:16:54   7657s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 15:16:54   7657s] (I)       Site width          :   400  (dbu)
[03/14 15:16:54   7657s] (I)       Row height          :  3600  (dbu)
[03/14 15:16:54   7657s] (I)       GCell row height    :  3600  (dbu)
[03/14 15:16:54   7657s] (I)       GCell width         :  3600  (dbu)
[03/14 15:16:54   7657s] (I)       GCell height        :  3600  (dbu)
[03/14 15:16:54   7657s] (I)       Grid                :   261   259     8
[03/14 15:16:54   7657s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 15:16:54   7657s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 15:16:54   7657s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 15:16:54   7657s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 15:16:54   7657s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 15:16:54   7657s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 15:16:54   7657s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 15:16:54   7657s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 15:16:54   7657s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 15:16:54   7657s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 15:16:54   7657s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 15:16:54   7657s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 15:16:54   7657s] (I)       --------------------------------------------------------
[03/14 15:16:54   7657s] 
[03/14 15:16:54   7657s] [NR-eGR] ============ Routing rule table ============
[03/14 15:16:54   7657s] [NR-eGR] Rule id: 0  Nets: 26994 
[03/14 15:16:54   7657s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 15:16:54   7657s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 15:16:54   7657s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 15:16:54   7657s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 15:16:54   7657s] [NR-eGR] Rule id: 1  Nets: 95 
[03/14 15:16:54   7657s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/14 15:16:54   7657s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/14 15:16:54   7657s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/14 15:16:54   7657s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 15:16:54   7657s] [NR-eGR] ========================================
[03/14 15:16:54   7657s] [NR-eGR] 
[03/14 15:16:54   7657s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 15:16:54   7657s] (I)       blocked tracks on layer2 : = 33844 / 608650 (5.56%)
[03/14 15:16:54   7657s] (I)       blocked tracks on layer3 : = 4135 / 608391 (0.68%)
[03/14 15:16:54   7657s] (I)       blocked tracks on layer4 : = 16416 / 608650 (2.70%)
[03/14 15:16:54   7657s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 15:16:54   7657s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 15:16:54   7657s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 15:16:54   7657s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 15:16:54   7657s] (I)       After initializing earlyGlobalRoute syMemory usage = 2326.3 MB
[03/14 15:16:54   7657s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Started Global Routing ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       ============= Initialization =============
[03/14 15:16:54   7657s] (I)       totalPins=86425  totalGlobalPin=81503 (94.30%)
[03/14 15:16:54   7657s] (I)       Started Build MST ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Generate topology with single threads
[03/14 15:16:54   7657s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       total 2D Cap : 304196 = (152163 H, 152033 V)
[03/14 15:16:54   7657s] [NR-eGR] Layer group 1: route 71 net(s) in layer range [7, 8]
[03/14 15:16:54   7657s] (I)       ============  Phase 1a Route ============
[03/14 15:16:54   7657s] (I)       Started Phase 1a ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Usage: 3852 = (1205 H, 2647 V) = (0.79% H, 1.74% V) = (2.169e+03um H, 4.765e+03um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] (I)       ============  Phase 1b Route ============
[03/14 15:16:54   7657s] (I)       Usage: 3852 = (1205 H, 2647 V) = (0.79% H, 1.74% V) = (2.169e+03um H, 4.765e+03um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.933600e+03um
[03/14 15:16:54   7657s] (I)       ============  Phase 1c Route ============
[03/14 15:16:54   7657s] (I)       Usage: 3852 = (1205 H, 2647 V) = (0.79% H, 1.74% V) = (2.169e+03um H, 4.765e+03um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] (I)       ============  Phase 1d Route ============
[03/14 15:16:54   7657s] (I)       Usage: 3852 = (1205 H, 2647 V) = (0.79% H, 1.74% V) = (2.169e+03um H, 4.765e+03um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] (I)       ============  Phase 1e Route ============
[03/14 15:16:54   7657s] (I)       Started Phase 1e ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Usage: 3852 = (1205 H, 2647 V) = (0.79% H, 1.74% V) = (2.169e+03um H, 4.765e+03um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.933600e+03um
[03/14 15:16:54   7657s] [NR-eGR] 
[03/14 15:16:54   7657s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Running layer assignment with 1 threads
[03/14 15:16:54   7657s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Started Build MST ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Generate topology with single threads
[03/14 15:16:54   7657s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       total 2D Cap : 1197118 = (604844 H, 592274 V)
[03/14 15:16:54   7657s] [NR-eGR] Layer group 2: route 95 net(s) in layer range [3, 4]
[03/14 15:16:54   7657s] (I)       ============  Phase 1a Route ============
[03/14 15:16:54   7657s] (I)       Started Phase 1a ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 15:16:54   7657s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Usage: 4341 = (1395 H, 2946 V) = (0.23% H, 0.50% V) = (2.511e+03um H, 5.303e+03um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] (I)       ============  Phase 1b Route ============
[03/14 15:16:54   7657s] (I)       Started Phase 1b ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Usage: 4341 = (1395 H, 2946 V) = (0.23% H, 0.50% V) = (2.511e+03um H, 5.303e+03um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 7.813800e+03um
[03/14 15:16:54   7657s] (I)       ============  Phase 1c Route ============
[03/14 15:16:54   7657s] (I)       Started Phase 1c ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Level2 Grid: 53 x 52
[03/14 15:16:54   7657s] (I)       Started Two Level Routing ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Usage: 4341 = (1395 H, 2946 V) = (0.23% H, 0.50% V) = (2.511e+03um H, 5.303e+03um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] (I)       ============  Phase 1d Route ============
[03/14 15:16:54   7657s] (I)       Started Phase 1d ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Usage: 4341 = (1395 H, 2946 V) = (0.23% H, 0.50% V) = (2.511e+03um H, 5.303e+03um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] (I)       ============  Phase 1e Route ============
[03/14 15:16:54   7657s] (I)       Started Phase 1e ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Usage: 4341 = (1395 H, 2946 V) = (0.23% H, 0.50% V) = (2.511e+03um H, 5.303e+03um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 7.813800e+03um
[03/14 15:16:54   7657s] [NR-eGR] 
[03/14 15:16:54   7657s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Running layer assignment with 1 threads
[03/14 15:16:54   7657s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Started Build MST ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Generate topology with single threads
[03/14 15:16:54   7657s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       total 2D Cap : 3299241 = (1365398 H, 1933843 V)
[03/14 15:16:54   7657s] [NR-eGR] Layer group 3: route 26923 net(s) in layer range [2, 8]
[03/14 15:16:54   7657s] (I)       ============  Phase 1a Route ============
[03/14 15:16:54   7657s] (I)       Started Phase 1a ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Usage: 226574 = (107585 H, 118989 V) = (7.88% H, 6.15% V) = (1.937e+05um H, 2.142e+05um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] (I)       ============  Phase 1b Route ============
[03/14 15:16:54   7657s] (I)       Usage: 226574 = (107585 H, 118989 V) = (7.88% H, 6.15% V) = (1.937e+05um H, 2.142e+05um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.078332e+05um
[03/14 15:16:54   7657s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 15:16:54   7657s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 15:16:54   7657s] (I)       ============  Phase 1c Route ============
[03/14 15:16:54   7657s] (I)       Usage: 226574 = (107585 H, 118989 V) = (7.88% H, 6.15% V) = (1.937e+05um H, 2.142e+05um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] (I)       ============  Phase 1d Route ============
[03/14 15:16:54   7657s] (I)       Usage: 226574 = (107585 H, 118989 V) = (7.88% H, 6.15% V) = (1.937e+05um H, 2.142e+05um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] (I)       ============  Phase 1e Route ============
[03/14 15:16:54   7657s] (I)       Started Phase 1e ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Usage: 226574 = (107585 H, 118989 V) = (7.88% H, 6.15% V) = (1.937e+05um H, 2.142e+05um V)
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.078332e+05um
[03/14 15:16:54   7657s] [NR-eGR] 
[03/14 15:16:54   7657s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Running layer assignment with 1 threads
[03/14 15:16:54   7657s] (I)       Finished Phase 1l ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       ============  Phase 1l Route ============
[03/14 15:16:54   7657s] (I)       
[03/14 15:16:54   7657s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 15:16:54   7657s] [NR-eGR]                        OverCon            
[03/14 15:16:54   7657s] [NR-eGR]                         #Gcell     %Gcell
[03/14 15:16:54   7657s] [NR-eGR]       Layer                (1)    OverCon 
[03/14 15:16:54   7657s] [NR-eGR] ----------------------------------------------
[03/14 15:16:54   7657s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 15:16:54   7657s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/14 15:16:54   7657s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 15:16:54   7657s] [NR-eGR]      M4  (4)         7( 0.01%)   ( 0.01%) 
[03/14 15:16:54   7657s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 15:16:54   7657s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/14 15:16:54   7657s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/14 15:16:54   7657s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/14 15:16:54   7657s] [NR-eGR] ----------------------------------------------
[03/14 15:16:54   7657s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[03/14 15:16:54   7657s] [NR-eGR] 
[03/14 15:16:54   7657s] (I)       Finished Global Routing ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       total 2D Cap : 3301766 = (1365912 H, 1935854 V)
[03/14 15:16:54   7657s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 15:16:54   7657s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 15:16:54   7657s] (I)       ============= track Assignment ============
[03/14 15:16:54   7657s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Started Greedy Track Assignment ( Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 15:16:54   7657s] (I)       Running track assignment with 1 threads
[03/14 15:16:54   7657s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:54   7657s] (I)       Run Multi-thread track assignment
[03/14 15:16:55   7658s] (I)       Finished Greedy Track Assignment ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 2326.34 MB )
[03/14 15:16:55   7658s] [NR-eGR] --------------------------------------------------------------------------
[03/14 15:16:55   7658s] [NR-eGR]     M1  (1F) length: 2.000000e-01um, number of vias: 92895
[03/14 15:16:55   7658s] [NR-eGR]     M2  (2V) length: 1.660697e+05um, number of vias: 127423
[03/14 15:16:55   7658s] [NR-eGR]     M3  (3H) length: 1.911391e+05um, number of vias: 12385
[03/14 15:16:55   7658s] [NR-eGR]     M4  (4V) length: 6.421037e+04um, number of vias: 1639
[03/14 15:16:55   7658s] [NR-eGR]     M5  (5H) length: 1.682700e+04um, number of vias: 688
[03/14 15:16:55   7658s] [NR-eGR]     M6  (6V) length: 1.395335e+03um, number of vias: 607
[03/14 15:16:55   7658s] [NR-eGR]     M7  (7H) length: 2.281400e+03um, number of vias: 837
[03/14 15:16:55   7658s] [NR-eGR]     M8  (8V) length: 4.767800e+03um, number of vias: 0
[03/14 15:16:55   7658s] [NR-eGR] Total length: 4.466909e+05um, number of vias: 236474
[03/14 15:16:55   7658s] [NR-eGR] --------------------------------------------------------------------------
[03/14 15:16:55   7658s] [NR-eGR] Total eGR-routed clock nets wire length: 8.780000e+02um 
[03/14 15:16:55   7658s] [NR-eGR] --------------------------------------------------------------------------
[03/14 15:16:55   7658s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.39 sec, Real: 1.38 sec, Curr Mem: 2293.82 MB )
[03/14 15:16:55   7658s] Extraction called for design 'fullchip' of instances=26005 and nets=27281 using extraction engine 'preRoute' .
[03/14 15:16:55   7658s] PreRoute RC Extraction called for design fullchip.
[03/14 15:16:55   7658s] RC Extraction called in multi-corner(2) mode.
[03/14 15:16:55   7658s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 15:16:55   7658s] RCMode: PreRoute
[03/14 15:16:55   7658s]       RC Corner Indexes            0       1   
[03/14 15:16:55   7658s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 15:16:55   7658s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 15:16:55   7658s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 15:16:55   7658s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 15:16:55   7658s] Shrink Factor                : 1.00000
[03/14 15:16:55   7658s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 15:16:55   7658s] Using capacitance table file ...
[03/14 15:16:55   7658s] LayerId::1 widthSet size::4
[03/14 15:16:55   7658s] LayerId::2 widthSet size::4
[03/14 15:16:55   7658s] LayerId::3 widthSet size::4
[03/14 15:16:55   7658s] LayerId::4 widthSet size::4
[03/14 15:16:55   7658s] LayerId::5 widthSet size::4
[03/14 15:16:55   7658s] LayerId::6 widthSet size::4
[03/14 15:16:55   7658s] LayerId::7 widthSet size::4
[03/14 15:16:55   7658s] LayerId::8 widthSet size::4
[03/14 15:16:55   7658s] Updating RC grid for preRoute extraction ...
[03/14 15:16:55   7658s] Initializing multi-corner capacitance tables ... 
[03/14 15:16:55   7658s] Initializing multi-corner resistance tables ...
[03/14 15:16:55   7659s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275204 ; uaWl: 0.985954 ; uaWlH: 0.167046 ; aWlH: 0.013911 ; Pmax: 0.819400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 83 ; 
[03/14 15:16:56   7659s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2287.824M)
[03/14 15:16:56   7659s] Compute RC Scale Done ...
[03/14 15:16:56   7659s] OPERPROF: Starting HotSpotCal at level 1, MEM:2287.8M
[03/14 15:16:56   7659s] [hotspot] +------------+---------------+---------------+
[03/14 15:16:56   7659s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 15:16:56   7659s] [hotspot] +------------+---------------+---------------+
[03/14 15:16:56   7659s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 15:16:56   7659s] [hotspot] +------------+---------------+---------------+
[03/14 15:16:56   7659s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 15:16:56   7659s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 15:16:56   7659s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.009, MEM:2287.8M
[03/14 15:16:56   7660s] #################################################################################
[03/14 15:16:56   7660s] # Design Stage: PreRoute
[03/14 15:16:56   7660s] # Design Name: fullchip
[03/14 15:16:56   7660s] # Design Mode: 65nm
[03/14 15:16:56   7660s] # Analysis Mode: MMMC Non-OCV 
[03/14 15:16:56   7660s] # Parasitics Mode: No SPEF/RCDB
[03/14 15:16:56   7660s] # Signoff Settings: SI Off 
[03/14 15:16:56   7660s] #################################################################################
[03/14 15:16:58   7661s] Calculate delays in BcWc mode...
[03/14 15:16:58   7661s] Topological Sorting (REAL = 0:00:00.0, MEM = 2287.8M, InitMEM = 2283.8M)
[03/14 15:16:58   7661s] Start delay calculation (fullDC) (1 T). (MEM=2287.82)
[03/14 15:16:58   7661s] End AAE Lib Interpolated Model. (MEM=2299.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 15:17:03   7666s] Total number of fetched objects 27188
[03/14 15:17:03   7666s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 15:17:03   7666s] End delay calculation. (MEM=2347.04 CPU=0:00:03.9 REAL=0:00:04.0)
[03/14 15:17:03   7666s] End delay calculation (fullDC). (MEM=2347.04 CPU=0:00:05.4 REAL=0:00:05.0)
[03/14 15:17:03   7666s] *** CDM Built up (cpu=0:00:06.6  real=0:00:07.0  mem= 2347.0M) ***
[03/14 15:17:04   7667s] Begin: GigaOpt postEco DRV Optimization
[03/14 15:17:04   7667s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS -max_fanout
[03/14 15:17:04   7667s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:17:04   7667s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:17:04   7667s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:07:47.4/2:09:13.4 (1.0), mem = 2347.0M
[03/14 15:17:04   7667s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.19
[03/14 15:17:04   7667s] (I,S,L,T): WC_VIEW: 79.0432, 23.9191, 1.06142, 104.024
[03/14 15:17:04   7667s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 15:17:04   7667s] ### Creating PhyDesignMc. totSessionCpu=2:07:48 mem=2347.0M
[03/14 15:17:04   7667s] OPERPROF: Starting DPlace-Init at level 1, MEM:2347.0M
[03/14 15:17:04   7667s] z: 2, totalTracks: 1
[03/14 15:17:04   7667s] z: 4, totalTracks: 1
[03/14 15:17:04   7667s] z: 6, totalTracks: 1
[03/14 15:17:04   7667s] z: 8, totalTracks: 1
[03/14 15:17:04   7667s] #spOpts: N=65 mergeVia=F 
[03/14 15:17:04   7667s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2347.0M
[03/14 15:17:04   7667s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2347.0M
[03/14 15:17:04   7667s] Core basic site is core
[03/14 15:17:04   7667s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 15:17:04   7667s] SiteArray: use 2,285,568 bytes
[03/14 15:17:04   7667s] SiteArray: current memory after site array memory allocation 2349.2M
[03/14 15:17:04   7667s] SiteArray: FP blocked sites are writable
[03/14 15:17:04   7667s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 15:17:04   7667s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2349.2M
[03/14 15:17:04   7667s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 15:17:04   7667s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.003, MEM:2349.2M
[03/14 15:17:04   7667s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.093, MEM:2349.2M
[03/14 15:17:04   7667s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:2349.2M
[03/14 15:17:04   7667s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2349.2MB).
[03/14 15:17:04   7667s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.154, MEM:2349.2M
[03/14 15:17:04   7668s] TotalInstCnt at PhyDesignMc Initialization: 26,005
[03/14 15:17:04   7668s] ### Creating PhyDesignMc, finished. totSessionCpu=2:07:48 mem=2349.2M
[03/14 15:17:04   7668s] ### Creating RouteCongInterface, started
[03/14 15:17:04   7668s] 
[03/14 15:17:04   7668s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/14 15:17:04   7668s] 
[03/14 15:17:04   7668s] #optDebug: {0, 1.200}
[03/14 15:17:04   7668s] ### Creating RouteCongInterface, finished
[03/14 15:17:04   7668s] ### Creating LA Mngr. totSessionCpu=2:07:48 mem=2349.2M
[03/14 15:17:04   7668s] ### Creating LA Mngr, finished. totSessionCpu=2:07:48 mem=2349.2M
[03/14 15:17:08   7672s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2368.3M
[03/14 15:17:08   7672s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2368.3M
[03/14 15:17:09   7672s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 15:17:09   7672s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/14 15:17:09   7672s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 15:17:09   7672s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/14 15:17:09   7672s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 15:17:09   7672s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 15:17:09   7672s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.24|  -112.14|       0|       0|       0|  61.36|          |         |
[03/14 15:17:09   7672s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 15:17:09   7672s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.24|  -112.14|       0|       0|       0|  61.36| 0:00:00.0|  2368.3M|
[03/14 15:17:09   7672s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 15:17:09   7672s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:17:09   7672s] Layer 3 has 172 constrained nets 
[03/14 15:17:09   7672s] Layer 7 has 25 constrained nets 
[03/14 15:17:09   7672s] **** End NDR-Layer Usage Statistics ****
[03/14 15:17:09   7672s] 
[03/14 15:17:09   7672s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2368.3M) ***
[03/14 15:17:09   7672s] 
[03/14 15:17:09   7672s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2349.2M
[03/14 15:17:09   7673s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:2349.2M
[03/14 15:17:09   7673s] TotalInstCnt at PhyDesignMc Destruction: 26,005
[03/14 15:17:09   7673s] (I,S,L,T): WC_VIEW: 79.0432, 23.9191, 1.06142, 104.024
[03/14 15:17:09   7673s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.19
[03/14 15:17:09   7673s] *** DrvOpt [finish] : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 2:07:53.2/2:09:19.2 (1.0), mem = 2349.2M
[03/14 15:17:09   7673s] 
[03/14 15:17:09   7673s] =============================================================================================
[03/14 15:17:09   7673s]  Step TAT Report for DrvOpt #5
[03/14 15:17:09   7673s] =============================================================================================
[03/14 15:17:09   7673s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:17:09   7673s] ---------------------------------------------------------------------------------------------
[03/14 15:17:09   7673s] [ SlackTraversorInit     ]      1   0:00:00.3  (   4.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:17:09   7673s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:17:09   7673s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   5.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:17:09   7673s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:17:09   7673s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:17:09   7673s] [ DrvFindVioNets         ]      2   0:00:00.3  (   5.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:17:09   7673s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/14 15:17:09   7673s] [ MISC                   ]          0:00:04.8  (  82.0 % )     0:00:04.8 /  0:00:04.8    1.0
[03/14 15:17:09   7673s] ---------------------------------------------------------------------------------------------
[03/14 15:17:09   7673s]  DrvOpt #5 TOTAL                    0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:05.9    1.0
[03/14 15:17:09   7673s] ---------------------------------------------------------------------------------------------
[03/14 15:17:09   7673s] 
[03/14 15:17:09   7673s] End: GigaOpt postEco DRV Optimization
[03/14 15:17:10   7673s] GigaOpt: WNS changes after routing: -0.216 -> -0.235 (bump = 0.019)
[03/14 15:17:10   7673s] GigaOpt: WNS bump threshold: -14.5
[03/14 15:17:10   7673s] Begin: GigaOpt postEco optimization
[03/14 15:17:10   7673s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/14 15:17:10   7673s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:17:10   7673s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:17:10   7673s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:07:53.5/2:09:19.6 (1.0), mem = 2349.2M
[03/14 15:17:10   7673s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.20
[03/14 15:17:10   7673s] (I,S,L,T): WC_VIEW: 79.0432, 23.9191, 1.06142, 104.024
[03/14 15:17:10   7673s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 15:17:10   7673s] ### Creating PhyDesignMc. totSessionCpu=2:07:54 mem=2349.2M
[03/14 15:17:10   7673s] OPERPROF: Starting DPlace-Init at level 1, MEM:2349.2M
[03/14 15:17:10   7673s] z: 2, totalTracks: 1
[03/14 15:17:10   7673s] z: 4, totalTracks: 1
[03/14 15:17:10   7673s] z: 6, totalTracks: 1
[03/14 15:17:10   7673s] z: 8, totalTracks: 1
[03/14 15:17:10   7673s] #spOpts: N=65 mergeVia=F 
[03/14 15:17:10   7673s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2349.2M
[03/14 15:17:10   7673s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.097, MEM:2349.2M
[03/14 15:17:10   7673s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2349.2MB).
[03/14 15:17:10   7673s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.143, MEM:2349.2M
[03/14 15:17:10   7674s] TotalInstCnt at PhyDesignMc Initialization: 26,005
[03/14 15:17:10   7674s] ### Creating PhyDesignMc, finished. totSessionCpu=2:07:54 mem=2349.2M
[03/14 15:17:10   7674s] ### Creating RouteCongInterface, started
[03/14 15:17:10   7674s] 
[03/14 15:17:10   7674s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 15:17:10   7674s] 
[03/14 15:17:10   7674s] #optDebug: {0, 1.200}
[03/14 15:17:10   7674s] ### Creating RouteCongInterface, finished
[03/14 15:17:10   7674s] ### Creating LA Mngr. totSessionCpu=2:07:54 mem=2349.2M
[03/14 15:17:10   7674s] ### Creating LA Mngr, finished. totSessionCpu=2:07:54 mem=2349.2M
[03/14 15:17:16   7679s] *info: 172 clock nets excluded
[03/14 15:17:16   7679s] *info: 2 special nets excluded.
[03/14 15:17:16   7679s] *info: 115 no-driver nets excluded.
[03/14 15:17:16   7679s] *info: 77 nets with fixed/cover wires excluded.
[03/14 15:17:18   7681s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.12465.7
[03/14 15:17:18   7681s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 15:17:18   7681s] ** GigaOpt Optimizer WNS Slack -0.235 TNS Slack -112.139 Density 61.36
[03/14 15:17:18   7681s] Optimizer WNS Pass 0
[03/14 15:17:18   7681s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -6.963|
|reg2reg   |-0.235|-105.176|
|HEPG      |-0.235|-105.176|
|All Paths |-0.235|-112.139|
+----------+------+--------+

[03/14 15:17:18   7681s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.235ns TNS -105.176ns; HEPG WNS -0.235ns TNS -105.176ns; all paths WNS -0.235ns TNS -112.139ns; Real time 0:25:48
[03/14 15:17:18   7681s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2368.3M
[03/14 15:17:18   7681s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2368.3M
[03/14 15:17:18   7681s] Active Path Group: reg2reg  
[03/14 15:17:18   7681s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:17:18   7681s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:17:18   7681s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:17:18   7681s] |  -0.235|   -0.235|-105.176| -112.139|    61.36%|   0:00:00.0| 2384.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:18   7681s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:19   7682s] |  -0.229|   -0.234|-104.795| -111.758|    61.36%|   0:00:01.0| 2384.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:19   7682s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:19   7682s] |  -0.225|   -0.234|-104.293| -111.256|    61.36%|   0:00:00.0| 2384.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:19   7682s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:21   7684s] |  -0.222|   -0.234|-104.248| -111.211|    61.36%|   0:00:02.0| 2384.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:21   7684s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:23   7686s] |  -0.222|   -0.234|-104.201| -111.164|    61.36%|   0:00:02.0| 2382.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:23   7686s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:23   7687s] |  -0.221|   -0.234|-104.825| -111.788|    61.36%|   0:00:00.0| 2382.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:23   7687s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:25   7688s] |  -0.215|   -0.234|-104.480| -111.443|    61.36%|   0:00:02.0| 2380.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:25   7688s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:32   7695s] |  -0.215|   -0.234|-104.049| -111.011|    61.36%|   0:00:07.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:32   7695s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:32   7696s] |  -0.215|   -0.234|-104.034| -110.997|    61.37%|   0:00:00.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:32   7696s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:34   7697s] |  -0.215|   -0.234|-103.906| -110.869|    61.38%|   0:00:02.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:34   7697s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:34   7697s] |  -0.214|   -0.234|-103.977| -110.940|    61.38%|   0:00:00.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:34   7697s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:34   7698s] |  -0.214|   -0.234|-103.868| -110.831|    61.38%|   0:00:00.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:34   7698s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:35   7698s] |  -0.214|   -0.234|-103.868| -110.831|    61.38%|   0:00:01.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:35   7698s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:35   7698s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:17:35   7698s] 
[03/14 15:17:35   7698s] *** Finish Core Optimize Step (cpu=0:00:16.7 real=0:00:17.0 mem=2375.8M) ***
[03/14 15:17:35   7698s] Active Path Group: default 
[03/14 15:17:35   7698s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:17:35   7698s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:17:35   7698s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:17:35   7698s] |  -0.234|   -0.234|  -6.963| -110.831|    61.38%|   0:00:00.0| 2375.8M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:17:35   7698s] |  -0.234|   -0.234|  -6.963| -110.831|    61.38%|   0:00:00.0| 2375.8M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:17:35   7698s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:17:35   7698s] 
[03/14 15:17:35   7698s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2375.8M) ***
[03/14 15:17:35   7698s] 
[03/14 15:17:35   7698s] *** Finished Optimize Step Cumulative (cpu=0:00:16.9 real=0:00:17.0 mem=2375.8M) ***
[03/14 15:17:35   7698s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -6.963|
|reg2reg   |-0.214|-103.868|
|HEPG      |-0.214|-103.868|
|All Paths |-0.234|-110.831|
+----------+------+--------+

[03/14 15:17:35   7698s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.214ns TNS -103.869ns; HEPG WNS -0.214ns TNS -103.869ns; all paths WNS -0.234ns TNS -110.831ns; Real time 0:26:05
[03/14 15:17:35   7698s] ** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -110.831 Density 61.38
[03/14 15:17:35   7698s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.15
[03/14 15:17:35   7698s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2375.8M
[03/14 15:17:35   7699s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.079, MEM:2375.8M
[03/14 15:17:35   7699s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2375.8M
[03/14 15:17:35   7699s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2375.8M
[03/14 15:17:35   7699s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2375.8M
[03/14 15:17:35   7699s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.098, MEM:2375.8M
[03/14 15:17:35   7699s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.141, MEM:2375.8M
[03/14 15:17:35   7699s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.141, MEM:2375.8M
[03/14 15:17:35   7699s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.27
[03/14 15:17:35   7699s] OPERPROF: Starting RefinePlace at level 1, MEM:2375.8M
[03/14 15:17:35   7699s] *** Starting refinePlace (2:08:19 mem=2375.8M) ***
[03/14 15:17:35   7699s] Total net bbox length = 3.598e+05 (1.684e+05 1.914e+05) (ext = 8.262e+03)
[03/14 15:17:36   7699s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:17:36   7699s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2375.8M
[03/14 15:17:36   7699s] Starting refinePlace ...
[03/14 15:17:36   7699s] 
[03/14 15:17:36   7699s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 15:17:36   7699s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:17:36   7699s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2375.8MB) @(2:08:19 - 2:08:20).
[03/14 15:17:36   7699s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:17:36   7699s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2375.8MB
[03/14 15:17:36   7699s] Statistics of distance of Instance movement in refine placement:
[03/14 15:17:36   7699s]   maximum (X+Y) =         0.00 um
[03/14 15:17:36   7699s]   mean    (X+Y) =         0.00 um
[03/14 15:17:36   7699s] Summary Report:
[03/14 15:17:36   7699s] Instances move: 0 (out of 25946 movable)
[03/14 15:17:36   7699s] Instances flipped: 0
[03/14 15:17:36   7699s] Mean displacement: 0.00 um
[03/14 15:17:36   7699s] Max displacement: 0.00 um 
[03/14 15:17:36   7699s] Total instances moved : 0
[03/14 15:17:36   7699s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.430, REAL:0.431, MEM:2375.8M
[03/14 15:17:36   7699s] Total net bbox length = 3.598e+05 (1.684e+05 1.914e+05) (ext = 8.262e+03)
[03/14 15:17:36   7699s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2375.8MB
[03/14 15:17:36   7699s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2375.8MB) @(2:08:19 - 2:08:20).
[03/14 15:17:36   7699s] *** Finished refinePlace (2:08:20 mem=2375.8M) ***
[03/14 15:17:36   7699s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.27
[03/14 15:17:36   7699s] OPERPROF: Finished RefinePlace at level 1, CPU:0.510, REAL:0.511, MEM:2375.8M
[03/14 15:17:36   7699s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2375.8M
[03/14 15:17:36   7699s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.070, MEM:2375.8M
[03/14 15:17:36   7699s] Finished re-routing un-routed nets (0:00:00.0 2375.8M)
[03/14 15:17:36   7699s] 
[03/14 15:17:36   7699s] OPERPROF: Starting DPlace-Init at level 1, MEM:2375.8M
[03/14 15:17:36   7699s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2375.8M
[03/14 15:17:36   7700s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.097, MEM:2375.8M
[03/14 15:17:36   7700s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.140, MEM:2375.8M
[03/14 15:17:37   7700s] 
[03/14 15:17:37   7700s] Density : 0.6138
[03/14 15:17:37   7700s] Max route overflow : 0.0000
[03/14 15:17:37   7700s] 
[03/14 15:17:37   7700s] 
[03/14 15:17:37   7700s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=2375.8M) ***
[03/14 15:17:37   7700s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.15
[03/14 15:17:37   7700s] ** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -110.831 Density 61.38
[03/14 15:17:37   7700s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -6.963|
|reg2reg   |-0.214|-103.868|
|HEPG      |-0.214|-103.868|
|All Paths |-0.234|-110.831|
+----------+------+--------+

[03/14 15:17:37   7700s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:17:37   7700s] Layer 3 has 172 constrained nets 
[03/14 15:17:37   7700s] Layer 7 has 26 constrained nets 
[03/14 15:17:37   7700s] **** End NDR-Layer Usage Statistics ****
[03/14 15:17:37   7700s] 
[03/14 15:17:37   7700s] *** Finish post-CTS Setup Fixing (cpu=0:00:19.0 real=0:00:19.0 mem=2375.8M) ***
[03/14 15:17:37   7700s] 
[03/14 15:17:37   7700s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.12465.7
[03/14 15:17:37   7700s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2340.7M
[03/14 15:17:37   7700s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.069, MEM:2340.7M
[03/14 15:17:37   7700s] TotalInstCnt at PhyDesignMc Destruction: 26,020
[03/14 15:17:37   7700s] (I,S,L,T): WC_VIEW: 79.0589, 23.9297, 1.06162, 104.05
[03/14 15:17:37   7700s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.20
[03/14 15:17:37   7700s] *** SetupOpt [finish] : cpu/real = 0:00:27.2/0:00:27.2 (1.0), totSession cpu/real = 2:08:20.7/2:09:46.8 (1.0), mem = 2340.7M
[03/14 15:17:37   7700s] 
[03/14 15:17:37   7700s] =============================================================================================
[03/14 15:17:37   7700s]  Step TAT Report for WnsOpt #3
[03/14 15:17:37   7700s] =============================================================================================
[03/14 15:17:37   7700s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:17:37   7700s] ---------------------------------------------------------------------------------------------
[03/14 15:17:37   7700s] [ RefinePlace            ]      1   0:00:01.5  (   5.3 % )     0:00:01.5 /  0:00:01.4    1.0
[03/14 15:17:37   7700s] [ SlackTraversorInit     ]      2   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:17:37   7700s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:17:37   7700s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:17:37   7700s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:17:37   7700s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:17:37   7700s] [ TransformInit          ]      1   0:00:07.2  (  26.6 % )     0:00:07.2 /  0:00:07.2    1.0
[03/14 15:17:37   7700s] [ OptSingleIteration     ]     23   0:00:00.1  (   0.2 % )     0:00:16.5 /  0:00:16.5    1.0
[03/14 15:17:37   7700s] [ OptGetWeight           ]     23   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:17:37   7700s] [ OptEval                ]     23   0:00:15.1  (  55.7 % )     0:00:15.1 /  0:00:15.1    1.0
[03/14 15:17:37   7700s] [ OptCommit              ]     23   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[03/14 15:17:37   7700s] [ IncrTimingUpdate       ]     19   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    0.9
[03/14 15:17:37   7700s] [ PostCommitDelayUpdate  ]     24   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.0
[03/14 15:17:37   7700s] [ IncrDelayCalc          ]     65   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.2
[03/14 15:17:37   7700s] [ SetupOptGetWorkingSet  ]     43   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:17:37   7700s] [ SetupOptGetActiveNode  ]     43   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:17:37   7700s] [ SetupOptSlackGraph     ]     23   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:17:37   7700s] [ MISC                   ]          0:00:01.2  (   4.5 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 15:17:37   7700s] ---------------------------------------------------------------------------------------------
[03/14 15:17:37   7700s]  WnsOpt #3 TOTAL                    0:00:27.2  ( 100.0 % )     0:00:27.2 /  0:00:27.2    1.0
[03/14 15:17:37   7700s] ---------------------------------------------------------------------------------------------
[03/14 15:17:37   7700s] 
[03/14 15:17:37   7700s] End: GigaOpt postEco optimization
[03/14 15:17:37   7700s] GigaOpt: WNS changes after postEco optimization: -0.216 -> -0.216 (bump = 0.0)
[03/14 15:17:37   7700s] GigaOpt: Skipping nonLegal postEco optimization
[03/14 15:17:37   7701s] Design TNS changes after trial route: -95.895 -> -110.831
[03/14 15:17:37   7701s] Begin: GigaOpt TNS recovery
[03/14 15:17:37   7701s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco
[03/14 15:17:37   7701s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:17:37   7701s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:17:38   7701s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:08:21.2/2:09:47.3 (1.0), mem = 2340.7M
[03/14 15:17:38   7701s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.21
[03/14 15:17:38   7701s] (I,S,L,T): WC_VIEW: 79.0589, 23.9297, 1.06162, 104.05
[03/14 15:17:38   7701s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 15:17:38   7701s] ### Creating PhyDesignMc. totSessionCpu=2:08:22 mem=2340.7M
[03/14 15:17:38   7701s] OPERPROF: Starting DPlace-Init at level 1, MEM:2340.7M
[03/14 15:17:38   7701s] z: 2, totalTracks: 1
[03/14 15:17:38   7701s] z: 4, totalTracks: 1
[03/14 15:17:38   7701s] z: 6, totalTracks: 1
[03/14 15:17:38   7701s] z: 8, totalTracks: 1
[03/14 15:17:38   7701s] #spOpts: N=65 mergeVia=F 
[03/14 15:17:38   7701s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2340.7M
[03/14 15:17:38   7701s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.093, MEM:2340.7M
[03/14 15:17:38   7701s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2340.7MB).
[03/14 15:17:38   7701s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.143, MEM:2340.7M
[03/14 15:17:38   7701s] TotalInstCnt at PhyDesignMc Initialization: 26,020
[03/14 15:17:38   7701s] ### Creating PhyDesignMc, finished. totSessionCpu=2:08:22 mem=2340.7M
[03/14 15:17:38   7701s] ### Creating RouteCongInterface, started
[03/14 15:17:38   7701s] 
[03/14 15:17:38   7701s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 15:17:38   7701s] 
[03/14 15:17:38   7701s] #optDebug: {0, 1.200}
[03/14 15:17:38   7701s] ### Creating RouteCongInterface, finished
[03/14 15:17:38   7701s] ### Creating LA Mngr. totSessionCpu=2:08:22 mem=2340.7M
[03/14 15:17:38   7701s] ### Creating LA Mngr, finished. totSessionCpu=2:08:22 mem=2340.7M
[03/14 15:17:44   7707s] *info: 172 clock nets excluded
[03/14 15:17:44   7707s] *info: 2 special nets excluded.
[03/14 15:17:44   7707s] *info: 115 no-driver nets excluded.
[03/14 15:17:44   7707s] *info: 77 nets with fixed/cover wires excluded.
[03/14 15:17:46   7709s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.12465.8
[03/14 15:17:46   7709s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 15:17:46   7709s] ** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -110.831 Density 61.38
[03/14 15:17:46   7709s] Optimizer TNS Opt
[03/14 15:17:46   7709s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -6.963|
|reg2reg   |-0.214|-103.868|
|HEPG      |-0.214|-103.868|
|All Paths |-0.234|-110.831|
+----------+------+--------+

[03/14 15:17:46   7709s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.214ns TNS -103.869ns; HEPG WNS -0.214ns TNS -103.869ns; all paths WNS -0.234ns TNS -110.831ns; Real time 0:26:16
[03/14 15:17:46   7709s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2359.8M
[03/14 15:17:46   7709s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2359.8M
[03/14 15:17:46   7709s] Active Path Group: reg2reg  
[03/14 15:17:46   7709s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:17:46   7709s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:17:46   7709s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:17:46   7709s] |  -0.214|   -0.234|-103.868| -110.831|    61.38%|   0:00:00.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:46   7709s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:50   7713s] |  -0.216|   -0.234|-102.833| -109.796|    61.39%|   0:00:04.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:50   7713s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:17:52   7715s] |  -0.216|   -0.234|-102.766| -109.729|    61.39%|   0:00:02.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:17:52   7715s] |        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/14 15:17:55   7718s] |  -0.216|   -0.234|-103.013| -109.976|    61.41%|   0:00:03.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:55   7718s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:17:55   7718s] |  -0.216|   -0.234|-102.617| -109.580|    61.41%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:17:55   7718s] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 15:17:57   7720s] |  -0.216|   -0.234|-102.489| -109.452|    61.41%|   0:00:02.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:17:57   7720s] |        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 15:17:57   7720s] |  -0.216|   -0.234|-102.466| -109.429|    61.41%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:17:57   7720s] |        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/14 15:17:58   7722s] |  -0.216|   -0.234|-101.607| -108.570|    61.42%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:17:58   7722s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 15:17:59   7722s] |  -0.216|   -0.234|-101.495| -108.457|    61.42%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:17:59   7722s] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/14 15:18:00   7723s] |  -0.216|   -0.234|-100.568| -107.531|    61.43%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:18:00   7723s] |        |         |        |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/14 15:18:01   7724s] |  -0.216|   -0.234|-100.497| -107.460|    61.43%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:18:01   7724s] |        |         |        |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/14 15:18:02   7726s] |  -0.216|   -0.234| -99.802| -106.765|    61.43%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 15:18:02   7726s] |        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
[03/14 15:18:02   7726s] |  -0.216|   -0.234| -99.709| -106.672|    61.44%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 15:18:02   7726s] |        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
[03/14 15:18:04   7728s] |  -0.216|   -0.234| -99.472| -106.435|    61.44%|   0:00:02.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:18:04   7728s] |        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/14 15:18:05   7728s] |  -0.216|   -0.234| -99.460| -106.423|    61.44%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:18:05   7728s] |        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/14 15:18:05   7728s] |  -0.216|   -0.234| -99.456| -106.419|    61.44%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:18:05   7728s] |        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/14 15:18:05   7729s] |  -0.216|   -0.234| -99.430| -106.393|    61.44%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:18:05   7729s] |        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/14 15:18:07   7730s] |  -0.216|   -0.234| -99.354| -106.316|    61.44%|   0:00:02.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 15:18:07   7730s] |        |         |        |         |          |            |        |          |         | q5_reg_6_/D                                        |
[03/14 15:18:09   7732s] |  -0.216|   -0.234| -99.237| -106.200|    61.45%|   0:00:02.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:18:09   7732s] |        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/14 15:18:09   7732s] |  -0.216|   -0.234| -99.232| -106.195|    61.45%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:18:09   7732s] |        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/14 15:18:09   7733s] |  -0.216|   -0.234| -98.810| -105.773|    61.45%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:18:09   7733s] |        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/14 15:18:10   7734s] |  -0.216|   -0.234| -97.926| -104.889|    61.45%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 15:18:10   7734s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/14 15:18:10   7734s] |  -0.216|   -0.234| -97.913| -104.876|    61.45%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 15:18:10   7734s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/14 15:18:11   7735s] |  -0.216|   -0.234| -97.816| -104.779|    61.45%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:18:11   7735s] |        |         |        |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/14 15:18:11   7735s] |  -0.216|   -0.234| -97.799| -104.761|    61.45%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:18:11   7735s] |        |         |        |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/14 15:18:12   7735s] |  -0.216|   -0.234| -97.650| -104.613|    61.45%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:18:12   7735s] |        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
[03/14 15:18:12   7735s] |  -0.216|   -0.234| -97.390| -104.352|    61.46%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:18:12   7735s] |        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
[03/14 15:18:13   7736s] |  -0.216|   -0.234| -97.341| -104.304|    61.46%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 15:18:13   7736s] |        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/14 15:18:15   7738s] |  -0.216|   -0.234| -97.402| -104.365|    61.46%|   0:00:02.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 15:18:15   7738s] |        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 15:18:15   7739s] |  -0.216|   -0.234| -97.398| -104.360|    61.46%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 15:18:15   7739s] |        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 15:18:15   7739s] |  -0.216|   -0.234| -97.396| -104.358|    61.47%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 15:18:15   7739s] |        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/14 15:18:16   7739s] |  -0.216|   -0.234| -97.374| -104.337|    61.47%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:18:16   7739s] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/14 15:18:16   7740s] |  -0.216|   -0.234| -97.339| -104.301|    61.47%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 15:18:16   7740s] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/14 15:18:17   7740s] |  -0.216|   -0.234| -97.339| -104.302|    61.47%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:18:17   7740s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:18:17   7740s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:18:17   7740s] 
[03/14 15:18:17   7740s] *** Finish Core Optimize Step (cpu=0:00:30.8 real=0:00:31.0 mem=2377.3M) ***
[03/14 15:18:17   7740s] Active Path Group: default 
[03/14 15:18:17   7740s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:18:17   7740s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:18:17   7740s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:18:17   7740s] |  -0.234|   -0.234|  -6.963| -104.302|    61.47%|   0:00:00.0| 2377.3M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:18:18   7741s] |  -0.234|   -0.234|  -6.420| -103.759|    61.48%|   0:00:01.0| 2415.5M|   WC_VIEW|  default| out[57]                                            |
[03/14 15:18:18   7741s] |  -0.234|   -0.234|  -6.076| -103.414|    61.49%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[53]                                            |
[03/14 15:18:18   7742s] |  -0.234|   -0.234|  -6.024| -103.363|    61.50%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[53]                                            |
[03/14 15:18:18   7742s] |  -0.234|   -0.234|  -6.021| -103.359|    61.50%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[53]                                            |
[03/14 15:18:18   7742s] |  -0.234|   -0.234|  -5.955| -103.293|    61.50%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[53]                                            |
[03/14 15:18:19   7742s] |  -0.234|   -0.234|  -5.571| -102.910|    61.52%|   0:00:01.0| 2415.5M|   WC_VIEW|  default| out[51]                                            |
[03/14 15:18:19   7742s] |  -0.234|   -0.234|  -5.571| -102.910|    61.52%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:18:19   7742s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:18:19   7742s] 
[03/14 15:18:19   7742s] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=2415.5M) ***
[03/14 15:18:19   7742s] 
[03/14 15:18:19   7742s] *** Finished Optimize Step Cumulative (cpu=0:00:33.1 real=0:00:33.0 mem=2415.5M) ***
[03/14 15:18:19   7742s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -5.571|
|reg2reg   |-0.216| -97.339|
|HEPG      |-0.216| -97.339|
|All Paths |-0.234|-102.910|
+----------+------+--------+

[03/14 15:18:19   7742s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.216ns TNS -97.337ns; HEPG WNS -0.216ns TNS -97.337ns; all paths WNS -0.234ns TNS -102.908ns; Real time 0:26:49
[03/14 15:18:19   7742s] ** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -102.910 Density 61.52
[03/14 15:18:19   7742s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.16
[03/14 15:18:19   7743s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2415.5M
[03/14 15:18:19   7743s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.086, MEM:2415.5M
[03/14 15:18:19   7743s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2415.5M
[03/14 15:18:19   7743s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2415.5M
[03/14 15:18:19   7743s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2415.5M
[03/14 15:18:19   7743s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.098, MEM:2415.5M
[03/14 15:18:19   7743s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.143, MEM:2415.5M
[03/14 15:18:19   7743s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.144, MEM:2415.5M
[03/14 15:18:19   7743s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.28
[03/14 15:18:19   7743s] OPERPROF: Starting RefinePlace at level 1, MEM:2415.5M
[03/14 15:18:19   7743s] *** Starting refinePlace (2:09:03 mem=2415.5M) ***
[03/14 15:18:20   7743s] Total net bbox length = 3.601e+05 (1.687e+05 1.914e+05) (ext = 8.341e+03)
[03/14 15:18:20   7743s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:18:20   7743s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2415.5M
[03/14 15:18:20   7743s] Starting refinePlace ...
[03/14 15:18:20   7743s] 
[03/14 15:18:20   7743s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 15:18:20   7743s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:18:20   7743s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2415.5MB) @(2:09:03 - 2:09:04).
[03/14 15:18:20   7743s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:18:20   7743s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2415.5MB
[03/14 15:18:20   7743s] Statistics of distance of Instance movement in refine placement:
[03/14 15:18:20   7743s]   maximum (X+Y) =         0.00 um
[03/14 15:18:20   7743s]   mean    (X+Y) =         0.00 um
[03/14 15:18:20   7743s] Summary Report:
[03/14 15:18:20   7743s] Instances move: 0 (out of 25961 movable)
[03/14 15:18:20   7743s] Instances flipped: 0
[03/14 15:18:20   7743s] Mean displacement: 0.00 um
[03/14 15:18:20   7743s] Max displacement: 0.00 um 
[03/14 15:18:20   7743s] Total instances moved : 0
[03/14 15:18:20   7743s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.470, REAL:0.472, MEM:2415.5M
[03/14 15:18:20   7743s] Total net bbox length = 3.601e+05 (1.687e+05 1.914e+05) (ext = 8.341e+03)
[03/14 15:18:20   7743s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2415.5MB
[03/14 15:18:20   7743s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2415.5MB) @(2:09:03 - 2:09:04).
[03/14 15:18:20   7743s] *** Finished refinePlace (2:09:04 mem=2415.5M) ***
[03/14 15:18:20   7743s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.28
[03/14 15:18:20   7743s] OPERPROF: Finished RefinePlace at level 1, CPU:0.550, REAL:0.554, MEM:2415.5M
[03/14 15:18:20   7743s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2415.5M
[03/14 15:18:20   7744s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:2415.5M
[03/14 15:18:20   7744s] Finished re-routing un-routed nets (0:00:00.0 2415.5M)
[03/14 15:18:20   7744s] 
[03/14 15:18:20   7744s] OPERPROF: Starting DPlace-Init at level 1, MEM:2415.5M
[03/14 15:18:20   7744s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2415.5M
[03/14 15:18:20   7744s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.096, MEM:2415.5M
[03/14 15:18:20   7744s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.142, MEM:2415.5M
[03/14 15:18:21   7744s] 
[03/14 15:18:21   7744s] Density : 0.6152
[03/14 15:18:21   7744s] Max route overflow : 0.0000
[03/14 15:18:21   7744s] 
[03/14 15:18:21   7744s] 
[03/14 15:18:21   7744s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2415.5M) ***
[03/14 15:18:21   7744s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.16
[03/14 15:18:21   7744s] ** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -102.964 Density 61.52
[03/14 15:18:21   7744s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -5.571|
|reg2reg   |-0.216| -97.394|
|HEPG      |-0.216| -97.394|
|All Paths |-0.234|-102.964|
+----------+------+--------+

[03/14 15:18:21   7744s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:18:21   7744s] Layer 3 has 172 constrained nets 
[03/14 15:18:21   7744s] Layer 7 has 26 constrained nets 
[03/14 15:18:21   7744s] **** End NDR-Layer Usage Statistics ****
[03/14 15:18:21   7744s] 
[03/14 15:18:21   7744s] *** Finish post-CTS Setup Fixing (cpu=0:00:35.3 real=0:00:35.0 mem=2415.5M) ***
[03/14 15:18:21   7744s] 
[03/14 15:18:21   7744s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.12465.8
[03/14 15:18:21   7744s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2380.4M
[03/14 15:18:21   7744s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.074, MEM:2380.4M
[03/14 15:18:21   7744s] TotalInstCnt at PhyDesignMc Destruction: 26,035
[03/14 15:18:21   7744s] (I,S,L,T): WC_VIEW: 79.3492, 24.0121, 1.06884, 104.43
[03/14 15:18:21   7744s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.21
[03/14 15:18:21   7744s] *** SetupOpt [finish] : cpu/real = 0:00:43.6/0:00:43.6 (1.0), totSession cpu/real = 2:09:04.8/2:10:30.9 (1.0), mem = 2380.4M
[03/14 15:18:21   7744s] 
[03/14 15:18:21   7744s] =============================================================================================
[03/14 15:18:21   7744s]  Step TAT Report for TnsOpt #5
[03/14 15:18:21   7744s] =============================================================================================
[03/14 15:18:21   7744s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:18:21   7744s] ---------------------------------------------------------------------------------------------
[03/14 15:18:21   7744s] [ RefinePlace            ]      1   0:00:01.5  (   3.4 % )     0:00:01.5 /  0:00:01.5    1.0
[03/14 15:18:21   7744s] [ SlackTraversorInit     ]      2   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:18:21   7744s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[03/14 15:18:21   7744s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:18:21   7744s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:18:21   7744s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:18:21   7744s] [ TransformInit          ]      1   0:00:07.3  (  16.7 % )     0:00:07.3 /  0:00:07.3    1.0
[03/14 15:18:21   7744s] [ OptSingleIteration     ]    146   0:00:00.3  (   0.7 % )     0:00:30.3 /  0:00:30.3    1.0
[03/14 15:18:21   7744s] [ OptGetWeight           ]    146   0:00:01.0  (   2.3 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 15:18:21   7744s] [ OptEval                ]    146   0:00:22.3  (  51.3 % )     0:00:22.3 /  0:00:22.3    1.0
[03/14 15:18:21   7744s] [ OptCommit              ]    146   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 15:18:21   7744s] [ IncrTimingUpdate       ]     92   0:00:00.9  (   2.0 % )     0:00:00.9 /  0:00:00.8    0.9
[03/14 15:18:21   7744s] [ PostCommitDelayUpdate  ]    147   0:00:00.2  (   0.4 % )     0:00:00.6 /  0:00:00.7    1.2
[03/14 15:18:21   7744s] [ IncrDelayCalc          ]    201   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.5    1.2
[03/14 15:18:21   7744s] [ SetupOptGetWorkingSet  ]    292   0:00:02.2  (   4.9 % )     0:00:02.2 /  0:00:02.1    1.0
[03/14 15:18:21   7744s] [ SetupOptGetActiveNode  ]    292   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[03/14 15:18:21   7744s] [ SetupOptSlackGraph     ]    146   0:00:02.4  (   5.6 % )     0:00:02.4 /  0:00:02.5    1.0
[03/14 15:18:21   7744s] [ MISC                   ]          0:00:03.7  (   8.4 % )     0:00:03.7 /  0:00:03.7    1.0
[03/14 15:18:21   7744s] ---------------------------------------------------------------------------------------------
[03/14 15:18:21   7744s]  TnsOpt #5 TOTAL                    0:00:43.6  ( 100.0 % )     0:00:43.6 /  0:00:43.6    1.0
[03/14 15:18:21   7744s] ---------------------------------------------------------------------------------------------
[03/14 15:18:21   7744s] 
[03/14 15:18:21   7744s] End: GigaOpt TNS recovery
[03/14 15:18:21   7744s] *** Steiner Routed Nets: 0.496%; Threshold: 100; Threshold for Hold: 100
[03/14 15:18:21   7744s] ### Creating LA Mngr. totSessionCpu=2:09:05 mem=2380.4M
[03/14 15:18:21   7744s] ### Creating LA Mngr, finished. totSessionCpu=2:09:05 mem=2380.4M
[03/14 15:18:21   7744s] Re-routed 0 nets
[03/14 15:18:21   7744s] Begin: GigaOpt Optimization in post-eco TNS mode
[03/14 15:18:21   7744s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/14 15:18:21   7744s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:18:21   7745s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:18:21   7745s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:09:05.0/2:10:31.1 (1.0), mem = 2380.4M
[03/14 15:18:21   7745s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.22
[03/14 15:18:22   7745s] (I,S,L,T): WC_VIEW: 79.3492, 24.0121, 1.06884, 104.43
[03/14 15:18:22   7745s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 15:18:22   7745s] ### Creating PhyDesignMc. totSessionCpu=2:09:05 mem=2380.4M
[03/14 15:18:22   7745s] OPERPROF: Starting DPlace-Init at level 1, MEM:2380.4M
[03/14 15:18:22   7745s] z: 2, totalTracks: 1
[03/14 15:18:22   7745s] z: 4, totalTracks: 1
[03/14 15:18:22   7745s] z: 6, totalTracks: 1
[03/14 15:18:22   7745s] z: 8, totalTracks: 1
[03/14 15:18:22   7745s] #spOpts: N=65 mergeVia=F 
[03/14 15:18:22   7745s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2380.4M
[03/14 15:18:22   7745s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.089, MEM:2380.4M
[03/14 15:18:22   7745s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2380.4MB).
[03/14 15:18:22   7745s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.136, MEM:2380.4M
[03/14 15:18:22   7745s] TotalInstCnt at PhyDesignMc Initialization: 26,035
[03/14 15:18:22   7745s] ### Creating PhyDesignMc, finished. totSessionCpu=2:09:06 mem=2380.4M
[03/14 15:18:22   7745s] ### Creating RouteCongInterface, started
[03/14 15:18:22   7745s] 
[03/14 15:18:22   7745s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 15:18:22   7745s] 
[03/14 15:18:22   7745s] #optDebug: {0, 1.200}
[03/14 15:18:22   7745s] ### Creating RouteCongInterface, finished
[03/14 15:18:22   7745s] ### Creating LA Mngr. totSessionCpu=2:09:06 mem=2380.4M
[03/14 15:18:22   7745s] ### Creating LA Mngr, finished. totSessionCpu=2:09:06 mem=2380.4M
[03/14 15:18:27   7751s] *info: 172 clock nets excluded
[03/14 15:18:27   7751s] *info: 2 special nets excluded.
[03/14 15:18:27   7751s] *info: 115 no-driver nets excluded.
[03/14 15:18:27   7751s] *info: 77 nets with fixed/cover wires excluded.
[03/14 15:18:30   7753s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.12465.9
[03/14 15:18:30   7753s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 15:18:30   7753s] ** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -102.964 Density 61.52
[03/14 15:18:30   7753s] Optimizer TNS Opt
[03/14 15:18:30   7753s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -5.571|
|reg2reg   |-0.216| -97.394|
|HEPG      |-0.216| -97.394|
|All Paths |-0.234|-102.964|
+----------+------+--------+

[03/14 15:18:30   7753s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.216ns TNS -97.392ns; HEPG WNS -0.216ns TNS -97.392ns; all paths WNS -0.234ns TNS -102.963ns; Real time 0:27:00
[03/14 15:18:30   7753s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2399.4M
[03/14 15:18:30   7753s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2399.4M
[03/14 15:18:30   7753s] Active Path Group: reg2reg  
[03/14 15:18:30   7753s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:18:30   7753s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:18:30   7753s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:18:30   7753s] |  -0.216|   -0.234| -97.394| -102.964|    61.52%|   0:00:00.0| 2415.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:18:30   7753s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:18:32   7755s] |  -0.216|   -0.234| -97.394| -102.964|    61.52%|   0:00:02.0| 2415.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 15:18:32   7755s] |        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/14 15:18:33   7756s] |  -0.216|   -0.234| -97.394| -102.964|    61.52%|   0:00:01.0| 2415.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:18:33   7756s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:18:33   7756s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:18:33   7756s] 
[03/14 15:18:33   7756s] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=2415.5M) ***
[03/14 15:18:33   7756s] Active Path Group: default 
[03/14 15:18:33   7756s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:18:33   7756s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:18:33   7756s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:18:33   7756s] |  -0.234|   -0.234|  -5.571| -102.964|    61.52%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:18:33   7756s] |  -0.234|   -0.234|  -5.571| -102.964|    61.52%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:18:33   7756s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:18:33   7756s] 
[03/14 15:18:33   7756s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2415.5M) ***
[03/14 15:18:33   7756s] 
[03/14 15:18:33   7756s] *** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=2415.5M) ***
[03/14 15:18:33   7756s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -5.571|
|reg2reg   |-0.216| -97.394|
|HEPG      |-0.216| -97.394|
|All Paths |-0.234|-102.964|
+----------+------+--------+

[03/14 15:18:33   7756s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.216ns TNS -97.392ns; HEPG WNS -0.216ns TNS -97.392ns; all paths WNS -0.234ns TNS -102.963ns; Real time 0:27:03
[03/14 15:18:33   7756s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -5.571|
|reg2reg   |-0.216| -97.394|
|HEPG      |-0.216| -97.394|
|All Paths |-0.234|-102.964|
+----------+------+--------+

[03/14 15:18:33   7756s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:18:33   7756s] Layer 3 has 172 constrained nets 
[03/14 15:18:33   7756s] Layer 7 has 26 constrained nets 
[03/14 15:18:33   7756s] **** End NDR-Layer Usage Statistics ****
[03/14 15:18:33   7756s] 
[03/14 15:18:33   7756s] *** Finish post-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=2415.5M) ***
[03/14 15:18:33   7756s] 
[03/14 15:18:33   7756s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.12465.9
[03/14 15:18:33   7756s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2380.4M
[03/14 15:18:33   7756s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.072, MEM:2380.4M
[03/14 15:18:33   7756s] TotalInstCnt at PhyDesignMc Destruction: 26,035
[03/14 15:18:33   7756s] (I,S,L,T): WC_VIEW: 79.3492, 24.0121, 1.06884, 104.43
[03/14 15:18:33   7756s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.22
[03/14 15:18:33   7756s] *** SetupOpt [finish] : cpu/real = 0:00:11.8/0:00:11.7 (1.0), totSession cpu/real = 2:09:16.8/2:10:42.8 (1.0), mem = 2380.4M
[03/14 15:18:33   7756s] 
[03/14 15:18:33   7756s] =============================================================================================
[03/14 15:18:33   7756s]  Step TAT Report for TnsOpt #6
[03/14 15:18:33   7756s] =============================================================================================
[03/14 15:18:33   7756s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:18:33   7756s] ---------------------------------------------------------------------------------------------
[03/14 15:18:33   7756s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:18:33   7756s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:18:33   7756s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:18:33   7756s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:18:33   7756s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:18:33   7756s] [ TransformInit          ]      1   0:00:07.5  (  63.6 % )     0:00:07.5 /  0:00:07.5    1.0
[03/14 15:18:33   7756s] [ OptSingleIteration     ]     26   0:00:00.0  (   0.3 % )     0:00:01.4 /  0:00:01.4    1.0
[03/14 15:18:33   7756s] [ OptGetWeight           ]     26   0:00:00.8  (   6.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 15:18:33   7756s] [ OptEval                ]     26   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[03/14 15:18:33   7756s] [ OptCommit              ]     26   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:18:33   7756s] [ IncrTimingUpdate       ]     31   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:18:33   7756s] [ PostCommitDelayUpdate  ]     26   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:18:33   7756s] [ SetupOptGetWorkingSet  ]     26   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:18:33   7756s] [ SetupOptGetActiveNode  ]     26   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:18:33   7756s] [ SetupOptSlackGraph     ]     26   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:18:33   7756s] [ MISC                   ]          0:00:02.2  (  19.0 % )     0:00:02.2 /  0:00:02.2    1.0
[03/14 15:18:33   7756s] ---------------------------------------------------------------------------------------------
[03/14 15:18:33   7756s]  TnsOpt #6 TOTAL                    0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:11.8    1.0
[03/14 15:18:33   7756s] ---------------------------------------------------------------------------------------------
[03/14 15:18:33   7756s] 
[03/14 15:18:33   7756s] End: GigaOpt Optimization in post-eco TNS mode
[03/14 15:18:34   7757s]   Timing/DRV Snapshot: (REF)
[03/14 15:18:34   7757s]      Weighted WNS: -0.218
[03/14 15:18:34   7757s]       All  PG WNS: -0.234
[03/14 15:18:34   7757s]       High PG WNS: -0.216
[03/14 15:18:34   7757s]       All  PG TNS: -102.964
[03/14 15:18:34   7757s]       High PG TNS: -97.394
[03/14 15:18:34   7757s]          Tran DRV: 0
[03/14 15:18:34   7757s]           Cap DRV: 0
[03/14 15:18:34   7757s]        Fanout DRV: 0
[03/14 15:18:34   7757s]            Glitch: 0
[03/14 15:18:34   7757s]    Category Slack: { [L, -0.234] [H, -0.216] }
[03/14 15:18:34   7757s] 
[03/14 15:18:34   7758s] **optDesign ... cpu = 0:25:12, real = 0:25:11, mem = 1935.6M, totSessionCpu=2:09:18 **
[03/14 15:18:34   7758s] **optDesign ... cpu = 0:25:12, real = 0:25:11, mem = 1933.6M, totSessionCpu=2:09:18 **
[03/14 15:18:34   7758s] ** Profile ** Start :  cpu=0:00:00.0, mem=2299.4M
[03/14 15:18:34   7758s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2299.4M
[03/14 15:18:34   7758s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.096, MEM:2299.4M
[03/14 15:18:34   7758s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2299.4M
[03/14 15:18:35   7758s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2301.4M
[03/14 15:18:35   7759s] ** Profile ** DRVs :  cpu=0:00:00.7, mem=2301.4M
[03/14 15:18:35   7759s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.234  | -0.216  | -0.234  |
|           TNS (ns):|-102.963 | -97.392 | -5.571  |
|    Violating Paths:|   910   |   850   |   60    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.520%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2301.4M
[03/14 15:18:35   7759s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -postCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[03/14 15:18:36   7759s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:18:36   7759s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:18:36   7759s] ### Creating LA Mngr. totSessionCpu=2:09:19 mem=2301.4M
[03/14 15:18:36   7759s] ### Creating LA Mngr, finished. totSessionCpu=2:09:19 mem=2301.4M
[03/14 15:18:36   7759s] 
[03/14 15:18:36   7759s] Begin: Power Optimization
[03/14 15:18:36   7759s] 
[03/14 15:18:36   7759s] Begin Power Analysis
[03/14 15:18:36   7759s] 
[03/14 15:18:36   7759s]              0V	    VSS
[03/14 15:18:36   7759s]            0.9V	    VDD
[03/14 15:18:36   7759s] Begin Processing Timing Library for Power Calculation
[03/14 15:18:36   7759s] 
[03/14 15:18:36   7759s] Begin Processing Timing Library for Power Calculation
[03/14 15:18:36   7759s] 
[03/14 15:18:36   7759s] 
[03/14 15:18:36   7759s] 
[03/14 15:18:36   7759s] Begin Processing Power Net/Grid for Power Calculation
[03/14 15:18:36   7759s] 
[03/14 15:18:36   7759s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1933.73MB/3452.30MB/2014.30MB)
[03/14 15:18:36   7759s] 
[03/14 15:18:36   7759s] Begin Processing Timing Window Data for Power Calculation
[03/14 15:18:36   7759s] 
[03/14 15:18:36   7759s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1933.73MB/3452.30MB/2014.30MB)
[03/14 15:18:36   7759s] 
[03/14 15:18:36   7759s] Begin Processing User Attributes
[03/14 15:18:36   7759s] 
[03/14 15:18:36   7759s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1933.73MB/3452.30MB/2014.30MB)
[03/14 15:18:36   7759s] 
[03/14 15:18:36   7759s] Begin Processing Signal Activity
[03/14 15:18:36   7759s] 
[03/14 15:18:37   7761s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1934.41MB/3452.30MB/2014.30MB)
[03/14 15:18:37   7761s] 
[03/14 15:18:37   7761s] Begin Power Computation
[03/14 15:18:37   7761s] 
[03/14 15:18:37   7761s]       ----------------------------------------------------------
[03/14 15:18:37   7761s]       # of cell(s) missing both power/leakage table: 0
[03/14 15:18:37   7761s]       # of cell(s) missing power table: 1
[03/14 15:18:37   7761s]       # of cell(s) missing leakage table: 0
[03/14 15:18:37   7761s]       # of MSMV cell(s) missing power_level: 0
[03/14 15:18:37   7761s]       ----------------------------------------------------------
[03/14 15:18:37   7761s] CellName                                  Missing Table(s)
[03/14 15:18:37   7761s] TIEL                                      internal power, 
[03/14 15:18:37   7761s] 
[03/14 15:18:37   7761s] 
[03/14 15:18:40   7763s] Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1934.42MB/3452.30MB/2014.30MB)
[03/14 15:18:40   7763s] 
[03/14 15:18:40   7763s] Begin Processing User Attributes
[03/14 15:18:40   7763s] 
[03/14 15:18:40   7763s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1934.42MB/3452.30MB/2014.30MB)
[03/14 15:18:40   7763s] 
[03/14 15:18:40   7763s] Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=1934.42MB/3452.30MB/2014.30MB)
[03/14 15:18:40   7763s] 
[03/14 15:18:40   7763s] *



[03/14 15:18:40   7763s] Total Power
[03/14 15:18:40   7763s] -----------------------------------------------------------------------------------------
[03/14 15:18:40   7763s] Total Internal Power:       83.02803882 	   70.6680%
[03/14 15:18:40   7763s] Total Switching Power:      33.33574710 	   28.3732%
[03/14 15:18:40   7763s] Total Leakage Power:         1.12654162 	    0.9588%
[03/14 15:18:40   7763s] Total Power:               117.49032743
[03/14 15:18:40   7763s] -----------------------------------------------------------------------------------------
[03/14 15:18:41   7764s] Processing average sequential pin duty cycle 
[03/14 15:18:41   7764s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 15:18:41   7764s] ### Creating PhyDesignMc. totSessionCpu=2:09:24 mem=2324.0M
[03/14 15:18:41   7764s] OPERPROF: Starting DPlace-Init at level 1, MEM:2324.0M
[03/14 15:18:41   7764s] z: 2, totalTracks: 1
[03/14 15:18:41   7764s] z: 4, totalTracks: 1
[03/14 15:18:41   7764s] z: 6, totalTracks: 1
[03/14 15:18:41   7764s] z: 8, totalTracks: 1
[03/14 15:18:41   7764s] #spOpts: N=65 mergeVia=F 
[03/14 15:18:41   7764s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2324.0M
[03/14 15:18:41   7764s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.103, MEM:2324.0M
[03/14 15:18:41   7764s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2324.0MB).
[03/14 15:18:41   7764s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.171, MEM:2324.0M
[03/14 15:18:41   7764s] TotalInstCnt at PhyDesignMc Initialization: 26,035
[03/14 15:18:41   7764s] ### Creating PhyDesignMc, finished. totSessionCpu=2:09:25 mem=2324.0M
[03/14 15:18:41   7765s]   Timing Snapshot: (REF)
[03/14 15:18:41   7765s]      Weighted WNS: -0.218
[03/14 15:18:41   7765s]       All  PG WNS: -0.234
[03/14 15:18:41   7765s]       High PG WNS: -0.216
[03/14 15:18:41   7765s]       All  PG TNS: -102.964
[03/14 15:18:41   7765s]       High PG TNS: -97.394
[03/14 15:18:41   7765s]    Category Slack: { [L, -0.234] [H, -0.216] }
[03/14 15:18:41   7765s] 
[03/14 15:18:43   7766s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2340.0M
[03/14 15:18:43   7766s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2340.0M
[03/14 15:18:54   7777s] 
[03/14 15:18:54   7777s] Phase 1 finished in (cpu = 0:00:10.4) (real = 0:00:10.0) **
[03/14 15:18:55   7778s] 
[03/14 15:18:55   7778s] =============================================================================================
[03/14 15:18:55   7778s]  Step TAT Report for PowerOpt #3
[03/14 15:18:55   7778s] =============================================================================================
[03/14 15:18:55   7778s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:18:55   7778s] ---------------------------------------------------------------------------------------------
[03/14 15:18:55   7778s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:18:55   7778s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:18:55   7778s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[03/14 15:18:55   7778s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:18:55   7778s] [ BottleneckAnalyzerInit ]      1   0:00:02.4  (  18.2 % )     0:00:02.4 /  0:00:02.4    1.0
[03/14 15:18:55   7778s] [ OptSingleIteration     ]      6   0:00:01.4  (  10.7 % )     0:00:07.9 /  0:00:07.9    1.0
[03/14 15:18:55   7778s] [ OptGetWeight           ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:18:55   7778s] [ OptEval                ]      9   0:00:04.9  (  37.6 % )     0:00:04.9 /  0:00:04.9    1.0
[03/14 15:18:55   7778s] [ OptCommit              ]      9   0:00:00.6  (   4.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 15:18:55   7778s] [ IncrTimingUpdate       ]      9   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:18:55   7778s] [ PostCommitDelayUpdate  ]      8   0:00:00.2  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 15:18:55   7778s] [ IncrDelayCalc          ]     55   0:00:00.4  (   3.4 % )     0:00:00.4 /  0:00:00.5    1.0
[03/14 15:18:55   7778s] [ DrvFindVioNets         ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:18:55   7778s] [ MISC                   ]          0:00:02.1  (  16.3 % )     0:00:02.1 /  0:00:02.1    1.0
[03/14 15:18:55   7778s] ---------------------------------------------------------------------------------------------
[03/14 15:18:55   7778s]  PowerOpt #3 TOTAL                  0:00:13.0  ( 100.0 % )     0:00:13.0 /  0:00:13.0    1.0
[03/14 15:18:55   7778s] ---------------------------------------------------------------------------------------------
[03/14 15:18:55   7778s] 
[03/14 15:18:55   7778s] Finished Timing Update in (cpu = 0:00:13.2) (real = 0:00:14.0) **
[03/14 15:18:55   7778s] OPT: Doing preprocessing before recovery...
[03/14 15:18:55   7779s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2385.1M
[03/14 15:18:55   7779s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2385.1M
[03/14 15:19:01   7784s] skewClock sized 22 and inserted 0 insts
[03/14 15:19:03   7786s]   Timing Snapshot: (TGT)
[03/14 15:19:03   7786s]      Weighted WNS: -0.172
[03/14 15:19:03   7786s]       All  PG WNS: -0.349
[03/14 15:19:03   7786s]       High PG WNS: -0.152
[03/14 15:19:03   7786s]       All  PG TNS: -83.442
[03/14 15:19:03   7786s]       High PG TNS: -69.017
[03/14 15:19:03   7786s]    Category Slack: { [L, -0.349] [H, -0.152] }
[03/14 15:19:03   7786s] 
[03/14 15:19:03   7786s] Checking setup slack degradation ...
[03/14 15:19:03   7786s] 
[03/14 15:19:03   7786s] Recovery Manager:
[03/14 15:19:03   7786s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:19:03   7786s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.152, Threshold: 0.010) - Skip
[03/14 15:19:03   7786s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -83.442, Threshold: 20.593) - Skip
[03/14 15:19:03   7786s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -69.017, Threshold: 5.000) - Skip
[03/14 15:19:03   7786s] 
[03/14 15:19:03   7787s] Begin: GigaOpt nonLegal postEco optimization
[03/14 15:19:03   7787s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -inPostEcoStage -maxLocalDensity 0.9 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -lowEffort
[03/14 15:19:11   7794s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2429.0M
[03/14 15:19:11   7794s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2429.0M
[03/14 15:19:13   7796s]   Timing Snapshot: (TGT)
[03/14 15:19:13   7796s]      Weighted WNS: -0.172
[03/14 15:19:13   7796s]       All  PG WNS: -0.349
[03/14 15:19:13   7796s]       High PG WNS: -0.152
[03/14 15:19:13   7796s]       All  PG TNS: -83.569
[03/14 15:19:13   7796s]       High PG TNS: -69.143
[03/14 15:19:13   7796s]    Category Slack: { [L, -0.349] [H, -0.152] }
[03/14 15:19:13   7796s] 
[03/14 15:19:13   7796s] Checking setup slack degradation ...
[03/14 15:19:13   7796s] 
[03/14 15:19:13   7796s] Recovery Manager:
[03/14 15:19:13   7796s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:19:13   7796s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.152, Threshold: 0.010) - Skip
[03/14 15:19:13   7796s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -83.569, Threshold: 20.593) - Skip
[03/14 15:19:13   7796s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -69.143, Threshold: 5.000) - Skip
[03/14 15:19:13   7796s] 
[03/14 15:19:13   7796s] 
[03/14 15:19:13   7796s] =============================================================================================
[03/14 15:19:13   7796s]  Step TAT Report for WnsOpt #4
[03/14 15:19:13   7796s] =============================================================================================
[03/14 15:19:13   7796s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:19:13   7796s] ---------------------------------------------------------------------------------------------
[03/14 15:19:13   7796s] [ SlackTraversorInit     ]      2   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:19:13   7796s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.1
[03/14 15:19:13   7796s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:19:13   7796s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:19:13   7796s] [ TransformInit          ]      1   0:00:07.1  (  72.8 % )     0:00:07.1 /  0:00:07.1    1.0
[03/14 15:19:13   7796s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[03/14 15:19:13   7796s] [ OptGetWeight           ]     17   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:19:13   7796s] [ OptEval                ]     17   0:00:00.5  (   5.1 % )     0:00:00.5 /  0:00:00.5    1.0
[03/14 15:19:13   7796s] [ OptCommit              ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[03/14 15:19:13   7796s] [ IncrTimingUpdate       ]     14   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:19:13   7796s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.7
[03/14 15:19:13   7796s] [ IncrDelayCalc          ]     31   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[03/14 15:19:13   7796s] [ SetupOptGetWorkingSet  ]     14   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:19:13   7796s] [ SetupOptGetActiveNode  ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:19:13   7796s] [ SetupOptSlackGraph     ]     14   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:19:13   7796s] [ MISC                   ]          0:00:01.0  (  10.7 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 15:19:13   7796s] ---------------------------------------------------------------------------------------------
[03/14 15:19:13   7796s]  WnsOpt #4 TOTAL                    0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:09.8    1.0
[03/14 15:19:13   7796s] ---------------------------------------------------------------------------------------------
[03/14 15:19:13   7796s] 
[03/14 15:19:13   7796s] End: GigaOpt nonLegal postEco optimization
[03/14 15:19:13   7797s] Begin: GigaOpt TNS non-legal recovery
[03/14 15:19:13   7797s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 0.9 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -inPostEcoStage
[03/14 15:19:21   7805s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2445.0M
[03/14 15:19:21   7805s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2445.0M
[03/14 15:19:44   7827s]   Timing Snapshot: (TGT)
[03/14 15:19:44   7827s]      Weighted WNS: -0.172
[03/14 15:19:44   7827s]       All  PG WNS: -0.349
[03/14 15:19:44   7827s]       High PG WNS: -0.152
[03/14 15:19:44   7827s]       All  PG TNS: -66.255
[03/14 15:19:44   7827s]       High PG TNS: -51.829
[03/14 15:19:44   7827s]    Category Slack: { [L, -0.349] [H, -0.152] }
[03/14 15:19:44   7827s] 
[03/14 15:19:44   7827s] Checking setup slack degradation ...
[03/14 15:19:44   7827s] 
[03/14 15:19:44   7827s] Recovery Manager:
[03/14 15:19:44   7827s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:19:44   7827s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.152, Threshold: 0.010) - Skip
[03/14 15:19:44   7827s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -66.255, Threshold: 20.593) - Skip
[03/14 15:19:44   7827s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -51.829, Threshold: 5.000) - Skip
[03/14 15:19:44   7827s] 
[03/14 15:19:44   7827s] 
[03/14 15:19:44   7827s] =============================================================================================
[03/14 15:19:44   7827s]  Step TAT Report for TnsOpt #7
[03/14 15:19:44   7827s] =============================================================================================
[03/14 15:19:44   7827s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:19:44   7827s] ---------------------------------------------------------------------------------------------
[03/14 15:19:44   7827s] [ SlackTraversorInit     ]      2   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:19:44   7827s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:19:44   7827s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:19:44   7827s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:19:44   7827s] [ TransformInit          ]      1   0:00:07.2  (  23.6 % )     0:00:07.2 /  0:00:07.2    1.0
[03/14 15:19:44   7827s] [ OptSingleIteration     ]    135   0:00:00.2  (   0.7 % )     0:00:20.9 /  0:00:21.0    1.0
[03/14 15:19:44   7827s] [ OptGetWeight           ]    135   0:00:00.9  (   2.8 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 15:19:44   7827s] [ OptEval                ]    135   0:00:13.1  (  42.7 % )     0:00:13.1 /  0:00:13.1    1.0
[03/14 15:19:44   7827s] [ OptCommit              ]    135   0:00:01.6  (   5.3 % )     0:00:01.6 /  0:00:01.6    1.0
[03/14 15:19:44   7827s] [ IncrTimingUpdate       ]     60   0:00:00.7  (   2.3 % )     0:00:00.7 /  0:00:00.8    1.0
[03/14 15:19:44   7827s] [ PostCommitDelayUpdate  ]    135   0:00:00.2  (   0.7 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 15:19:44   7827s] [ IncrDelayCalc          ]    156   0:00:00.7  (   2.2 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 15:19:44   7827s] [ SetupOptGetWorkingSet  ]    135   0:00:01.3  (   4.2 % )     0:00:01.3 /  0:00:01.3    1.0
[03/14 15:19:44   7827s] [ SetupOptGetActiveNode  ]    135   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:19:44   7827s] [ SetupOptSlackGraph     ]    135   0:00:02.2  (   7.1 % )     0:00:02.2 /  0:00:02.2    1.0
[03/14 15:19:44   7827s] [ MISC                   ]          0:00:02.1  (   6.9 % )     0:00:02.1 /  0:00:02.1    1.0
[03/14 15:19:44   7827s] ---------------------------------------------------------------------------------------------
[03/14 15:19:44   7827s]  TnsOpt #7 TOTAL                    0:00:30.7  ( 100.0 % )     0:00:30.7 /  0:00:30.8    1.0
[03/14 15:19:44   7827s] ---------------------------------------------------------------------------------------------
[03/14 15:19:44   7827s] 
[03/14 15:19:44   7827s] End: GigaOpt TNS non-legal recovery
[03/14 15:19:46   7829s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2454.6M
[03/14 15:19:46   7829s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.082, MEM:2454.6M
[03/14 15:19:46   7829s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2454.6M
[03/14 15:19:46   7829s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2454.6M
[03/14 15:19:46   7829s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2454.6M
[03/14 15:19:46   7829s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.097, MEM:2454.6M
[03/14 15:19:46   7829s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.145, MEM:2454.6M
[03/14 15:19:46   7829s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.145, MEM:2454.6M
[03/14 15:19:46   7829s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.29
[03/14 15:19:46   7829s] OPERPROF: Starting RefinePlace at level 1, MEM:2454.6M
[03/14 15:19:46   7829s] *** Starting refinePlace (2:10:30 mem=2454.6M) ***
[03/14 15:19:46   7829s] Total net bbox length = 3.603e+05 (1.689e+05 1.914e+05) (ext = 8.347e+03)
[03/14 15:19:46   7829s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:19:46   7829s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2454.6M
[03/14 15:19:46   7829s] Starting refinePlace ...
[03/14 15:19:46   7830s] 
[03/14 15:19:46   7830s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 15:19:47   7830s] Move report: legalization moves 386 insts, mean move: 2.36 um, max move: 10.80 um
[03/14 15:19:47   7830s] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC214_reset): (225.40, 184.60) --> (216.40, 186.40)
[03/14 15:19:47   7830s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2454.6MB) @(2:10:30 - 2:10:30).
[03/14 15:19:47   7830s] Move report: Detail placement moves 386 insts, mean move: 2.36 um, max move: 10.80 um
[03/14 15:19:47   7830s] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC214_reset): (225.40, 184.60) --> (216.40, 186.40)
[03/14 15:19:47   7830s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2454.6MB
[03/14 15:19:47   7830s] Statistics of distance of Instance movement in refine placement:
[03/14 15:19:47   7830s]   maximum (X+Y) =        10.80 um
[03/14 15:19:47   7830s]   inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC214_reset) with max move: (225.4, 184.6) -> (216.4, 186.4)
[03/14 15:19:47   7830s]   mean    (X+Y) =         2.36 um
[03/14 15:19:47   7830s] Summary Report:
[03/14 15:19:47   7830s] Instances move: 386 (out of 25971 movable)
[03/14 15:19:47   7830s] Instances flipped: 0
[03/14 15:19:47   7830s] Mean displacement: 2.36 um
[03/14 15:19:47   7830s] Max displacement: 10.80 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC214_reset) (225.4, 184.6) -> (216.4, 186.4)
[03/14 15:19:47   7830s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/14 15:19:47   7830s] Total instances moved : 386
[03/14 15:19:47   7830s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.470, REAL:0.468, MEM:2454.6M
[03/14 15:19:47   7830s] Total net bbox length = 3.612e+05 (1.694e+05 1.918e+05) (ext = 8.347e+03)
[03/14 15:19:47   7830s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2454.6MB
[03/14 15:19:47   7830s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2454.6MB) @(2:10:30 - 2:10:30).
[03/14 15:19:47   7830s] *** Finished refinePlace (2:10:30 mem=2454.6M) ***
[03/14 15:19:47   7830s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.29
[03/14 15:19:47   7830s] OPERPROF: Finished RefinePlace at level 1, CPU:0.540, REAL:0.546, MEM:2454.6M
[03/14 15:19:47   7830s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2454.6M
[03/14 15:19:47   7830s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:2454.6M
[03/14 15:19:47   7830s] Finished re-routing un-routed nets (0:00:00.0 2454.6M)
[03/14 15:19:47   7830s] 
[03/14 15:19:47   7830s] OPERPROF: Starting DPlace-Init at level 1, MEM:2454.6M
[03/14 15:19:47   7830s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2454.6M
[03/14 15:19:47   7830s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.097, MEM:2454.6M
[03/14 15:19:47   7830s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.143, MEM:2454.6M
[03/14 15:19:47   7830s] 
[03/14 15:19:47   7830s] Density : 0.6133
[03/14 15:19:47   7830s] Max route overflow : 0.0000
[03/14 15:19:47   7830s] 
[03/14 15:19:47   7831s]   Timing Snapshot: (TGT)
[03/14 15:19:47   7831s]      Weighted WNS: -0.169
[03/14 15:19:47   7831s]       All  PG WNS: -0.349
[03/14 15:19:47   7831s]       High PG WNS: -0.149
[03/14 15:19:47   7831s]       All  PG TNS: -66.463
[03/14 15:19:47   7831s]       High PG TNS: -52.021
[03/14 15:19:47   7831s]    Category Slack: { [L, -0.349] [H, -0.149] }
[03/14 15:19:47   7831s] 
[03/14 15:19:47   7831s] Checking setup slack degradation ...
[03/14 15:19:47   7831s] 
[03/14 15:19:47   7831s] Recovery Manager:
[03/14 15:19:47   7831s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:19:47   7831s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.149, Threshold: 0.010) - Skip
[03/14 15:19:47   7831s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -66.463, Threshold: 20.593) - Skip
[03/14 15:19:47   7831s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -52.021, Threshold: 5.000) - Skip
[03/14 15:19:47   7831s] 
[03/14 15:19:48   7831s] Begin: GigaOpt postEco optimization
[03/14 15:19:48   7831s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.98 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow  -postEcoForPowerRecovery  -useDynPwrCost 
[03/14 15:19:56   7839s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2464.1M
[03/14 15:19:56   7839s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2464.1M
[03/14 15:19:57   7840s]   Timing Snapshot: (TGT)
[03/14 15:19:57   7840s]      Weighted WNS: -0.169
[03/14 15:19:57   7840s]       All  PG WNS: -0.349
[03/14 15:19:57   7840s]       High PG WNS: -0.149
[03/14 15:19:57   7840s]       All  PG TNS: -66.465
[03/14 15:19:57   7840s]       High PG TNS: -52.023
[03/14 15:19:57   7840s]    Category Slack: { [L, -0.349] [H, -0.149] }
[03/14 15:19:57   7840s] 
[03/14 15:19:57   7840s] Checking setup slack degradation ...
[03/14 15:19:57   7840s] 
[03/14 15:19:57   7840s] Recovery Manager:
[03/14 15:19:57   7840s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:19:57   7840s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.149, Threshold: 0.010) - Skip
[03/14 15:19:57   7840s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -66.465, Threshold: 20.593) - Skip
[03/14 15:19:57   7840s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -52.023, Threshold: 5.000) - Skip
[03/14 15:19:57   7840s] 
[03/14 15:19:58   7841s] 
[03/14 15:19:58   7841s] =============================================================================================
[03/14 15:19:58   7841s]  Step TAT Report for WnsOpt #5
[03/14 15:19:58   7841s] =============================================================================================
[03/14 15:19:58   7841s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:19:58   7841s] ---------------------------------------------------------------------------------------------
[03/14 15:19:58   7841s] [ SlackTraversorInit     ]      3   0:00:00.6  (   6.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 15:19:58   7841s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:19:58   7841s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:19:58   7841s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:19:58   7841s] [ TransformInit          ]      1   0:00:07.3  (  73.5 % )     0:00:07.3 /  0:00:07.3    1.0
[03/14 15:19:58   7841s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 15:19:58   7841s] [ OptGetWeight           ]     10   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:19:58   7841s] [ OptEval                ]     10   0:00:00.4  (   4.4 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:19:58   7841s] [ OptCommit              ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:19:58   7841s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/14 15:19:58   7841s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:19:58   7841s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:19:58   7841s] [ SetupOptGetWorkingSet  ]     10   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:19:58   7841s] [ SetupOptGetActiveNode  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:19:58   7841s] [ SetupOptSlackGraph     ]     10   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[03/14 15:19:58   7841s] [ MISC                   ]          0:00:01.1  (  11.2 % )     0:00:01.1 /  0:00:01.2    1.0
[03/14 15:19:58   7841s] ---------------------------------------------------------------------------------------------
[03/14 15:19:58   7841s]  WnsOpt #5 TOTAL                    0:00:09.9  ( 100.0 % )     0:00:09.9 /  0:00:10.0    1.0
[03/14 15:19:58   7841s] ---------------------------------------------------------------------------------------------
[03/14 15:19:58   7841s] 
[03/14 15:19:58   7841s] End: GigaOpt postEco optimization
[03/14 15:19:58   7842s]   Timing Snapshot: (TGT)
[03/14 15:19:58   7842s]      Weighted WNS: -0.169
[03/14 15:19:58   7842s]       All  PG WNS: -0.349
[03/14 15:19:58   7842s]       High PG WNS: -0.149
[03/14 15:19:58   7842s]       All  PG TNS: -66.465
[03/14 15:19:58   7842s]       High PG TNS: -52.023
[03/14 15:19:58   7842s]    Category Slack: { [L, -0.349] [H, -0.149] }
[03/14 15:19:58   7842s] 
[03/14 15:19:58   7842s] Checking setup slack degradation ...
[03/14 15:19:58   7842s] 
[03/14 15:19:58   7842s] Recovery Manager:
[03/14 15:19:58   7842s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:19:58   7842s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.149, Threshold: 0.010) - Skip
[03/14 15:19:58   7842s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -66.465, Threshold: 20.593) - Skip
[03/14 15:19:58   7842s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -52.023, Threshold: 5.000) - Skip
[03/14 15:19:58   7842s] 
[03/14 15:19:58   7842s] Trigger unconditional timing recovery
[03/14 15:19:59   7842s] Begin: GigaOpt postEco optimization
[03/14 15:19:59   7842s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.85 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow  -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -skipLowEffortCategoryOptimization -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/14 15:20:07   7850s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2484.2M
[03/14 15:20:07   7850s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2484.2M
[03/14 15:20:13   7857s]   Timing Snapshot: (TGT)
[03/14 15:20:13   7857s]      Weighted WNS: -0.169
[03/14 15:20:13   7857s]       All  PG WNS: -0.349
[03/14 15:20:13   7857s]       High PG WNS: -0.149
[03/14 15:20:13   7857s]       All  PG TNS: -66.810
[03/14 15:20:13   7857s]       High PG TNS: -52.367
[03/14 15:20:13   7857s]    Category Slack: { [L, -0.349] [H, -0.149] }
[03/14 15:20:13   7857s] 
[03/14 15:20:13   7857s] Checking setup slack degradation ...
[03/14 15:20:13   7857s] 
[03/14 15:20:13   7857s] Recovery Manager:
[03/14 15:20:13   7857s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:20:13   7857s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.149, Threshold: 0.010) - Skip
[03/14 15:20:13   7857s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -66.810, Threshold: 20.593) - Skip
[03/14 15:20:13   7857s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -52.367, Threshold: 5.000) - Skip
[03/14 15:20:13   7857s] 
[03/14 15:20:14   7857s] 
[03/14 15:20:14   7857s] =============================================================================================
[03/14 15:20:14   7857s]  Step TAT Report for WnsOpt #6
[03/14 15:20:14   7857s] =============================================================================================
[03/14 15:20:14   7857s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:20:14   7857s] ---------------------------------------------------------------------------------------------
[03/14 15:20:14   7857s] [ SlackTraversorInit     ]      2   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:20:14   7857s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:20:14   7857s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:20:14   7857s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:20:14   7857s] [ TransformInit          ]      1   0:00:07.2  (  47.6 % )     0:00:07.2 /  0:00:07.2    1.0
[03/14 15:20:14   7857s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.0 % )     0:00:06.5 /  0:00:06.5    1.0
[03/14 15:20:14   7857s] [ OptGetWeight           ]      4   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.1
[03/14 15:20:14   7857s] [ OptEval                ]      4   0:00:06.1  (  40.8 % )     0:00:06.1 /  0:00:06.1    1.0
[03/14 15:20:14   7857s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:20:14   7857s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/14 15:20:14   7857s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/14 15:20:14   7857s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:20:14   7857s] [ SetupOptGetWorkingSet  ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/14 15:20:14   7857s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:20:14   7857s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[03/14 15:20:14   7857s] [ MISC                   ]          0:00:00.9  (   6.2 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 15:20:14   7857s] ---------------------------------------------------------------------------------------------
[03/14 15:20:14   7857s]  WnsOpt #6 TOTAL                    0:00:15.1  ( 100.0 % )     0:00:15.1 /  0:00:15.0    1.0
[03/14 15:20:14   7857s] ---------------------------------------------------------------------------------------------
[03/14 15:20:14   7857s] 
[03/14 15:20:14   7857s] End: GigaOpt postEco optimization
[03/14 15:20:14   7858s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2483.2M
[03/14 15:20:14   7858s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.078, MEM:2483.2M
[03/14 15:20:14   7858s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2483.2M
[03/14 15:20:14   7858s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2483.2M
[03/14 15:20:14   7858s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2483.2M
[03/14 15:20:15   7858s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.097, MEM:2483.2M
[03/14 15:20:15   7858s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.141, MEM:2483.2M
[03/14 15:20:15   7858s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.141, MEM:2483.2M
[03/14 15:20:15   7858s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.30
[03/14 15:20:15   7858s] OPERPROF: Starting RefinePlace at level 1, MEM:2483.2M
[03/14 15:20:15   7858s] *** Starting refinePlace (2:10:58 mem=2483.2M) ***
[03/14 15:20:15   7858s] Total net bbox length = 3.612e+05 (1.694e+05 1.918e+05) (ext = 8.347e+03)
[03/14 15:20:15   7858s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:20:15   7858s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2483.2M
[03/14 15:20:15   7858s] Starting refinePlace ...
[03/14 15:20:15   7858s] 
[03/14 15:20:15   7858s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 15:20:15   7858s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:20:15   7858s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2483.2MB) @(2:10:58 - 2:10:59).
[03/14 15:20:15   7858s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:20:15   7858s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2483.2MB
[03/14 15:20:15   7858s] Statistics of distance of Instance movement in refine placement:
[03/14 15:20:15   7858s]   maximum (X+Y) =         0.00 um
[03/14 15:20:15   7858s]   mean    (X+Y) =         0.00 um
[03/14 15:20:15   7858s] Summary Report:
[03/14 15:20:15   7858s] Instances move: 0 (out of 25972 movable)
[03/14 15:20:15   7858s] Instances flipped: 0
[03/14 15:20:15   7858s] Mean displacement: 0.00 um
[03/14 15:20:15   7858s] Max displacement: 0.00 um 
[03/14 15:20:15   7858s] Total instances moved : 0
[03/14 15:20:15   7858s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.460, REAL:0.454, MEM:2483.2M
[03/14 15:20:15   7858s] Total net bbox length = 3.612e+05 (1.694e+05 1.918e+05) (ext = 8.347e+03)
[03/14 15:20:15   7858s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2483.2MB
[03/14 15:20:15   7858s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2483.2MB) @(2:10:58 - 2:10:59).
[03/14 15:20:15   7858s] *** Finished refinePlace (2:10:59 mem=2483.2M) ***
[03/14 15:20:15   7858s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.30
[03/14 15:20:15   7858s] OPERPROF: Finished RefinePlace at level 1, CPU:0.530, REAL:0.535, MEM:2483.2M
[03/14 15:20:15   7859s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2483.2M
[03/14 15:20:15   7859s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:2483.2M
[03/14 15:20:15   7859s] Finished re-routing un-routed nets (0:00:00.0 2483.2M)
[03/14 15:20:15   7859s] 
[03/14 15:20:15   7859s] OPERPROF: Starting DPlace-Init at level 1, MEM:2483.2M
[03/14 15:20:15   7859s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2483.2M
[03/14 15:20:16   7859s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.095, MEM:2483.2M
[03/14 15:20:16   7859s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.143, MEM:2483.2M
[03/14 15:20:16   7859s] 
[03/14 15:20:16   7859s] Density : 0.6133
[03/14 15:20:16   7859s] Max route overflow : 0.0000
[03/14 15:20:16   7859s] 
[03/14 15:20:16   7859s] Begin: Core Power Optimization
[03/14 15:20:16   7859s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:59.5/2:12:25.5 (1.0), mem = 2483.2M
[03/14 15:20:16   7859s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.28
[03/14 15:20:16   7859s] (I,S,L,T): WC_VIEW: 78.7111, 23.9092, 1.05711, 103.677
[03/14 15:20:16   7859s] ### Creating RouteCongInterface, started
[03/14 15:20:16   7859s] 
[03/14 15:20:16   7859s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/14 15:20:16   7859s] 
[03/14 15:20:16   7859s] #optDebug: {0, 1.200}
[03/14 15:20:16   7859s] ### Creating RouteCongInterface, finished
[03/14 15:20:16   7859s] ### Creating LA Mngr. totSessionCpu=2:11:00 mem=2483.2M
[03/14 15:20:16   7859s] ### Creating LA Mngr, finished. totSessionCpu=2:11:00 mem=2483.2M
[03/14 15:20:16   7860s] Usable buffer cells for single buffer setup transform:
[03/14 15:20:16   7860s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/14 15:20:16   7860s] Number of usable buffer cells above: 18
[03/14 15:20:17   7860s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2483.2M
[03/14 15:20:17   7860s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2483.2M
[03/14 15:20:18   7861s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 15:20:18   7861s] Reclaim Optimization WNS Slack -0.349  TNS Slack -66.810 Density 61.33
[03/14 15:20:18   7861s] +----------+---------+--------+--------+------------+--------+
[03/14 15:20:18   7861s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 15:20:18   7861s] +----------+---------+--------+--------+------------+--------+
[03/14 15:20:18   7861s] |    61.33%|        -|  -0.349| -66.810|   0:00:00.0| 2483.2M|
[03/14 15:20:18   7861s] Running power reclaim iteration with 25.15049 cutoff 
[03/14 15:20:18   7861s] |    61.33%|        0|  -0.349| -66.810|   0:00:00.0| 2483.2M|
[03/14 15:20:18   7861s] Running power reclaim iteration with 25.15049 cutoff 
[03/14 15:20:32   7875s] |    61.24%|      155|  -0.349| -66.812|   0:00:14.0| 2477.2M|
[03/14 15:20:33   7876s] |    61.23%|        8|  -0.349| -66.812|   0:00:01.0| 2477.2M|
[03/14 15:20:33   7876s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/14 15:20:33   7876s] Running power reclaim iteration with 37.72574 cutoff 
[03/14 15:20:49   7893s] |    60.94%|     1420|  -0.349| -66.718|   0:00:16.0| 2477.2M|
[03/14 15:20:49   7893s] Running power reclaim iteration with 5.03010 cutoff 
[03/14 15:20:56   7899s] |    60.91%|       82|  -0.349| -66.718|   0:00:07.0| 2477.2M|
[03/14 15:20:56   7899s]  *** Final WNS Slack -0.349  TNS Slack -66.707 
[03/14 15:20:56   7899s] +----------+---------+--------+--------+------------+--------+
[03/14 15:20:56   7899s] Reclaim Optimization End WNS Slack -0.349  TNS Slack -66.707 Density 60.91
[03/14 15:20:56   7899s] 
[03/14 15:20:56   7899s] ** Summary: Restruct = 163 Buffer Deletion = 0 Declone = 0 Resize = 1335 **
[03/14 15:20:56   7899s] --------------------------------------------------------------
[03/14 15:20:56   7899s] |                                   | Total     | Sequential |
[03/14 15:20:56   7899s] --------------------------------------------------------------
[03/14 15:20:56   7899s] | Num insts resized                 |    1169  |      58    |
[03/14 15:20:56   7899s] | Num insts undone                  |     165  |       8    |
[03/14 15:20:56   7899s] | Num insts Downsized               |     495  |      58    |
[03/14 15:20:56   7899s] | Num insts Samesized               |     674  |       0    |
[03/14 15:20:56   7899s] | Num insts Upsized                 |       0  |       0    |
[03/14 15:20:56   7899s] | Num multiple commits+uncommits    |     170  |       -    |
[03/14 15:20:56   7899s] --------------------------------------------------------------
[03/14 15:20:56   7899s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:20:56   7899s] Layer 3 has 172 constrained nets 
[03/14 15:20:56   7899s] Layer 7 has 26 constrained nets 
[03/14 15:20:56   7899s] **** End NDR-Layer Usage Statistics ****
[03/14 15:20:56   7899s] 
[03/14 15:20:56   7899s] 
[03/14 15:20:56   7899s] =======================================================================
[03/14 15:20:56   7899s]                 Reasons for not reclaiming further
[03/14 15:20:56   7899s] =======================================================================
[03/14 15:20:56   7899s] *info: Total 16 instance(s) which couldn't be reclaimed.
[03/14 15:20:56   7899s] 
[03/14 15:20:56   7899s] Resizing failure reasons
[03/14 15:20:56   7899s] ------------------------------------------------
[03/14 15:20:56   7899s] *info:    16 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/14 15:20:56   7899s] 
[03/14 15:20:56   7899s] 
[03/14 15:20:56   7899s] Number of insts committed for which the initial cell was dont use = 0
[03/14 15:20:56   7899s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/14 15:20:56   7899s] End: Core Power Optimization (cpu = 0:00:40.4) (real = 0:00:40.0) **
[03/14 15:20:56   7900s] (I,S,L,T): WC_VIEW: 78.2072, 23.5309, 1.03893, 102.777
[03/14 15:20:56   7900s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.28
[03/14 15:20:56   7900s] *** PowerOpt [finish] : cpu/real = 0:00:40.5/0:00:40.5 (1.0), totSession cpu/real = 2:11:40.1/2:13:06.0 (1.0), mem = 2477.2M
[03/14 15:20:56   7900s] 
[03/14 15:20:56   7900s] =============================================================================================
[03/14 15:20:56   7900s]  Step TAT Report for PowerOpt #4
[03/14 15:20:56   7900s] =============================================================================================
[03/14 15:20:56   7900s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:20:56   7900s] ---------------------------------------------------------------------------------------------
[03/14 15:20:56   7900s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:20:56   7900s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[03/14 15:20:56   7900s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:20:56   7900s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:20:56   7900s] [ BottleneckAnalyzerInit ]      2   0:00:04.6  (  11.4 % )     0:00:04.6 /  0:00:04.6    1.0
[03/14 15:20:56   7900s] [ OptSingleIteration     ]     19   0:00:02.9  (   7.2 % )     0:00:33.0 /  0:00:33.0    1.0
[03/14 15:20:56   7900s] [ OptGetWeight           ]    120   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:20:56   7900s] [ OptEval                ]    120   0:00:24.3  (  60.0 % )     0:00:24.3 /  0:00:24.3    1.0
[03/14 15:20:56   7900s] [ OptCommit              ]    120   0:00:01.0  (   2.5 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 15:20:56   7900s] [ IncrTimingUpdate       ]     59   0:00:01.4  (   3.6 % )     0:00:01.4 /  0:00:01.4    1.0
[03/14 15:20:56   7900s] [ PostCommitDelayUpdate  ]     99   0:00:00.8  (   2.0 % )     0:00:03.2 /  0:00:03.2    1.0
[03/14 15:20:56   7900s] [ IncrDelayCalc          ]    435   0:00:02.4  (   5.8 % )     0:00:02.4 /  0:00:02.3    1.0
[03/14 15:20:56   7900s] [ DrvFindVioNets         ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:20:56   7900s] [ MISC                   ]          0:00:02.5  (   6.1 % )     0:00:02.5 /  0:00:02.4    1.0
[03/14 15:20:56   7900s] ---------------------------------------------------------------------------------------------
[03/14 15:20:56   7900s]  PowerOpt #4 TOTAL                  0:00:40.5  ( 100.0 % )     0:00:40.5 /  0:00:40.6    1.0
[03/14 15:20:56   7900s] ---------------------------------------------------------------------------------------------
[03/14 15:20:56   7900s] 
[03/14 15:20:56   7900s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2477.2M
[03/14 15:20:56   7900s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.083, MEM:2477.2M
[03/14 15:20:56   7900s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2477.2M
[03/14 15:20:56   7900s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2477.2M
[03/14 15:20:57   7900s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2477.2M
[03/14 15:20:57   7900s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.098, MEM:2477.2M
[03/14 15:20:57   7900s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.144, MEM:2477.2M
[03/14 15:20:57   7900s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.145, MEM:2477.2M
[03/14 15:20:57   7900s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.31
[03/14 15:20:57   7900s] OPERPROF: Starting RefinePlace at level 1, MEM:2477.2M
[03/14 15:20:57   7900s] *** Starting refinePlace (2:11:40 mem=2477.2M) ***
[03/14 15:20:57   7900s] Total net bbox length = 3.612e+05 (1.696e+05 1.916e+05) (ext = 8.347e+03)
[03/14 15:20:57   7900s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:20:57   7900s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2477.2M
[03/14 15:20:57   7900s] Starting refinePlace ...
[03/14 15:20:57   7900s] 
[03/14 15:20:57   7900s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 15:20:57   7901s] Move report: legalization moves 109 insts, mean move: 1.50 um, max move: 8.80 um
[03/14 15:20:57   7901s] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/U79): (224.40, 179.20) --> (227.80, 173.80)
[03/14 15:20:57   7901s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=2477.2MB) @(2:11:41 - 2:11:41).
[03/14 15:20:57   7901s] Move report: Detail placement moves 109 insts, mean move: 1.50 um, max move: 8.80 um
[03/14 15:20:57   7901s] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/U79): (224.40, 179.20) --> (227.80, 173.80)
[03/14 15:20:57   7901s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2477.2MB
[03/14 15:20:57   7901s] Statistics of distance of Instance movement in refine placement:
[03/14 15:20:57   7901s]   maximum (X+Y) =         8.80 um
[03/14 15:20:57   7901s]   inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/U79) with max move: (224.4, 179.2) -> (227.8, 173.8)
[03/14 15:20:57   7901s]   mean    (X+Y) =         1.50 um
[03/14 15:20:57   7901s] Summary Report:
[03/14 15:20:57   7901s] Instances move: 109 (out of 25783 movable)
[03/14 15:20:57   7901s] Instances flipped: 0
[03/14 15:20:57   7901s] Mean displacement: 1.50 um
[03/14 15:20:57   7901s] Max displacement: 8.80 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/U79) (224.4, 179.2) -> (227.8, 173.8)
[03/14 15:20:57   7901s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: AOI21D1
[03/14 15:20:57   7901s] Total instances moved : 109
[03/14 15:20:57   7901s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.510, REAL:0.469, MEM:2477.2M
[03/14 15:20:57   7901s] Total net bbox length = 3.613e+05 (1.697e+05 1.917e+05) (ext = 8.347e+03)
[03/14 15:20:57   7901s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2477.2MB
[03/14 15:20:57   7901s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=2477.2MB) @(2:11:40 - 2:11:41).
[03/14 15:20:57   7901s] *** Finished refinePlace (2:11:41 mem=2477.2M) ***
[03/14 15:20:57   7901s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.31
[03/14 15:20:57   7901s] OPERPROF: Finished RefinePlace at level 1, CPU:0.590, REAL:0.551, MEM:2477.2M
[03/14 15:20:57   7901s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2477.2M
[03/14 15:20:57   7901s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.089, MEM:2477.2M
[03/14 15:20:57   7901s] Finished re-routing un-routed nets (0:00:00.0 2477.2M)
[03/14 15:20:57   7901s] 
[03/14 15:20:57   7901s] OPERPROF: Starting DPlace-Init at level 1, MEM:2477.2M
[03/14 15:20:58   7901s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2477.2M
[03/14 15:20:58   7901s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:2477.2M
[03/14 15:20:58   7901s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.161, MEM:2477.2M
[03/14 15:20:58   7901s] 
[03/14 15:20:58   7901s] Density : 0.6091
[03/14 15:20:58   7901s] Max route overflow : 0.0000
[03/14 15:20:58   7901s] 
[03/14 15:20:58   7901s] 
[03/14 15:20:58   7901s] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=2477.2M) ***
[03/14 15:20:58   7902s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 15:20:59   7902s]   Timing Snapshot: (TGT)
[03/14 15:20:59   7902s]      Weighted WNS: -0.169
[03/14 15:20:59   7902s]       All  PG WNS: -0.349
[03/14 15:20:59   7902s]       High PG WNS: -0.149
[03/14 15:20:59   7902s]       All  PG TNS: -66.707
[03/14 15:20:59   7902s]       High PG TNS: -52.264
[03/14 15:20:59   7902s]    Category Slack: { [L, -0.349] [H, -0.149] }
[03/14 15:20:59   7902s] 
[03/14 15:20:59   7902s] Checking setup slack degradation ...
[03/14 15:20:59   7902s] 
[03/14 15:20:59   7902s] Recovery Manager:
[03/14 15:20:59   7902s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:20:59   7902s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.149, Threshold: 0.010) - Skip
[03/14 15:20:59   7902s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -66.707, Threshold: 20.593) - Skip
[03/14 15:20:59   7902s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -52.264, Threshold: 5.000) - Skip
[03/14 15:20:59   7902s] 
[03/14 15:20:59   7902s] Begin: GigaOpt nonLegal postEco optimization
[03/14 15:20:59   7902s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -inPostEcoStage -maxLocalDensity 0.9 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -lowEffort
[03/14 15:20:59   7902s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:20:59   7902s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:20:59   7902s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:11:42.7/2:13:08.6 (1.0), mem = 2477.2M
[03/14 15:20:59   7902s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.29
[03/14 15:20:59   7903s] (I,S,L,T): WC_VIEW: 78.2072, 23.5309, 1.03893, 102.777
[03/14 15:20:59   7903s] ### Creating RouteCongInterface, started
[03/14 15:20:59   7903s] 
[03/14 15:20:59   7903s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 15:20:59   7903s] 
[03/14 15:20:59   7903s] #optDebug: {0, 1.200}
[03/14 15:20:59   7903s] ### Creating RouteCongInterface, finished
[03/14 15:20:59   7903s] ### Creating LA Mngr. totSessionCpu=2:11:43 mem=2477.2M
[03/14 15:20:59   7903s] ### Creating LA Mngr, finished. totSessionCpu=2:11:43 mem=2477.2M
[03/14 15:21:05   7908s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:21:05   7908s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:21:06   7910s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.12465.14
[03/14 15:21:06   7910s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 15:21:07   7910s] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -66.707 Density 60.91
[03/14 15:21:07   7910s] Optimizer WNS Pass 0
[03/14 15:21:07   7910s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.149|-52.264|
|HEPG      |-0.149|-52.264|
|All Paths |-0.349|-66.707|
+----------+------+-------+

[03/14 15:21:07   7910s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.149ns TNS -52.264ns; HEPG WNS -0.149ns TNS -52.264ns; all paths WNS -0.349ns TNS -66.706ns; Real time 0:29:37
[03/14 15:21:07   7910s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2486.8M
[03/14 15:21:07   7910s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2486.8M
[03/14 15:21:07   7910s] Active Path Group: reg2reg  
[03/14 15:21:07   7910s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:07   7910s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:21:07   7910s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:07   7910s] |  -0.149|   -0.349| -52.264|  -66.707|    60.91%|   0:00:00.0| 2486.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:07   7910s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:08   7911s] |  -0.148|   -0.349| -52.188|  -66.630|    60.92%|   0:00:01.0| 2505.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:08   7911s] |        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/14 15:21:08   7911s] |  -0.148|   -0.349| -52.188|  -66.630|    60.92%|   0:00:00.0| 2505.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:08   7911s] |        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/14 15:21:08   7911s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:08   7911s] 
[03/14 15:21:08   7911s] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=2505.8M) ***
[03/14 15:21:08   7912s]   Timing Snapshot: (TGT)
[03/14 15:21:08   7912s]      Weighted WNS: -0.168
[03/14 15:21:08   7912s]       All  PG WNS: -0.349
[03/14 15:21:08   7912s]       High PG WNS: -0.148
[03/14 15:21:08   7912s]       All  PG TNS: -66.630
[03/14 15:21:08   7912s]       High PG TNS: -52.188
[03/14 15:21:08   7912s]    Category Slack: { [L, -0.349] [H, -0.148] }
[03/14 15:21:08   7912s] 
[03/14 15:21:08   7912s] Checking setup slack degradation ...
[03/14 15:21:08   7912s] 
[03/14 15:21:08   7912s] Recovery Manager:
[03/14 15:21:08   7912s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:21:08   7912s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.148, Threshold: 0.010) - Skip
[03/14 15:21:08   7912s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -66.630, Threshold: 20.593) - Skip
[03/14 15:21:08   7912s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -52.188, Threshold: 5.000) - Skip
[03/14 15:21:08   7912s] 
[03/14 15:21:08   7912s] Active Path Group: default 
[03/14 15:21:08   7912s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:08   7912s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:21:08   7912s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:08   7912s] |  -0.349|   -0.349| -14.443|  -66.630|    60.92%|   0:00:00.0| 2505.8M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:21:08   7912s] |  -0.349|   -0.349| -14.443|  -66.630|    60.92%|   0:00:00.0| 2505.8M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:21:08   7912s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:08   7912s] 
[03/14 15:21:08   7912s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2505.8M) ***
[03/14 15:21:08   7912s] 
[03/14 15:21:08   7912s] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=2505.8M) ***
[03/14 15:21:08   7912s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-52.188|
|HEPG      |-0.148|-52.188|
|All Paths |-0.349|-66.630|
+----------+------+-------+

[03/14 15:21:08   7912s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.148ns TNS -52.187ns; HEPG WNS -0.148ns TNS -52.187ns; all paths WNS -0.349ns TNS -66.630ns; Real time 0:29:38
[03/14 15:21:08   7912s] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -66.630 Density 60.92
[03/14 15:21:08   7912s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-52.188|
|HEPG      |-0.148|-52.188|
|All Paths |-0.349|-66.630|
+----------+------+-------+

[03/14 15:21:08   7912s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:21:08   7912s] Layer 3 has 172 constrained nets 
[03/14 15:21:08   7912s] Layer 7 has 26 constrained nets 
[03/14 15:21:08   7912s] **** End NDR-Layer Usage Statistics ****
[03/14 15:21:08   7912s] 
[03/14 15:21:08   7912s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2505.8M) ***
[03/14 15:21:08   7912s] 
[03/14 15:21:08   7912s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.12465.14
[03/14 15:21:09   7912s] (I,S,L,T): WC_VIEW: 78.2209, 23.5427, 1.03915, 102.803
[03/14 15:21:09   7912s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.29
[03/14 15:21:09   7912s] *** SetupOpt [finish] : cpu/real = 0:00:09.7/0:00:09.7 (1.0), totSession cpu/real = 2:11:52.4/2:13:18.3 (1.0), mem = 2496.3M
[03/14 15:21:09   7912s] 
[03/14 15:21:09   7912s] =============================================================================================
[03/14 15:21:09   7912s]  Step TAT Report for WnsOpt #7
[03/14 15:21:09   7912s] =============================================================================================
[03/14 15:21:09   7912s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:21:09   7912s] ---------------------------------------------------------------------------------------------
[03/14 15:21:09   7912s] [ SlackTraversorInit     ]      2   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:21:09   7912s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:21:09   7912s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:21:09   7912s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:21:09   7912s] [ TransformInit          ]      1   0:00:07.2  (  74.7 % )     0:00:07.2 /  0:00:07.2    1.0
[03/14 15:21:09   7912s] [ OptSingleIteration     ]     16   0:00:00.0  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 15:21:09   7912s] [ OptGetWeight           ]     16   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:21:09   7912s] [ OptEval                ]     16   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:21:09   7912s] [ OptCommit              ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:21:09   7912s] [ IncrTimingUpdate       ]     12   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/14 15:21:09   7912s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/14 15:21:09   7912s] [ IncrDelayCalc          ]     19   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[03/14 15:21:09   7912s] [ SetupOptGetWorkingSet  ]     14   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/14 15:21:09   7912s] [ SetupOptGetActiveNode  ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:21:09   7912s] [ SetupOptSlackGraph     ]     14   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[03/14 15:21:09   7912s] [ MISC                   ]          0:00:01.2  (  11.9 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 15:21:09   7912s] ---------------------------------------------------------------------------------------------
[03/14 15:21:09   7912s]  WnsOpt #7 TOTAL                    0:00:09.7  ( 100.0 % )     0:00:09.7 /  0:00:09.7    1.0
[03/14 15:21:09   7912s] ---------------------------------------------------------------------------------------------
[03/14 15:21:09   7912s] 
[03/14 15:21:09   7912s] End: GigaOpt nonLegal postEco optimization
[03/14 15:21:09   7912s] Begin: GigaOpt TNS non-legal recovery
[03/14 15:21:09   7912s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 0.9 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -inPostEcoStage
[03/14 15:21:09   7912s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:21:09   7912s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:21:09   7912s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:11:52.8/2:13:18.7 (1.0), mem = 2496.3M
[03/14 15:21:09   7912s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.30
[03/14 15:21:09   7913s] (I,S,L,T): WC_VIEW: 78.2209, 23.5427, 1.03915, 102.803
[03/14 15:21:09   7913s] ### Creating RouteCongInterface, started
[03/14 15:21:09   7913s] 
[03/14 15:21:09   7913s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 15:21:09   7913s] 
[03/14 15:21:09   7913s] #optDebug: {0, 1.200}
[03/14 15:21:09   7913s] ### Creating RouteCongInterface, finished
[03/14 15:21:09   7913s] ### Creating LA Mngr. totSessionCpu=2:11:53 mem=2496.3M
[03/14 15:21:09   7913s] ### Creating LA Mngr, finished. totSessionCpu=2:11:53 mem=2496.3M
[03/14 15:21:15   7918s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:21:15   7918s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:21:17   7920s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.12465.15
[03/14 15:21:17   7920s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 15:21:17   7920s] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -66.630 Density 60.92
[03/14 15:21:17   7920s] Optimizer TNS Opt
[03/14 15:21:17   7920s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-52.188|
|HEPG      |-0.148|-52.188|
|All Paths |-0.349|-66.630|
+----------+------+-------+

[03/14 15:21:17   7920s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.148ns TNS -52.187ns; HEPG WNS -0.148ns TNS -52.187ns; all paths WNS -0.349ns TNS -66.630ns; Real time 0:29:47
[03/14 15:21:17   7920s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2505.8M
[03/14 15:21:17   7920s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2505.8M
[03/14 15:21:17   7920s] Active Path Group: reg2reg  
[03/14 15:21:17   7921s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:17   7921s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:21:17   7921s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:17   7921s] |  -0.148|   -0.349| -52.188|  -66.630|    60.92%|   0:00:00.0| 2505.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:17   7921s] |        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/14 15:21:18   7922s] |  -0.148|   -0.349| -52.122|  -66.565|    60.92%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:18   7922s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:19   7922s] |  -0.148|   -0.349| -52.046|  -66.488|    60.92%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:21:19   7922s] |        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/14 15:21:19   7922s] |  -0.148|   -0.349| -51.953|  -66.396|    60.93%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:21:19   7922s] |        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/14 15:21:20   7923s] |  -0.148|   -0.349| -51.868|  -66.311|    60.92%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:21:20   7923s] |        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/14 15:21:20   7924s] |  -0.148|   -0.349| -51.855|  -66.298|    60.93%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:21:20   7924s] |        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/14 15:21:20   7924s] |  -0.148|   -0.349| -51.853|  -66.296|    60.93%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:21:20   7924s] |        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/14 15:21:21   7925s] |  -0.148|   -0.349| -51.801|  -66.243|    60.93%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 15:21:21   7925s] |        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
[03/14 15:21:22   7926s] |  -0.148|   -0.349| -51.787|  -66.230|    60.93%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 15:21:22   7926s] |        |         |        |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/14 15:21:22   7926s] |  -0.148|   -0.349| -51.782|  -66.225|    60.93%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 15:21:22   7926s] |        |         |        |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/14 15:21:23   7926s] |  -0.148|   -0.349| -51.757|  -66.200|    60.93%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:21:23   7926s] |        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/14 15:21:23   7927s] |  -0.148|   -0.349| -51.757|  -66.200|    60.93%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/14 15:21:23   7927s] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_13_/D                           |
[03/14 15:21:26   7929s] |  -0.148|   -0.349| -51.686|  -66.128|    60.93%|   0:00:03.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 15:21:26   7929s] |        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/14 15:21:26   7930s] |  -0.148|   -0.349| -51.660|  -66.102|    60.93%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/14 15:21:26   7930s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_5_/E                              |
[03/14 15:21:27   7931s] |  -0.148|   -0.349| -51.589|  -66.032|    60.94%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/14 15:21:27   7931s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
[03/14 15:21:27   7931s] |  -0.148|   -0.349| -51.586|  -66.029|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/14 15:21:27   7931s] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
[03/14 15:21:28   7931s] |  -0.148|   -0.349| -51.586|  -66.028|    60.94%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:28   7931s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:28   7931s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:28   7931s] 
[03/14 15:21:28   7931s] *** Finish Core Optimize Step (cpu=0:00:10.5 real=0:00:11.0 mem=2524.9M) ***
[03/14 15:21:28   7931s]   Timing Snapshot: (TGT)
[03/14 15:21:28   7931s]      Weighted WNS: -0.168
[03/14 15:21:28   7931s]       All  PG WNS: -0.349
[03/14 15:21:28   7931s]       High PG WNS: -0.148
[03/14 15:21:28   7931s]       All  PG TNS: -66.029
[03/14 15:21:28   7931s]       High PG TNS: -51.586
[03/14 15:21:28   7931s]    Category Slack: { [L, -0.349] [H, -0.148] }
[03/14 15:21:28   7931s] 
[03/14 15:21:28   7931s] Checking setup slack degradation ...
[03/14 15:21:28   7931s] 
[03/14 15:21:28   7931s] Recovery Manager:
[03/14 15:21:28   7931s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:21:28   7931s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.148, Threshold: 0.010) - Skip
[03/14 15:21:28   7931s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -66.029, Threshold: 20.593) - Skip
[03/14 15:21:28   7931s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -51.586, Threshold: 5.000) - Skip
[03/14 15:21:28   7931s] 
[03/14 15:21:28   7931s] 
[03/14 15:21:28   7931s] *** Finished Optimize Step Cumulative (cpu=0:00:10.8 real=0:00:11.0 mem=2524.9M) ***
[03/14 15:21:28   7931s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-51.586|
|HEPG      |-0.148|-51.586|
|All Paths |-0.349|-66.028|
+----------+------+-------+

[03/14 15:21:28   7931s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.148ns TNS -51.585ns; HEPG WNS -0.148ns TNS -51.585ns; all paths WNS -0.349ns TNS -66.028ns; Real time 0:29:58
[03/14 15:21:28   7931s] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -66.028 Density 60.94
[03/14 15:21:28   7931s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-51.586|
|HEPG      |-0.148|-51.586|
|All Paths |-0.349|-66.028|
+----------+------+-------+

[03/14 15:21:28   7931s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:21:28   7931s] Layer 3 has 172 constrained nets 
[03/14 15:21:28   7931s] Layer 7 has 26 constrained nets 
[03/14 15:21:28   7931s] **** End NDR-Layer Usage Statistics ****
[03/14 15:21:28   7931s] 
[03/14 15:21:28   7931s] *** Finish post-CTS Setup Fixing (cpu=0:00:11.3 real=0:00:11.0 mem=2524.9M) ***
[03/14 15:21:28   7931s] 
[03/14 15:21:28   7931s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.12465.15
[03/14 15:21:28   7931s] (I,S,L,T): WC_VIEW: 78.2426, 23.5565, 1.03994, 102.839
[03/14 15:21:28   7931s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.30
[03/14 15:21:28   7931s] *** SetupOpt [finish] : cpu/real = 0:00:19.2/0:00:19.2 (1.0), totSession cpu/real = 2:12:12.0/2:13:37.8 (1.0), mem = 2515.4M
[03/14 15:21:28   7931s] 
[03/14 15:21:28   7931s] =============================================================================================
[03/14 15:21:28   7931s]  Step TAT Report for TnsOpt #8
[03/14 15:21:28   7931s] =============================================================================================
[03/14 15:21:28   7931s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:21:28   7931s] ---------------------------------------------------------------------------------------------
[03/14 15:21:28   7931s] [ SlackTraversorInit     ]      2   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:21:28   7931s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:21:28   7931s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:21:28   7931s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:21:28   7931s] [ TransformInit          ]      1   0:00:07.3  (  38.0 % )     0:00:07.3 /  0:00:07.3    1.0
[03/14 15:21:28   7931s] [ OptSingleIteration     ]     94   0:00:00.1  (   0.8 % )     0:00:09.4 /  0:00:09.4    1.0
[03/14 15:21:28   7931s] [ OptGetWeight           ]     94   0:00:00.8  (   4.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/14 15:21:28   7931s] [ OptEval                ]     94   0:00:05.4  (  28.0 % )     0:00:05.4 /  0:00:05.4    1.0
[03/14 15:21:28   7931s] [ OptCommit              ]     94   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.6
[03/14 15:21:28   7931s] [ IncrTimingUpdate       ]     41   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:21:28   7931s] [ PostCommitDelayUpdate  ]     94   0:00:00.1  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.2
[03/14 15:21:28   7931s] [ IncrDelayCalc          ]     89   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.4
[03/14 15:21:28   7931s] [ SetupOptGetWorkingSet  ]     94   0:00:00.9  (   4.9 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 15:21:28   7931s] [ SetupOptGetActiveNode  ]     94   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[03/14 15:21:28   7931s] [ SetupOptSlackGraph     ]     94   0:00:01.6  (   8.3 % )     0:00:01.6 /  0:00:01.6    1.0
[03/14 15:21:28   7931s] [ MISC                   ]          0:00:02.0  (  10.4 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 15:21:28   7931s] ---------------------------------------------------------------------------------------------
[03/14 15:21:28   7931s]  TnsOpt #8 TOTAL                    0:00:19.2  ( 100.0 % )     0:00:19.2 /  0:00:19.2    1.0
[03/14 15:21:28   7931s] ---------------------------------------------------------------------------------------------
[03/14 15:21:28   7931s] 
[03/14 15:21:28   7931s] End: GigaOpt TNS non-legal recovery
[03/14 15:21:29   7932s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2515.4M
[03/14 15:21:29   7933s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.078, MEM:2515.4M
[03/14 15:21:29   7933s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2515.4M
[03/14 15:21:29   7933s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2515.4M
[03/14 15:21:29   7933s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2515.4M
[03/14 15:21:29   7933s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.100, MEM:2515.4M
[03/14 15:21:29   7933s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.143, MEM:2515.4M
[03/14 15:21:29   7933s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.143, MEM:2515.4M
[03/14 15:21:29   7933s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.32
[03/14 15:21:29   7933s] OPERPROF: Starting RefinePlace at level 1, MEM:2515.4M
[03/14 15:21:29   7933s] *** Starting refinePlace (2:12:13 mem=2515.4M) ***
[03/14 15:21:29   7933s] Total net bbox length = 3.613e+05 (1.697e+05 1.917e+05) (ext = 8.347e+03)
[03/14 15:21:29   7933s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:21:29   7933s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2515.4M
[03/14 15:21:29   7933s] Starting refinePlace ...
[03/14 15:21:29   7933s] 
[03/14 15:21:29   7933s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 15:21:30   7933s] Move report: legalization moves 115 insts, mean move: 2.27 um, max move: 11.20 um
[03/14 15:21:30   7933s] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_DBTC14_n969): (312.60, 177.40) --> (312.20, 188.20)
[03/14 15:21:30   7933s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2515.4MB) @(2:12:13 - 2:12:14).
[03/14 15:21:30   7933s] Move report: Detail placement moves 115 insts, mean move: 2.27 um, max move: 11.20 um
[03/14 15:21:30   7933s] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_DBTC14_n969): (312.60, 177.40) --> (312.20, 188.20)
[03/14 15:21:30   7933s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2515.4MB
[03/14 15:21:30   7933s] Statistics of distance of Instance movement in refine placement:
[03/14 15:21:30   7933s]   maximum (X+Y) =        11.20 um
[03/14 15:21:30   7933s]   inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_DBTC14_n969) with max move: (312.6, 177.4) -> (312.2, 188.2)
[03/14 15:21:30   7933s]   mean    (X+Y) =         2.27 um
[03/14 15:21:30   7933s] Summary Report:
[03/14 15:21:30   7933s] Instances move: 115 (out of 25783 movable)
[03/14 15:21:30   7933s] Instances flipped: 0
[03/14 15:21:30   7933s] Mean displacement: 2.27 um
[03/14 15:21:30   7933s] Max displacement: 11.20 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_DBTC14_n969) (312.6, 177.4) -> (312.2, 188.2)
[03/14 15:21:30   7933s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/14 15:21:30   7933s] Total instances moved : 115
[03/14 15:21:30   7933s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.441, MEM:2515.4M
[03/14 15:21:30   7933s] Total net bbox length = 3.616e+05 (1.698e+05 1.918e+05) (ext = 8.347e+03)
[03/14 15:21:30   7933s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2515.4MB
[03/14 15:21:30   7933s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2515.4MB) @(2:12:13 - 2:12:14).
[03/14 15:21:30   7933s] *** Finished refinePlace (2:12:14 mem=2515.4M) ***
[03/14 15:21:30   7933s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.32
[03/14 15:21:30   7933s] OPERPROF: Finished RefinePlace at level 1, CPU:0.520, REAL:0.519, MEM:2515.4M
[03/14 15:21:30   7933s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2515.4M
[03/14 15:21:30   7933s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.073, MEM:2515.4M
[03/14 15:21:30   7933s] Finished re-routing un-routed nets (0:00:00.0 2515.4M)
[03/14 15:21:30   7933s] 
[03/14 15:21:30   7933s] OPERPROF: Starting DPlace-Init at level 1, MEM:2515.4M
[03/14 15:21:30   7934s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2515.4M
[03/14 15:21:30   7934s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.095, MEM:2515.4M
[03/14 15:21:30   7934s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.141, MEM:2515.4M
[03/14 15:21:30   7934s] 
[03/14 15:21:30   7934s] Density : 0.6094
[03/14 15:21:30   7934s] Max route overflow : 0.0000
[03/14 15:21:30   7934s] 
[03/14 15:21:30   7934s] 
[03/14 15:21:30   7934s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2515.4M) ***
[03/14 15:21:31   7934s]   Timing Snapshot: (TGT)
[03/14 15:21:31   7934s]      Weighted WNS: -0.168
[03/14 15:21:31   7934s]       All  PG WNS: -0.349
[03/14 15:21:31   7934s]       High PG WNS: -0.148
[03/14 15:21:31   7934s]       All  PG TNS: -65.997
[03/14 15:21:31   7934s]       High PG TNS: -51.555
[03/14 15:21:31   7934s]    Category Slack: { [L, -0.349] [H, -0.148] }
[03/14 15:21:31   7934s] 
[03/14 15:21:31   7934s] Checking setup slack degradation ...
[03/14 15:21:31   7934s] 
[03/14 15:21:31   7934s] Recovery Manager:
[03/14 15:21:31   7934s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:21:31   7934s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.148, Threshold: 0.010) - Skip
[03/14 15:21:31   7934s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -65.997, Threshold: 20.593) - Skip
[03/14 15:21:31   7934s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -51.555, Threshold: 5.000) - Skip
[03/14 15:21:31   7934s] 
[03/14 15:21:31   7934s] Begin: GigaOpt postEco optimization
[03/14 15:21:31   7934s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.98 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow  -postEcoForPowerRecovery   
[03/14 15:21:31   7934s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:21:31   7934s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:21:31   7934s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:12:14.8/2:13:40.7 (1.0), mem = 2515.4M
[03/14 15:21:31   7934s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.31
[03/14 15:21:31   7935s] (I,S,L,T): WC_VIEW: 78.2421, 23.5565, 1.03994, 102.839
[03/14 15:21:31   7935s] ### Creating RouteCongInterface, started
[03/14 15:21:31   7935s] 
[03/14 15:21:31   7935s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 15:21:31   7935s] 
[03/14 15:21:31   7935s] #optDebug: {0, 1.200}
[03/14 15:21:31   7935s] ### Creating RouteCongInterface, finished
[03/14 15:21:31   7935s] ### Creating LA Mngr. totSessionCpu=2:12:15 mem=2515.4M
[03/14 15:21:31   7935s] ### Creating LA Mngr, finished. totSessionCpu=2:12:15 mem=2515.4M
[03/14 15:21:37   7940s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:21:37   7940s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:21:38   7942s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.12465.16
[03/14 15:21:38   7942s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 15:21:39   7942s] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -65.997 Density 60.94
[03/14 15:21:39   7942s] Optimizer WNS Pass 0
[03/14 15:21:39   7942s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-51.555|
|HEPG      |-0.148|-51.555|
|All Paths |-0.349|-65.997|
+----------+------+-------+

[03/14 15:21:39   7942s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.148ns TNS -51.554ns; HEPG WNS -0.148ns TNS -51.554ns; all paths WNS -0.349ns TNS -65.997ns; Real time 0:30:09
[03/14 15:21:39   7942s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2524.9M
[03/14 15:21:39   7942s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2524.9M
[03/14 15:21:39   7942s] Active Path Group: reg2reg  
[03/14 15:21:39   7942s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:39   7942s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:21:39   7942s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:39   7942s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:39   7942s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:40   7943s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:40   7943s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:40   7944s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:40   7944s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:40   7944s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:40   7944s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:40   7944s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:40   7944s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:41   7944s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:41   7944s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:41   7944s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:41   7944s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:41   7944s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:41   7944s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:41   7944s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:41   7944s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:41   7945s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:41   7945s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:41   7945s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:41   7945s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:42   7945s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:42   7945s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:42   7945s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:42   7945s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:42   7945s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:42   7945s] 
[03/14 15:21:42   7945s] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=2524.9M) ***
[03/14 15:21:42   7945s]   Timing Snapshot: (TGT)
[03/14 15:21:42   7945s]      Weighted WNS: -0.168
[03/14 15:21:42   7945s]       All  PG WNS: -0.349
[03/14 15:21:42   7945s]       High PG WNS: -0.148
[03/14 15:21:42   7945s]       All  PG TNS: -65.997
[03/14 15:21:42   7945s]       High PG TNS: -51.555
[03/14 15:21:42   7945s]    Category Slack: { [L, -0.349] [H, -0.148] }
[03/14 15:21:42   7945s] 
[03/14 15:21:42   7945s] Checking setup slack degradation ...
[03/14 15:21:42   7945s] 
[03/14 15:21:42   7945s] Recovery Manager:
[03/14 15:21:42   7945s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:21:42   7945s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.148, Threshold: 0.010) - Skip
[03/14 15:21:42   7945s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -65.997, Threshold: 20.593) - Skip
[03/14 15:21:42   7945s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -51.555, Threshold: 5.000) - Skip
[03/14 15:21:42   7945s] 
[03/14 15:21:42   7945s] Active Path Group: default 
[03/14 15:21:42   7945s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:42   7945s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:21:42   7945s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:42   7945s] |  -0.349|   -0.349| -14.443|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:21:42   7945s] |  -0.349|   -0.349| -14.443|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:21:42   7945s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:42   7945s] 
[03/14 15:21:42   7945s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2524.9M) ***
[03/14 15:21:42   7945s] 
[03/14 15:21:42   7945s] *** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=2524.9M) ***
[03/14 15:21:42   7945s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-51.555|
|HEPG      |-0.148|-51.555|
|All Paths |-0.349|-65.997|
+----------+------+-------+

[03/14 15:21:42   7945s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.148ns TNS -51.554ns; HEPG WNS -0.148ns TNS -51.554ns; all paths WNS -0.349ns TNS -65.997ns; Real time 0:30:12
[03/14 15:21:42   7945s] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -65.997 Density 60.94
[03/14 15:21:42   7945s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.12465.18
[03/14 15:21:42   7945s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.12465.18
[03/14 15:21:42   7946s] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -65.997 Density 60.94
[03/14 15:21:42   7946s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-51.555|
|HEPG      |-0.148|-51.555|
|All Paths |-0.349|-65.997|
+----------+------+-------+

[03/14 15:21:42   7946s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:21:42   7946s] Layer 3 has 172 constrained nets 
[03/14 15:21:42   7946s] Layer 7 has 26 constrained nets 
[03/14 15:21:42   7946s] **** End NDR-Layer Usage Statistics ****
[03/14 15:21:42   7946s] 
[03/14 15:21:42   7946s] *** Finish post-CTS Setup Fixing (cpu=0:00:03.7 real=0:00:04.0 mem=2524.9M) ***
[03/14 15:21:42   7946s] 
[03/14 15:21:42   7946s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.12465.16
[03/14 15:21:42   7946s] (I,S,L,T): WC_VIEW: 78.2419, 23.5561, 1.03993, 102.838
[03/14 15:21:42   7946s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.31
[03/14 15:21:42   7946s] *** SetupOpt [finish] : cpu/real = 0:00:11.5/0:00:11.5 (1.0), totSession cpu/real = 2:12:26.3/2:13:52.2 (1.0), mem = 2515.4M
[03/14 15:21:42   7946s] 
[03/14 15:21:42   7946s] =============================================================================================
[03/14 15:21:42   7946s]  Step TAT Report for WnsOpt #8
[03/14 15:21:42   7946s] =============================================================================================
[03/14 15:21:42   7946s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:21:42   7946s] ---------------------------------------------------------------------------------------------
[03/14 15:21:42   7946s] [ SlackTraversorInit     ]      3   0:00:00.6  (   5.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 15:21:42   7946s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:21:42   7946s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:21:42   7946s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:21:42   7946s] [ TransformInit          ]      1   0:00:07.2  (  62.2 % )     0:00:07.2 /  0:00:07.2    1.0
[03/14 15:21:42   7946s] [ OptSingleIteration     ]    125   0:00:00.1  (   1.1 % )     0:00:02.6 /  0:00:02.5    1.0
[03/14 15:21:42   7946s] [ OptGetWeight           ]    125   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.3    1.2
[03/14 15:21:42   7946s] [ OptEval                ]    125   0:00:00.7  (   6.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 15:21:42   7946s] [ OptCommit              ]    125   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.9
[03/14 15:21:42   7946s] [ IncrTimingUpdate       ]     86   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.1
[03/14 15:21:42   7946s] [ PostCommitDelayUpdate  ]    125   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.8
[03/14 15:21:42   7946s] [ IncrDelayCalc          ]    165   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.5
[03/14 15:21:42   7946s] [ SetupOptGetWorkingSet  ]     86   0:00:00.5  (   4.0 % )     0:00:00.5 /  0:00:00.4    0.9
[03/14 15:21:42   7946s] [ SetupOptGetActiveNode  ]     86   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:21:42   7946s] [ SetupOptSlackGraph     ]     86   0:00:00.7  (   6.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 15:21:42   7946s] [ MISC                   ]          0:00:01.1  (   9.9 % )     0:00:01.1 /  0:00:01.2    1.0
[03/14 15:21:42   7946s] ---------------------------------------------------------------------------------------------
[03/14 15:21:42   7946s]  WnsOpt #8 TOTAL                    0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:11.5    1.0
[03/14 15:21:42   7946s] ---------------------------------------------------------------------------------------------
[03/14 15:21:42   7946s] 
[03/14 15:21:42   7946s] End: GigaOpt postEco optimization
[03/14 15:21:43   7947s]   Timing Snapshot: (TGT)
[03/14 15:21:43   7947s]      Weighted WNS: -0.168
[03/14 15:21:43   7947s]       All  PG WNS: -0.349
[03/14 15:21:43   7947s]       High PG WNS: -0.148
[03/14 15:21:43   7947s]       All  PG TNS: -65.997
[03/14 15:21:43   7947s]       High PG TNS: -51.555
[03/14 15:21:43   7947s]    Category Slack: { [L, -0.349] [H, -0.148] }
[03/14 15:21:43   7947s] 
[03/14 15:21:43   7947s] Checking setup slack degradation ...
[03/14 15:21:43   7947s] 
[03/14 15:21:43   7947s] Recovery Manager:
[03/14 15:21:43   7947s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:21:43   7947s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.148, Threshold: 0.010) - Skip
[03/14 15:21:43   7947s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -65.997, Threshold: 20.593) - Skip
[03/14 15:21:43   7947s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -51.555, Threshold: 5.000) - Skip
[03/14 15:21:43   7947s] 
[03/14 15:21:43   7947s] Trigger unconditional timing recovery
[03/14 15:21:43   7947s] Begin: GigaOpt postEco optimization
[03/14 15:21:43   7947s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.85 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow  -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -skipLowEffortCategoryOptimization -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/14 15:21:44   7947s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:21:44   7947s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:21:44   7947s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:12:27.4/2:13:53.3 (1.0), mem = 2515.4M
[03/14 15:21:44   7947s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.32
[03/14 15:21:44   7947s] (I,S,L,T): WC_VIEW: 78.2419, 23.5561, 1.03993, 102.838
[03/14 15:21:44   7947s] ### Creating RouteCongInterface, started
[03/14 15:21:44   7947s] 
[03/14 15:21:44   7947s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 15:21:44   7947s] 
[03/14 15:21:44   7947s] #optDebug: {0, 1.200}
[03/14 15:21:44   7947s] ### Creating RouteCongInterface, finished
[03/14 15:21:44   7947s] ### Creating LA Mngr. totSessionCpu=2:12:28 mem=2515.4M
[03/14 15:21:44   7947s] ### Creating LA Mngr, finished. totSessionCpu=2:12:28 mem=2515.4M
[03/14 15:21:49   7953s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:21:49   7953s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:21:51   7955s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.12465.17
[03/14 15:21:51   7955s] PathGroup :  reg2reg  TargetSlack : 0 
[03/14 15:21:51   7955s] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -65.997 Density 60.94
[03/14 15:21:51   7955s] Optimizer WNS Pass 0
[03/14 15:21:51   7955s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-51.555|
|HEPG      |-0.148|-51.555|
|All Paths |-0.349|-65.997|
+----------+------+-------+

[03/14 15:21:51   7955s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.148ns TNS -51.554ns; HEPG WNS -0.148ns TNS -51.554ns; all paths WNS -0.349ns TNS -65.997ns; Real time 0:30:21
[03/14 15:21:51   7955s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2524.9M
[03/14 15:21:51   7955s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2524.9M
[03/14 15:21:52   7955s] Active Path Group: reg2reg  
[03/14 15:21:52   7955s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:52   7955s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:21:52   7955s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:52   7955s] |  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:52   7955s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:57   7960s] |  -0.148|   -0.349| -52.006|  -66.449|    60.94%|   0:00:05.0| 2517.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:57   7960s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:57   7960s] |  -0.148|   -0.349| -52.006|  -66.448|    60.94%|   0:00:00.0| 2517.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 15:21:57   7960s] |        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 15:21:57   7960s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:21:57   7960s] 
[03/14 15:21:57   7960s] *** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:05.0 mem=2517.9M) ***
[03/14 15:21:57   7961s]   Timing Snapshot: (TGT)
[03/14 15:21:57   7961s]      Weighted WNS: -0.168
[03/14 15:21:57   7961s]       All  PG WNS: -0.349
[03/14 15:21:57   7961s]       High PG WNS: -0.148
[03/14 15:21:57   7961s]       All  PG TNS: -66.449
[03/14 15:21:57   7961s]       High PG TNS: -52.006
[03/14 15:21:57   7961s]    Category Slack: { [L, -0.349] [H, -0.148] }
[03/14 15:21:57   7961s] 
[03/14 15:21:57   7961s] Checking setup slack degradation ...
[03/14 15:21:57   7961s] 
[03/14 15:21:57   7961s] Recovery Manager:
[03/14 15:21:57   7961s]   Low  Effort WNS Jump: 0.115 (REF: -0.234, TGT: -0.349, Threshold: 0.010) - Trigger
[03/14 15:21:57   7961s]   High Effort WNS Jump: 0.000 (REF: -0.216, TGT: -0.148, Threshold: 0.010) - Skip
[03/14 15:21:57   7961s]   Low  Effort TNS Jump: 0.000 (REF: -102.964, TGT: -66.449, Threshold: 20.593) - Skip
[03/14 15:21:57   7961s]   High Effort TNS Jump: 0.000 (REF: -97.394, TGT: -52.006, Threshold: 5.000) - Skip
[03/14 15:21:57   7961s] 
[03/14 15:21:57   7961s] 
[03/14 15:21:57   7961s] *** Finished Optimize Step Cumulative (cpu=0:00:05.7 real=0:00:05.0 mem=2517.9M) ***
[03/14 15:21:57   7961s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-52.006|
|HEPG      |-0.148|-52.006|
|All Paths |-0.349|-66.448|
+----------+------+-------+

[03/14 15:21:57   7961s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.148ns TNS -52.005ns; HEPG WNS -0.148ns TNS -52.005ns; all paths WNS -0.349ns TNS -66.448ns; Real time 0:30:27
[03/14 15:21:57   7961s] ** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -66.448 Density 60.94
[03/14 15:21:57   7961s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-52.006|
|HEPG      |-0.148|-52.006|
|All Paths |-0.349|-66.448|
+----------+------+-------+

[03/14 15:21:57   7961s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:21:57   7961s] Layer 3 has 172 constrained nets 
[03/14 15:21:57   7961s] Layer 7 has 26 constrained nets 
[03/14 15:21:57   7961s] **** End NDR-Layer Usage Statistics ****
[03/14 15:21:57   7961s] 
[03/14 15:21:57   7961s] *** Finish post-CTS Setup Fixing (cpu=0:00:06.2 real=0:00:06.0 mem=2517.9M) ***
[03/14 15:21:57   7961s] 
[03/14 15:21:57   7961s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.12465.17
[03/14 15:21:58   7961s] (I,S,L,T): WC_VIEW: 78.2451, 23.5593, 1.03995, 102.844
[03/14 15:21:58   7961s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.32
[03/14 15:21:58   7961s] *** SetupOpt [finish] : cpu/real = 0:00:14.0/0:00:14.0 (1.0), totSession cpu/real = 2:12:41.4/2:14:07.3 (1.0), mem = 2508.4M
[03/14 15:21:58   7961s] 
[03/14 15:21:58   7961s] =============================================================================================
[03/14 15:21:58   7961s]  Step TAT Report for WnsOpt #9
[03/14 15:21:58   7961s] =============================================================================================
[03/14 15:21:58   7961s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:21:58   7961s] ---------------------------------------------------------------------------------------------
[03/14 15:21:58   7961s] [ SlackTraversorInit     ]      2   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:21:58   7961s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:21:58   7961s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:21:58   7961s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:21:58   7961s] [ TransformInit          ]      1   0:00:07.2  (  51.6 % )     0:00:07.2 /  0:00:07.2    1.0
[03/14 15:21:58   7961s] [ OptSingleIteration     ]     13   0:00:00.0  (   0.1 % )     0:00:05.3 /  0:00:05.3    1.0
[03/14 15:21:58   7961s] [ OptGetWeight           ]     13   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:21:58   7961s] [ OptEval                ]     13   0:00:04.8  (  34.4 % )     0:00:04.8 /  0:00:04.8    1.0
[03/14 15:21:58   7961s] [ OptCommit              ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[03/14 15:21:58   7961s] [ IncrTimingUpdate       ]     12   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.8
[03/14 15:21:58   7961s] [ PostCommitDelayUpdate  ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[03/14 15:21:58   7961s] [ IncrDelayCalc          ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/14 15:21:58   7961s] [ SetupOptGetWorkingSet  ]     23   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[03/14 15:21:58   7961s] [ SetupOptGetActiveNode  ]     23   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:21:58   7961s] [ SetupOptSlackGraph     ]     13   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/14 15:21:58   7961s] [ MISC                   ]          0:00:01.0  (   7.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/14 15:21:58   7961s] ---------------------------------------------------------------------------------------------
[03/14 15:21:58   7961s]  WnsOpt #9 TOTAL                    0:00:14.0  ( 100.0 % )     0:00:14.0 /  0:00:14.0    1.0
[03/14 15:21:58   7961s] ---------------------------------------------------------------------------------------------
[03/14 15:21:58   7961s] 
[03/14 15:21:58   7961s] End: GigaOpt postEco optimization
[03/14 15:21:58   7962s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2508.4M
[03/14 15:21:58   7962s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.080, MEM:2508.4M
[03/14 15:21:58   7962s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2508.4M
[03/14 15:21:58   7962s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2508.4M
[03/14 15:21:58   7962s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2508.4M
[03/14 15:21:58   7962s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.096, MEM:2508.4M
[03/14 15:21:58   7962s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.138, MEM:2508.4M
[03/14 15:21:58   7962s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.139, MEM:2508.4M
[03/14 15:21:58   7962s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.33
[03/14 15:21:58   7962s] OPERPROF: Starting RefinePlace at level 1, MEM:2508.4M
[03/14 15:21:58   7962s] *** Starting refinePlace (2:12:42 mem=2508.4M) ***
[03/14 15:21:58   7962s] Total net bbox length = 3.616e+05 (1.698e+05 1.918e+05) (ext = 8.347e+03)
[03/14 15:21:58   7962s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:21:58   7962s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2508.4M
[03/14 15:21:58   7962s] Starting refinePlace ...
[03/14 15:21:59   7962s] 
[03/14 15:21:59   7962s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 15:21:59   7962s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:21:59   7962s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2508.4MB) @(2:12:42 - 2:12:43).
[03/14 15:21:59   7962s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:21:59   7962s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2508.4MB
[03/14 15:21:59   7962s] Statistics of distance of Instance movement in refine placement:
[03/14 15:21:59   7962s]   maximum (X+Y) =         0.00 um
[03/14 15:21:59   7962s]   mean    (X+Y) =         0.00 um
[03/14 15:21:59   7962s] Summary Report:
[03/14 15:21:59   7962s] Instances move: 0 (out of 25784 movable)
[03/14 15:21:59   7962s] Instances flipped: 0
[03/14 15:21:59   7962s] Mean displacement: 0.00 um
[03/14 15:21:59   7962s] Max displacement: 0.00 um 
[03/14 15:21:59   7962s] Total instances moved : 0
[03/14 15:21:59   7962s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.430, REAL:0.432, MEM:2508.4M
[03/14 15:21:59   7962s] Total net bbox length = 3.616e+05 (1.698e+05 1.918e+05) (ext = 8.347e+03)
[03/14 15:21:59   7962s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2508.4MB
[03/14 15:21:59   7962s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2508.4MB) @(2:12:42 - 2:12:43).
[03/14 15:21:59   7962s] *** Finished refinePlace (2:12:43 mem=2508.4M) ***
[03/14 15:21:59   7962s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.33
[03/14 15:21:59   7962s] OPERPROF: Finished RefinePlace at level 1, CPU:0.500, REAL:0.510, MEM:2508.4M
[03/14 15:21:59   7962s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2508.4M
[03/14 15:21:59   7963s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.071, MEM:2508.4M
[03/14 15:21:59   7963s] Finished re-routing un-routed nets (0:00:00.0 2508.4M)
[03/14 15:21:59   7963s] 
[03/14 15:21:59   7963s] OPERPROF: Starting DPlace-Init at level 1, MEM:2508.4M
[03/14 15:21:59   7963s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2508.4M
[03/14 15:21:59   7963s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.109, MEM:2508.4M
[03/14 15:21:59   7963s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.156, MEM:2508.4M
[03/14 15:21:59   7963s] 
[03/14 15:21:59   7963s] Density : 0.6094
[03/14 15:21:59   7963s] Max route overflow : 0.0000
[03/14 15:21:59   7963s] 
[03/14 15:22:00   7963s] 
[03/14 15:22:00   7963s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2508.4M) ***
[03/14 15:22:00   7963s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
[03/14 15:22:00   7963s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:22:00   7963s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:22:00   7963s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:12:43.5/2:14:09.4 (1.0), mem = 2508.4M
[03/14 15:22:00   7963s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.33
[03/14 15:22:00   7963s] (I,S,L,T): WC_VIEW: 78.2451, 23.5593, 1.03995, 102.844
[03/14 15:22:00   7963s] ### Creating RouteCongInterface, started
[03/14 15:22:00   7963s] 
[03/14 15:22:00   7963s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/14 15:22:00   7963s] 
[03/14 15:22:00   7963s] #optDebug: {0, 1.200}
[03/14 15:22:00   7963s] ### Creating RouteCongInterface, finished
[03/14 15:22:00   7963s] ### Creating LA Mngr. totSessionCpu=2:12:44 mem=2508.4M
[03/14 15:22:00   7963s] ### Creating LA Mngr, finished. totSessionCpu=2:12:44 mem=2508.4M
[03/14 15:22:05   7969s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:22:05   7969s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:22:07   7971s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2517.9M
[03/14 15:22:07   7971s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2517.9M
[03/14 15:22:08   7971s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:22:08   7971s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 15:22:08   7971s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:22:08   7971s] |  -0.349|   -0.349| -66.448|  -66.448|    60.94%|   0:00:00.0| 2517.9M|   WC_VIEW|  default| out[95]                                            |
[03/14 15:22:08   7971s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 15:22:08   7971s] 
[03/14 15:22:08   7971s] *** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2517.9M) ***
[03/14 15:22:08   7971s] 
[03/14 15:22:08   7971s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2517.9M) ***
[03/14 15:22:08   7971s] **** Begin NDR-Layer Usage Statistics ****
[03/14 15:22:08   7971s] Layer 3 has 172 constrained nets 
[03/14 15:22:08   7971s] Layer 7 has 26 constrained nets 
[03/14 15:22:08   7971s] **** End NDR-Layer Usage Statistics ****
[03/14 15:22:08   7971s] (I,S,L,T): WC_VIEW: 78.2451, 23.5593, 1.03995, 102.844
[03/14 15:22:08   7971s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.33
[03/14 15:22:08   7971s] *** SetupOpt [finish] : cpu/real = 0:00:08.3/0:00:08.3 (1.0), totSession cpu/real = 2:12:51.8/2:14:17.7 (1.0), mem = 2508.4M
[03/14 15:22:08   7971s] 
[03/14 15:22:08   7971s] =============================================================================================
[03/14 15:22:08   7971s]  Step TAT Report for HardenOpt #2
[03/14 15:22:08   7971s] =============================================================================================
[03/14 15:22:08   7971s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:22:08   7971s] ---------------------------------------------------------------------------------------------
[03/14 15:22:08   7971s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/14 15:22:08   7971s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:22:08   7971s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:22:08   7971s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:22:08   7971s] [ TransformInit          ]      1   0:00:07.3  (  88.2 % )     0:00:07.3 /  0:00:07.3    1.0
[03/14 15:22:08   7971s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:22:08   7971s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:22:08   7971s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:22:08   7971s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:22:08   7971s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:22:08   7971s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:22:08   7971s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:22:08   7971s] [ MISC                   ]          0:00:00.7  (   8.2 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 15:22:08   7971s] ---------------------------------------------------------------------------------------------
[03/14 15:22:08   7971s]  HardenOpt #2 TOTAL                 0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:08.3    1.0
[03/14 15:22:08   7971s] ---------------------------------------------------------------------------------------------
[03/14 15:22:08   7971s] 
[03/14 15:22:08   7971s] Executing incremental physical updates
[03/14 15:22:08   7971s] 
[03/14 15:22:08   7971s] Begin Power Analysis
[03/14 15:22:08   7971s] 
[03/14 15:22:08   7971s]              0V	    VSS
[03/14 15:22:08   7971s]            0.9V	    VDD
[03/14 15:22:08   7971s] Begin Processing Timing Library for Power Calculation
[03/14 15:22:08   7971s] 
[03/14 15:22:08   7971s] Begin Processing Timing Library for Power Calculation
[03/14 15:22:08   7971s] 
[03/14 15:22:08   7971s] 
[03/14 15:22:08   7971s] 
[03/14 15:22:08   7971s] Begin Processing Power Net/Grid for Power Calculation
[03/14 15:22:08   7971s] 
[03/14 15:22:08   7971s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2017.86MB/3659.37MB/2020.14MB)
[03/14 15:22:08   7971s] 
[03/14 15:22:08   7971s] Begin Processing Timing Window Data for Power Calculation
[03/14 15:22:08   7971s] 
[03/14 15:22:08   7972s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2017.86MB/3659.37MB/2020.14MB)
[03/14 15:22:08   7972s] 
[03/14 15:22:08   7972s] Begin Processing User Attributes
[03/14 15:22:08   7972s] 
[03/14 15:22:08   7972s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2017.86MB/3659.37MB/2020.14MB)
[03/14 15:22:08   7972s] 
[03/14 15:22:08   7972s] Begin Processing Signal Activity
[03/14 15:22:08   7972s] 
[03/14 15:22:10   7973s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2018.54MB/3659.37MB/2020.14MB)
[03/14 15:22:10   7973s] 
[03/14 15:22:10   7973s] Begin Power Computation
[03/14 15:22:10   7973s] 
[03/14 15:22:10   7973s]       ----------------------------------------------------------
[03/14 15:22:10   7973s]       # of cell(s) missing both power/leakage table: 0
[03/14 15:22:10   7973s]       # of cell(s) missing power table: 1
[03/14 15:22:10   7973s]       # of cell(s) missing leakage table: 0
[03/14 15:22:10   7973s]       # of MSMV cell(s) missing power_level: 0
[03/14 15:22:10   7973s]       ----------------------------------------------------------
[03/14 15:22:10   7973s] CellName                                  Missing Table(s)
[03/14 15:22:10   7973s] TIEL                                      internal power, 
[03/14 15:22:10   7973s] 
[03/14 15:22:10   7973s] 
[03/14 15:22:12   7976s] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2018.54MB/3659.37MB/2020.14MB)
[03/14 15:22:12   7976s] 
[03/14 15:22:12   7976s] Begin Processing User Attributes
[03/14 15:22:12   7976s] 
[03/14 15:22:12   7976s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2018.54MB/3659.37MB/2020.14MB)
[03/14 15:22:12   7976s] 
[03/14 15:22:12   7976s] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2018.54MB/3659.37MB/2020.14MB)
[03/14 15:22:12   7976s] 
[03/14 15:22:12   7976s] *



[03/14 15:22:12   7976s] Total Power
[03/14 15:22:12   7976s] -----------------------------------------------------------------------------------------
[03/14 15:22:12   7976s] Total Internal Power:       81.68582939 	   70.7104%
[03/14 15:22:12   7976s] Total Switching Power:      32.74085663 	   28.3418%
[03/14 15:22:12   7976s] Total Leakage Power:         1.09489935 	    0.9478%
[03/14 15:22:12   7976s] Total Power:               115.52158532
[03/14 15:22:12   7976s] -----------------------------------------------------------------------------------------
[03/14 15:22:13   7976s] Processing average sequential pin duty cycle 
[03/14 15:22:13   7976s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2458.0M
[03/14 15:22:13   7976s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.073, MEM:2458.0M
[03/14 15:22:13   7976s] TotalInstCnt at PhyDesignMc Destruction: 25,848
[03/14 15:22:13   7977s] ** Power Reclaim End WNS Slack -0.349  TNS Slack -66.448 
[03/14 15:22:13   7977s] End: Power Optimization (cpu=0:03:32, real=0:03:32, mem=2317.04M, totSessionCpu=2:12:57).
[03/14 15:22:13   7977s] **optDesign ... cpu = 0:28:51, real = 0:28:50, mem = 1948.6M, totSessionCpu=2:12:57 **
[03/14 15:22:13   7977s] #optDebug: fT-D <X 1 0 0 0>
[03/14 15:22:14   7977s] 
[03/14 15:22:14   7977s] Active setup views:
[03/14 15:22:14   7977s]  WC_VIEW
[03/14 15:22:14   7977s]   Dominating endpoints: 0
[03/14 15:22:14   7977s]   Dominating TNS: -0.000
[03/14 15:22:14   7977s] 
[03/14 15:22:14   7977s] Extraction called for design 'fullchip' of instances=25848 and nets=27124 using extraction engine 'preRoute' .
[03/14 15:22:14   7977s] PreRoute RC Extraction called for design fullchip.
[03/14 15:22:14   7977s] RC Extraction called in multi-corner(2) mode.
[03/14 15:22:14   7977s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 15:22:14   7977s] RCMode: PreRoute
[03/14 15:22:14   7977s]       RC Corner Indexes            0       1   
[03/14 15:22:14   7977s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 15:22:14   7977s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 15:22:14   7977s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 15:22:14   7977s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 15:22:14   7977s] Shrink Factor                : 1.00000
[03/14 15:22:14   7977s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 15:22:14   7977s] Using capacitance table file ...
[03/14 15:22:14   7977s] RC Grid backup saved.
[03/14 15:22:14   7977s] LayerId::1 widthSet size::4
[03/14 15:22:14   7977s] LayerId::2 widthSet size::4
[03/14 15:22:14   7977s] LayerId::3 widthSet size::4
[03/14 15:22:14   7977s] LayerId::4 widthSet size::4
[03/14 15:22:14   7977s] LayerId::5 widthSet size::4
[03/14 15:22:14   7977s] LayerId::6 widthSet size::4
[03/14 15:22:14   7977s] LayerId::7 widthSet size::4
[03/14 15:22:14   7977s] LayerId::8 widthSet size::4
[03/14 15:22:14   7977s] Skipped RC grid update for preRoute extraction.
[03/14 15:22:14   7977s] Initializing multi-corner capacitance tables ... 
[03/14 15:22:14   7977s] Initializing multi-corner resistance tables ...
[03/14 15:22:14   7978s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275204 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.819400 ; wcR: 0.636400 ; newSi: 0.090000 ; pMod: 83 ; 
[03/14 15:22:14   7978s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2301.520M)
[03/14 15:22:14   7978s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2301.52 MB )
[03/14 15:22:14   7978s] (I)       Started Loading and Dumping File ( Curr Mem: 2301.52 MB )
[03/14 15:22:14   7978s] (I)       Reading DB...
[03/14 15:22:14   7978s] (I)       Read data from FE... (mem=2301.5M)
[03/14 15:22:14   7978s] (I)       Read nodes and places... (mem=2301.5M)
[03/14 15:22:14   7978s] (I)       Done Read nodes and places (cpu=0.040s, mem=2307.9M)
[03/14 15:22:14   7978s] (I)       Read nets... (mem=2307.9M)
[03/14 15:22:14   7978s] (I)       Done Read nets (cpu=0.100s, mem=2314.4M)
[03/14 15:22:14   7978s] (I)       Done Read data from FE (cpu=0.140s, mem=2314.4M)
[03/14 15:22:14   7978s] (I)       before initializing RouteDB syMemory usage = 2314.4 MB
[03/14 15:22:14   7978s] (I)       Build term to term wires: false
[03/14 15:22:14   7978s] (I)       Honor MSV route constraint: false
[03/14 15:22:14   7978s] (I)       Maximum routing layer  : 127
[03/14 15:22:14   7978s] (I)       Minimum routing layer  : 2
[03/14 15:22:14   7978s] (I)       Supply scale factor H  : 1.00
[03/14 15:22:14   7978s] (I)       Supply scale factor V  : 1.00
[03/14 15:22:14   7978s] (I)       Tracks used by clock wire: 0
[03/14 15:22:14   7978s] (I)       Reverse direction      : 
[03/14 15:22:14   7978s] (I)       Honor partition pin guides: true
[03/14 15:22:14   7978s] (I)       Route selected nets only: false
[03/14 15:22:14   7978s] (I)       Route secondary PG pins: false
[03/14 15:22:14   7978s] (I)       Second PG max fanout   : 2147483647
[03/14 15:22:14   7978s] (I)       Apply function for special wires: true
[03/14 15:22:14   7978s] (I)       Layer by layer blockage reading: true
[03/14 15:22:14   7978s] (I)       Offset calculation fix : true
[03/14 15:22:14   7978s] (I)       Route stripe layer range: 
[03/14 15:22:14   7978s] (I)       Honor partition fences : 
[03/14 15:22:14   7978s] (I)       Honor partition pin    : 
[03/14 15:22:14   7978s] (I)       Honor partition fences with feedthrough: 
[03/14 15:22:14   7978s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 15:22:14   7978s] (I)       Use row-based GCell size
[03/14 15:22:14   7978s] (I)       Use row-based GCell align
[03/14 15:22:14   7978s] (I)       GCell unit size   : 3600
[03/14 15:22:14   7978s] (I)       GCell multiplier  : 1
[03/14 15:22:14   7978s] (I)       GCell row height  : 3600
[03/14 15:22:14   7978s] (I)       Actual row height : 3600
[03/14 15:22:14   7978s] (I)       GCell align ref   : 20000 20000
[03/14 15:22:14   7978s] [NR-eGR] Track table information for default rule: 
[03/14 15:22:14   7978s] [NR-eGR] M1 has no routable track
[03/14 15:22:14   7978s] [NR-eGR] M2 has single uniform track structure
[03/14 15:22:14   7978s] [NR-eGR] M3 has single uniform track structure
[03/14 15:22:14   7978s] [NR-eGR] M4 has single uniform track structure
[03/14 15:22:14   7978s] [NR-eGR] M5 has single uniform track structure
[03/14 15:22:14   7978s] [NR-eGR] M6 has single uniform track structure
[03/14 15:22:14   7978s] [NR-eGR] M7 has single uniform track structure
[03/14 15:22:14   7978s] [NR-eGR] M8 has single uniform track structure
[03/14 15:22:14   7978s] (I)       ===========================================================================
[03/14 15:22:14   7978s] (I)       == Report All Rule Vias ==
[03/14 15:22:14   7978s] (I)       ===========================================================================
[03/14 15:22:14   7978s] (I)        Via Rule : (Default)
[03/14 15:22:14   7978s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 15:22:14   7978s] (I)       ---------------------------------------------------------------------------
[03/14 15:22:14   7978s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 15:22:14   7978s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 15:22:14   7978s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 15:22:14   7978s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 15:22:14   7978s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 15:22:14   7978s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 15:22:14   7978s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 15:22:14   7978s] (I)        8    0 : ---                         0 : ---                      
[03/14 15:22:14   7978s] (I)       ===========================================================================
[03/14 15:22:14   7978s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2314.39 MB )
[03/14 15:22:14   7978s] [NR-eGR] Read 3044 PG shapes
[03/14 15:22:14   7978s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2314.39 MB )
[03/14 15:22:14   7978s] [NR-eGR] #Routing Blockages  : 0
[03/14 15:22:14   7978s] [NR-eGR] #Instance Blockages : 0
[03/14 15:22:14   7978s] [NR-eGR] #PG Blockages       : 3044
[03/14 15:22:14   7978s] [NR-eGR] #Bump Blockages     : 0
[03/14 15:22:14   7978s] [NR-eGR] #Boundary Blockages : 0
[03/14 15:22:14   7978s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 15:22:14   7978s] [NR-eGR] Num Prerouted Nets = 77  Num Prerouted Wires = 19857
[03/14 15:22:14   7978s] (I)       readDataFromPlaceDB
[03/14 15:22:14   7978s] (I)       Read net information..
[03/14 15:22:15   7978s] [NR-eGR] Read numTotalNets=27009  numIgnoredNets=77
[03/14 15:22:15   7978s] (I)       Read testcase time = 0.020 seconds
[03/14 15:22:15   7978s] 
[03/14 15:22:15   7978s] (I)       early_global_route_priority property id does not exist.
[03/14 15:22:15   7978s] (I)       Start initializing grid graph
[03/14 15:22:15   7978s] (I)       End initializing grid graph
[03/14 15:22:15   7978s] (I)       Model blockages into capacity
[03/14 15:22:15   7978s] (I)       Read Num Blocks=3044  Num Prerouted Wires=19857  Num CS=0
[03/14 15:22:15   7978s] (I)       Started Modeling ( Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Started Modeling Layer 1 ( Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Started Modeling Layer 2 ( Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 7090
[03/14 15:22:15   7978s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Started Modeling Layer 3 ( Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 10728
[03/14 15:22:15   7978s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Started Modeling Layer 4 ( Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 1973
[03/14 15:22:15   7978s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Started Modeling Layer 5 ( Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 61
[03/14 15:22:15   7978s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Started Modeling Layer 6 ( Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 5
[03/14 15:22:15   7978s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Started Modeling Layer 7 ( Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 15:22:15   7978s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Started Modeling Layer 8 ( Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 15:22:15   7978s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2320.36 MB )
[03/14 15:22:15   7978s] (I)       -- layer congestion ratio --
[03/14 15:22:15   7978s] (I)       Layer 1 : 0.100000
[03/14 15:22:15   7978s] (I)       Layer 2 : 0.700000
[03/14 15:22:15   7978s] (I)       Layer 3 : 0.700000
[03/14 15:22:15   7978s] (I)       Layer 4 : 0.700000
[03/14 15:22:15   7978s] (I)       Layer 5 : 0.700000
[03/14 15:22:15   7978s] (I)       Layer 6 : 0.700000
[03/14 15:22:15   7978s] (I)       Layer 7 : 0.700000
[03/14 15:22:15   7978s] (I)       Layer 8 : 0.700000
[03/14 15:22:15   7978s] (I)       ----------------------------
[03/14 15:22:15   7978s] (I)       Number of ignored nets = 77
[03/14 15:22:15   7978s] (I)       Number of fixed nets = 77.  Ignored: Yes
[03/14 15:22:15   7978s] (I)       Number of clock nets = 172.  Ignored: No
[03/14 15:22:15   7978s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 15:22:15   7978s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 15:22:15   7978s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 15:22:15   7978s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 15:22:15   7978s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 15:22:15   7978s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 15:22:15   7978s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 15:22:15   7978s] [NR-eGR] There are 95 clock nets ( 95 with NDR ).
[03/14 15:22:15   7978s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2320.4 MB
[03/14 15:22:15   7978s] (I)       Ndr track 0 does not exist
[03/14 15:22:15   7978s] (I)       Ndr track 0 does not exist
[03/14 15:22:15   7978s] (I)       Layer1  viaCost=300.00
[03/14 15:22:15   7978s] (I)       Layer2  viaCost=100.00
[03/14 15:22:15   7978s] (I)       Layer3  viaCost=100.00
[03/14 15:22:15   7978s] (I)       Layer4  viaCost=100.00
[03/14 15:22:15   7978s] (I)       Layer5  viaCost=100.00
[03/14 15:22:15   7978s] (I)       Layer6  viaCost=200.00
[03/14 15:22:15   7978s] (I)       Layer7  viaCost=100.00
[03/14 15:22:15   7978s] (I)       ---------------------Grid Graph Info--------------------
[03/14 15:22:15   7978s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 15:22:15   7978s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 15:22:15   7978s] (I)       Site width          :   400  (dbu)
[03/14 15:22:15   7978s] (I)       Row height          :  3600  (dbu)
[03/14 15:22:15   7978s] (I)       GCell row height    :  3600  (dbu)
[03/14 15:22:15   7978s] (I)       GCell width         :  3600  (dbu)
[03/14 15:22:15   7978s] (I)       GCell height        :  3600  (dbu)
[03/14 15:22:15   7978s] (I)       Grid                :   261   259     8
[03/14 15:22:15   7978s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 15:22:15   7978s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 15:22:15   7978s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 15:22:15   7978s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 15:22:15   7978s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 15:22:15   7978s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 15:22:15   7978s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 15:22:15   7978s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 15:22:15   7978s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 15:22:15   7978s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 15:22:15   7978s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 15:22:15   7978s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 15:22:15   7978s] (I)       --------------------------------------------------------
[03/14 15:22:15   7978s] 
[03/14 15:22:15   7978s] [NR-eGR] ============ Routing rule table ============
[03/14 15:22:15   7978s] [NR-eGR] Rule id: 0  Nets: 26837 
[03/14 15:22:15   7978s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 15:22:15   7978s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 15:22:15   7978s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 15:22:15   7978s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 15:22:15   7978s] [NR-eGR] Rule id: 1  Nets: 95 
[03/14 15:22:15   7978s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/14 15:22:15   7978s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/14 15:22:15   7978s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/14 15:22:15   7978s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 15:22:15   7978s] [NR-eGR] ========================================
[03/14 15:22:15   7978s] [NR-eGR] 
[03/14 15:22:15   7978s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 15:22:15   7978s] (I)       blocked tracks on layer2 : = 33844 / 608650 (5.56%)
[03/14 15:22:15   7978s] (I)       blocked tracks on layer3 : = 4135 / 608391 (0.68%)
[03/14 15:22:15   7978s] (I)       blocked tracks on layer4 : = 16416 / 608650 (2.70%)
[03/14 15:22:15   7978s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 15:22:15   7978s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 15:22:15   7978s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 15:22:15   7978s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 15:22:15   7978s] (I)       After initializing earlyGlobalRoute syMemory usage = 2323.1 MB
[03/14 15:22:15   7978s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Started Global Routing ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       ============= Initialization =============
[03/14 15:22:15   7978s] (I)       totalPins=86100  totalGlobalPin=81480 (94.63%)
[03/14 15:22:15   7978s] (I)       Started Build MST ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Generate topology with single threads
[03/14 15:22:15   7978s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       total 2D Cap : 304196 = (152163 H, 152033 V)
[03/14 15:22:15   7978s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [7, 8]
[03/14 15:22:15   7978s] (I)       ============  Phase 1a Route ============
[03/14 15:22:15   7978s] (I)       Started Phase 1a ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Usage: 3362 = (970 H, 2392 V) = (0.64% H, 1.57% V) = (1.746e+03um H, 4.306e+03um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] (I)       ============  Phase 1b Route ============
[03/14 15:22:15   7978s] (I)       Usage: 3362 = (970 H, 2392 V) = (0.64% H, 1.57% V) = (1.746e+03um H, 4.306e+03um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.051600e+03um
[03/14 15:22:15   7978s] (I)       ============  Phase 1c Route ============
[03/14 15:22:15   7978s] (I)       Usage: 3362 = (970 H, 2392 V) = (0.64% H, 1.57% V) = (1.746e+03um H, 4.306e+03um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] (I)       ============  Phase 1d Route ============
[03/14 15:22:15   7978s] (I)       Usage: 3362 = (970 H, 2392 V) = (0.64% H, 1.57% V) = (1.746e+03um H, 4.306e+03um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] (I)       ============  Phase 1e Route ============
[03/14 15:22:15   7978s] (I)       Started Phase 1e ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Usage: 3362 = (970 H, 2392 V) = (0.64% H, 1.57% V) = (1.746e+03um H, 4.306e+03um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.051600e+03um
[03/14 15:22:15   7978s] [NR-eGR] 
[03/14 15:22:15   7978s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Running layer assignment with 1 threads
[03/14 15:22:15   7978s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Started Build MST ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Generate topology with single threads
[03/14 15:22:15   7978s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       total 2D Cap : 1197118 = (604844 H, 592274 V)
[03/14 15:22:15   7978s] [NR-eGR] Layer group 2: route 95 net(s) in layer range [3, 4]
[03/14 15:22:15   7978s] (I)       ============  Phase 1a Route ============
[03/14 15:22:15   7978s] (I)       Started Phase 1a ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 15:22:15   7978s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Usage: 3859 = (1170 H, 2689 V) = (0.19% H, 0.45% V) = (2.106e+03um H, 4.840e+03um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] (I)       ============  Phase 1b Route ============
[03/14 15:22:15   7978s] (I)       Started Phase 1b ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Usage: 3859 = (1170 H, 2689 V) = (0.19% H, 0.45% V) = (2.106e+03um H, 4.840e+03um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.946200e+03um
[03/14 15:22:15   7978s] (I)       ============  Phase 1c Route ============
[03/14 15:22:15   7978s] (I)       Started Phase 1c ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Level2 Grid: 53 x 52
[03/14 15:22:15   7978s] (I)       Started Two Level Routing ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Usage: 3859 = (1170 H, 2689 V) = (0.19% H, 0.45% V) = (2.106e+03um H, 4.840e+03um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] (I)       ============  Phase 1d Route ============
[03/14 15:22:15   7978s] (I)       Started Phase 1d ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Usage: 3859 = (1170 H, 2689 V) = (0.19% H, 0.45% V) = (2.106e+03um H, 4.840e+03um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] (I)       ============  Phase 1e Route ============
[03/14 15:22:15   7978s] (I)       Started Phase 1e ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Usage: 3859 = (1170 H, 2689 V) = (0.19% H, 0.45% V) = (2.106e+03um H, 4.840e+03um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.946200e+03um
[03/14 15:22:15   7978s] [NR-eGR] 
[03/14 15:22:15   7978s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Running layer assignment with 1 threads
[03/14 15:22:15   7978s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Started Build MST ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Generate topology with single threads
[03/14 15:22:15   7978s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       total 2D Cap : 3299241 = (1365398 H, 1933843 V)
[03/14 15:22:15   7978s] [NR-eGR] Layer group 3: route 26811 net(s) in layer range [2, 8]
[03/14 15:22:15   7978s] (I)       ============  Phase 1a Route ============
[03/14 15:22:15   7978s] (I)       Started Phase 1a ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Usage: 227842 = (108484 H, 119358 V) = (7.95% H, 6.17% V) = (1.953e+05um H, 2.148e+05um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] (I)       ============  Phase 1b Route ============
[03/14 15:22:15   7978s] (I)       Usage: 227842 = (108484 H, 119358 V) = (7.95% H, 6.17% V) = (1.953e+05um H, 2.148e+05um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.101156e+05um
[03/14 15:22:15   7978s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 15:22:15   7978s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 15:22:15   7978s] (I)       ============  Phase 1c Route ============
[03/14 15:22:15   7978s] (I)       Usage: 227842 = (108484 H, 119358 V) = (7.95% H, 6.17% V) = (1.953e+05um H, 2.148e+05um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] (I)       ============  Phase 1d Route ============
[03/14 15:22:15   7978s] (I)       Usage: 227842 = (108484 H, 119358 V) = (7.95% H, 6.17% V) = (1.953e+05um H, 2.148e+05um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] (I)       ============  Phase 1e Route ============
[03/14 15:22:15   7978s] (I)       Started Phase 1e ( Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Usage: 227842 = (108484 H, 119358 V) = (7.95% H, 6.17% V) = (1.953e+05um H, 2.148e+05um V)
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.101156e+05um
[03/14 15:22:15   7978s] [NR-eGR] 
[03/14 15:22:15   7978s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       Running layer assignment with 1 threads
[03/14 15:22:15   7978s] (I)       Finished Phase 1l ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       ============  Phase 1l Route ============
[03/14 15:22:15   7978s] (I)       
[03/14 15:22:15   7978s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 15:22:15   7978s] [NR-eGR]                        OverCon            
[03/14 15:22:15   7978s] [NR-eGR]                         #Gcell     %Gcell
[03/14 15:22:15   7978s] [NR-eGR]       Layer                (1)    OverCon 
[03/14 15:22:15   7978s] [NR-eGR] ----------------------------------------------
[03/14 15:22:15   7978s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 15:22:15   7978s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/14 15:22:15   7978s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 15:22:15   7978s] [NR-eGR]      M4  (4)         7( 0.01%)   ( 0.01%) 
[03/14 15:22:15   7978s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 15:22:15   7978s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/14 15:22:15   7978s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/14 15:22:15   7978s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/14 15:22:15   7978s] [NR-eGR] ----------------------------------------------
[03/14 15:22:15   7978s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[03/14 15:22:15   7978s] [NR-eGR] 
[03/14 15:22:15   7978s] (I)       Finished Global Routing ( CPU: 0.31 sec, Real: 0.30 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] (I)       total 2D Cap : 3301766 = (1365912 H, 1935854 V)
[03/14 15:22:15   7978s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 15:22:15   7978s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 15:22:15   7978s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 2323.07 MB )
[03/14 15:22:15   7978s] OPERPROF: Starting HotSpotCal at level 1, MEM:2323.1M
[03/14 15:22:15   7978s] [hotspot] +------------+---------------+---------------+
[03/14 15:22:15   7978s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 15:22:15   7978s] [hotspot] +------------+---------------+---------------+
[03/14 15:22:15   7978s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 15:22:15   7978s] [hotspot] +------------+---------------+---------------+
[03/14 15:22:15   7978s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 15:22:15   7978s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 15:22:15   7978s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.008, MEM:2323.1M
[03/14 15:22:15   7978s] <optDesign CMD> Restore Using all VT Cells
[03/14 15:22:15   7978s] Starting delay calculation for Setup views
[03/14 15:22:15   7978s] #################################################################################
[03/14 15:22:15   7978s] # Design Stage: PreRoute
[03/14 15:22:15   7978s] # Design Name: fullchip
[03/14 15:22:15   7978s] # Design Mode: 65nm
[03/14 15:22:15   7978s] # Analysis Mode: MMMC Non-OCV 
[03/14 15:22:15   7978s] # Parasitics Mode: No SPEF/RCDB
[03/14 15:22:15   7978s] # Signoff Settings: SI Off 
[03/14 15:22:15   7978s] #################################################################################
[03/14 15:22:16   7979s] Calculate delays in BcWc mode...
[03/14 15:22:16   7979s] Topological Sorting (REAL = 0:00:00.0, MEM = 2321.1M, InitMEM = 2321.1M)
[03/14 15:22:16   7979s] Start delay calculation (fullDC) (1 T). (MEM=2321.07)
[03/14 15:22:16   7980s] End AAE Lib Interpolated Model. (MEM=2332.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 15:22:21   7985s] Total number of fetched objects 27031
[03/14 15:22:21   7985s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 15:22:21   7985s] End delay calculation. (MEM=2380.28 CPU=0:00:03.9 REAL=0:00:04.0)
[03/14 15:22:21   7985s] End delay calculation (fullDC). (MEM=2380.28 CPU=0:00:05.3 REAL=0:00:05.0)
[03/14 15:22:21   7985s] *** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 2380.3M) ***
[03/14 15:22:22   7985s] *** Done Building Timing Graph (cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=2:13:06 mem=2380.3M)
[03/14 15:22:22   7985s] 
[03/14 15:22:22   7985s] Begin Power Analysis
[03/14 15:22:22   7985s] 
[03/14 15:22:22   7986s]              0V	    VSS
[03/14 15:22:22   7986s]            0.9V	    VDD
[03/14 15:22:22   7986s] Begin Processing Timing Library for Power Calculation
[03/14 15:22:22   7986s] 
[03/14 15:22:22   7986s] Begin Processing Timing Library for Power Calculation
[03/14 15:22:22   7986s] 
[03/14 15:22:22   7986s] 
[03/14 15:22:22   7986s] 
[03/14 15:22:22   7986s] Begin Processing Power Net/Grid for Power Calculation
[03/14 15:22:22   7986s] 
[03/14 15:22:22   7986s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.60MB/3531.26MB/2020.34MB)
[03/14 15:22:22   7986s] 
[03/14 15:22:22   7986s] Begin Processing Timing Window Data for Power Calculation
[03/14 15:22:22   7986s] 
[03/14 15:22:22   7986s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.60MB/3531.26MB/2020.34MB)
[03/14 15:22:22   7986s] 
[03/14 15:22:22   7986s] Begin Processing User Attributes
[03/14 15:22:22   7986s] 
[03/14 15:22:22   7986s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.60MB/3531.26MB/2020.34MB)
[03/14 15:22:22   7986s] 
[03/14 15:22:22   7986s] Begin Processing Signal Activity
[03/14 15:22:22   7986s] 
[03/14 15:22:24   7987s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1966.81MB/3531.26MB/2020.34MB)
[03/14 15:22:24   7987s] 
[03/14 15:22:24   7987s] Begin Power Computation
[03/14 15:22:24   7987s] 
[03/14 15:22:24   7987s]       ----------------------------------------------------------
[03/14 15:22:24   7987s]       # of cell(s) missing both power/leakage table: 0
[03/14 15:22:24   7987s]       # of cell(s) missing power table: 1
[03/14 15:22:24   7987s]       # of cell(s) missing leakage table: 0
[03/14 15:22:24   7987s]       # of MSMV cell(s) missing power_level: 0
[03/14 15:22:24   7987s]       ----------------------------------------------------------
[03/14 15:22:24   7987s] CellName                                  Missing Table(s)
[03/14 15:22:24   7987s] TIEL                                      internal power, 
[03/14 15:22:24   7987s] 
[03/14 15:22:24   7987s] 
[03/14 15:22:27   7990s] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1966.82MB/3531.26MB/2020.34MB)
[03/14 15:22:27   7990s] 
[03/14 15:22:27   7990s] Begin Processing User Attributes
[03/14 15:22:27   7990s] 
[03/14 15:22:27   7990s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1966.82MB/3531.26MB/2020.34MB)
[03/14 15:22:27   7990s] 
[03/14 15:22:27   7990s] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1966.82MB/3531.26MB/2020.34MB)
[03/14 15:22:27   7990s] 
[03/14 15:22:27   7990s] *



[03/14 15:22:27   7990s] Total Power
[03/14 15:22:27   7990s] -----------------------------------------------------------------------------------------
[03/14 15:22:27   7990s] Total Internal Power:       81.68581603 	   70.7104%
[03/14 15:22:27   7990s] Total Switching Power:      32.74085663 	   28.3418%
[03/14 15:22:27   7990s] Total Leakage Power:         1.09489935 	    0.9478%
[03/14 15:22:27   7990s] Total Power:               115.52157197
[03/14 15:22:27   7990s] -----------------------------------------------------------------------------------------
[03/14 15:22:27   7991s] Processing average sequential pin duty cycle 
[03/14 15:22:27   7991s] **optDesign ... cpu = 0:29:05, real = 0:29:04, mem = 1945.8M, totSessionCpu=2:13:11 **
[03/14 15:22:27   7991s] cleaningup cpe interface
[03/14 15:22:27   7991s] Reported timing to dir ./timingReports
[03/14 15:22:27   7991s] **optDesign ... cpu = 0:29:05, real = 0:29:04, mem = 1942.4M, totSessionCpu=2:13:11 **
[03/14 15:22:27   7991s] ** Profile ** Start :  cpu=0:00:00.0, mem=2319.3M
[03/14 15:22:27   7991s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2319.3M
[03/14 15:22:28   7991s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.102, MEM:2319.3M
[03/14 15:22:28   7991s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2319.3M
[03/14 15:22:28   7991s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2329.3M
[03/14 15:22:28   7992s] ** Profile ** Total reports :  cpu=0:00:00.4, mem=2321.3M
[03/14 15:22:31   7993s] ** Profile ** DRVs :  cpu=0:00:01.3, mem=2319.3M
[03/14 15:22:31   7993s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.148  | -0.349  |
|           TNS (ns):| -66.523 | -52.062 | -14.461 |
|    Violating Paths:|  1011   |   915   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.942%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2319.3M
[03/14 15:22:31   7993s] **optDesign ... cpu = 0:29:07, real = 0:29:08, mem = 1934.0M, totSessionCpu=2:13:14 **
[03/14 15:22:31   7993s] *** Finished optDesign ***
[03/14 15:22:31   7993s] cleaningup cpe interface
[03/14 15:22:31   7993s] 
[03/14 15:22:31   7993s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:29:27 real=  0:29:27)
[03/14 15:22:31   7993s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:08:28 real=  0:08:28)
[03/14 15:22:31   7993s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:14:13 real=  0:14:12)
[03/14 15:22:31   7993s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:25.6 real=0:00:25.7)
[03/14 15:22:31   7993s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:37 real=  0:01:37)
[03/14 15:22:31   7993s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:03:39 real=  0:03:39)
[03/14 15:22:31   7993s] Info: pop threads available for lower-level modules during optimization.
[03/14 15:22:31   7993s] Deleting Lib Analyzer.
[03/14 15:22:31   7993s] Info: Destroy the CCOpt slew target map.
[03/14 15:22:31   7993s] clean pInstBBox. size 0
[03/14 15:22:31   7993s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/14 15:22:31   7993s] Deleting Cell Server ...
[03/14 15:22:31   7993s] Set place::cacheFPlanSiteMark to 0
[03/14 15:22:31   7993s] All LLGs are deleted
[03/14 15:22:31   7993s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2319.3M
[03/14 15:22:31   7993s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2317.1M
[03/14 15:22:31   7993s] cleaningup cpe interface
[03/14 15:22:31   7993s] 
[03/14 15:22:31   7993s] *** Summary of all messages that are not suppressed in this session:
[03/14 15:22:31   7993s] Severity  ID               Count  Summary                                  
[03/14 15:22:31   7993s] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/14 15:22:31   7993s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/14 15:22:31   7993s] WARNING   IMPCCOPT-2332      513  The property %s is deprecated. It still ...
[03/14 15:22:31   7993s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[03/14 15:22:31   7993s] WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
[03/14 15:22:31   7993s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/14 15:22:31   7993s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/14 15:22:31   7993s] *** Message Summary: 533 warning(s), 0 error(s)
[03/14 15:22:31   7993s] 
[03/14 15:22:31   7993s] 
[03/14 15:22:31   7993s] =============================================================================================
[03/14 15:22:31   7993s]  Final TAT Report for ccopt_design
[03/14 15:22:31   7993s] =============================================================================================
[03/14 15:22:31   7993s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:22:31   7993s] ---------------------------------------------------------------------------------------------
[03/14 15:22:31   7993s] [ WnsOpt                 ]      8   0:14:33.2  (  46.9 % )     0:15:49.4 /  0:15:49.7    1.0
[03/14 15:22:31   7993s] [ TnsOpt                 ]      6   0:09:58.8  (  32.2 % )     0:10:12.9 /  0:10:13.6    1.0
[03/14 15:22:31   7993s] [ HardenOpt              ]      1   0:00:08.3  (   0.4 % )     0:00:08.3 /  0:00:08.3    1.0
[03/14 15:22:31   7993s] [ DrvOpt                 ]      2   0:00:10.5  (   0.6 % )     0:00:10.5 /  0:00:10.5    1.0
[03/14 15:22:31   7993s] [ SkewClock              ]      4   0:00:25.6  (   1.4 % )     0:00:33.2 /  0:00:32.7    1.0
[03/14 15:22:31   7993s] [ AreaOpt                ]      3   0:00:53.0  (   2.8 % )     0:00:54.4 /  0:00:54.5    1.0
[03/14 15:22:31   7993s] [ PowerOpt               ]      2   0:00:53.6  (   2.9 % )     0:00:53.6 /  0:00:53.6    1.0
[03/14 15:22:31   7993s] [ ViewPruning            ]      7   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:22:31   7993s] [ IncrReplace            ]      1   0:00:01.3  (   0.1 % )     0:00:01.3 /  0:00:01.4    1.0
[03/14 15:22:31   7993s] [ RefinePlace            ]     13   0:00:36.8  (   2.0 % )     0:00:36.8 /  0:00:36.9    1.0
[03/14 15:22:31   7993s] [ TimingUpdate           ]      6   0:00:01.4  (   0.1 % )     0:00:13.2 /  0:00:13.3    1.0
[03/14 15:22:31   7993s] [ FullDelayCalc          ]      2   0:00:11.9  (   0.6 % )     0:00:11.9 /  0:00:11.9    1.0
[03/14 15:22:31   7993s] [ QThreadMaster          ]      1   0:00:07.7  (   0.4 % )     0:00:07.7 /  0:00:07.1    0.9
[03/14 15:22:31   7993s] [ OptSummaryReport       ]      3   0:00:00.5  (   0.0 % )     0:00:11.9 /  0:00:10.8    0.9
[03/14 15:22:31   7993s] [ TimingReport           ]      3   0:00:01.0  (   0.1 % )     0:00:01.0 /  0:00:01.1    1.0
[03/14 15:22:31   7993s] [ DrvReport              ]      3   0:00:03.9  (   0.2 % )     0:00:03.9 /  0:00:02.7    0.7
[03/14 15:22:31   7993s] [ PowerReport            ]      3   0:00:15.5  (   0.8 % )     0:00:15.5 /  0:00:15.5    1.0
[03/14 15:22:31   7993s] [ GenerateReports        ]      1   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:22:31   7993s] [ PropagateActivity      ]      1   0:00:03.3  (   0.2 % )     0:00:03.3 /  0:00:03.2    1.0
[03/14 15:22:31   7993s] [ MISC                   ]          0:02:34.2  (   8.3 % )     0:02:34.2 /  0:02:34.3    1.0
[03/14 15:22:31   7993s] ---------------------------------------------------------------------------------------------
[03/14 15:22:31   7993s]  ccopt_design TOTAL                 0:31:01.1  ( 100.0 % )     0:31:01.1 /  0:31:01.2    1.0
[03/14 15:22:31   7993s] ---------------------------------------------------------------------------------------------
[03/14 15:22:31   7993s] 
[03/14 15:22:31   7993s] #% End ccopt_design (date=03/14 15:22:31, total cpu=0:31:01, real=0:31:01, peak res=2021.5M, current mem=1859.0M)
[03/14 15:22:31   7993s] <CMD> set_propagated_clock [all_clocks]
[03/14 15:22:31   7993s] <CMD> optDesign -postCTS -hold
[03/14 15:22:31   7993s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1824.1M, totSessionCpu=2:13:14 **
[03/14 15:22:31   7993s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/14 15:22:31   7993s] GigaOpt running with 1 threads.
[03/14 15:22:31   7993s] Info: 1 threads available for lower-level modules during optimization.
[03/14 15:22:32   7994s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 15:22:32   7994s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 15:22:32   7994s] Summary for sequential cells identification: 
[03/14 15:22:32   7994s]   Identified SBFF number: 199
[03/14 15:22:32   7994s]   Identified MBFF number: 0
[03/14 15:22:32   7994s]   Identified SB Latch number: 0
[03/14 15:22:32   7994s]   Identified MB Latch number: 0
[03/14 15:22:32   7994s]   Not identified SBFF number: 0
[03/14 15:22:32   7994s]   Not identified MBFF number: 0
[03/14 15:22:32   7994s]   Not identified SB Latch number: 0
[03/14 15:22:32   7994s]   Not identified MB Latch number: 0
[03/14 15:22:32   7994s]   Number of sequential cells which are not FFs: 104
[03/14 15:22:32   7994s]  Visiting view : WC_VIEW
[03/14 15:22:32   7994s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/14 15:22:32   7994s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 15:22:32   7994s]  Visiting view : BC_VIEW
[03/14 15:22:32   7994s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/14 15:22:32   7994s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 15:22:32   7994s]  Setting StdDelay to 14.50
[03/14 15:22:32   7994s] Creating Cell Server, finished. 
[03/14 15:22:32   7994s] 
[03/14 15:22:32   7994s] Need call spDPlaceInit before registerPrioInstLoc.
[03/14 15:22:32   7994s] OPERPROF: Starting DPlace-Init at level 1, MEM:2255.6M
[03/14 15:22:32   7994s] z: 2, totalTracks: 1
[03/14 15:22:32   7994s] z: 4, totalTracks: 1
[03/14 15:22:32   7994s] z: 6, totalTracks: 1
[03/14 15:22:32   7994s] z: 8, totalTracks: 1
[03/14 15:22:32   7994s] #spOpts: N=65 mergeVia=F 
[03/14 15:22:32   7994s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2255.6M
[03/14 15:22:32   7994s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2255.6M
[03/14 15:22:32   7994s] Core basic site is core
[03/14 15:22:32   7994s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 15:22:32   7994s] SiteArray: use 2,285,568 bytes
[03/14 15:22:32   7994s] SiteArray: current memory after site array memory allocation 2257.8M
[03/14 15:22:32   7994s] SiteArray: FP blocked sites are writable
[03/14 15:22:32   7994s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 15:22:32   7994s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2257.8M
[03/14 15:22:32   7994s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 15:22:32   7994s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:2257.8M
[03/14 15:22:32   7994s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.093, MEM:2257.8M
[03/14 15:22:32   7994s] OPERPROF:     Starting CMU at level 3, MEM:2257.8M
[03/14 15:22:32   7994s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2257.8M
[03/14 15:22:32   7994s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.108, MEM:2257.8M
[03/14 15:22:32   7994s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2257.8MB).
[03/14 15:22:32   7994s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.153, MEM:2257.8M
[03/14 15:22:32   7994s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/14 15:22:32   7994s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/14 15:22:32   7994s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/14 15:22:32   7994s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/14 15:22:32   7994s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/14 15:22:32   7994s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/14 15:22:32   7994s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/14 15:22:32   7994s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/14 15:22:32   7994s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/14 15:22:32   7994s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/14 15:22:32   7994s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/14 15:22:32   7994s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/14 15:22:32   7994s] 	Cell FILL1_LL, site bcore.
[03/14 15:22:32   7994s] 	Cell FILL_NW_HH, site bcore.
[03/14 15:22:32   7994s] 	Cell FILL_NW_LL, site bcore.
[03/14 15:22:32   7994s] 	Cell LVLLHCD1, site bcore.
[03/14 15:22:32   7994s] 	Cell LVLLHCD2, site bcore.
[03/14 15:22:32   7994s] 	Cell LVLLHCD4, site bcore.
[03/14 15:22:32   7994s] 	Cell LVLLHCD8, site bcore.
[03/14 15:22:32   7994s] 	Cell LVLLHD1, site bcore.
[03/14 15:22:32   7994s] 	Cell LVLLHD2, site bcore.
[03/14 15:22:32   7994s] 	Cell LVLLHD4, site bcore.
[03/14 15:22:32   7994s] 	Cell LVLLHD8, site bcore.
[03/14 15:22:32   7994s] .
[03/14 15:22:32   7994s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2257.8M
[03/14 15:22:32   7995s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.087, MEM:2257.8M
[03/14 15:22:32   7995s] 
[03/14 15:22:32   7995s] Creating Lib Analyzer ...
[03/14 15:22:32   7995s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 15:22:32   7995s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/14 15:22:32   7995s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 15:22:32   7995s] 
[03/14 15:22:33   7996s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:13:16 mem=2263.8M
[03/14 15:22:33   7996s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:13:16 mem=2263.8M
[03/14 15:22:33   7996s] Creating Lib Analyzer, finished. 
[03/14 15:22:34   7996s] #################################################################################
[03/14 15:22:34   7996s] # Design Stage: PreRoute
[03/14 15:22:34   7996s] # Design Name: fullchip
[03/14 15:22:34   7996s] # Design Mode: 65nm
[03/14 15:22:34   7996s] # Analysis Mode: MMMC Non-OCV 
[03/14 15:22:34   7996s] # Parasitics Mode: No SPEF/RCDB
[03/14 15:22:34   7996s] # Signoff Settings: SI Off 
[03/14 15:22:34   7996s] #################################################################################
[03/14 15:22:35   7997s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2261.8M) ***
[03/14 15:22:35   7998s]              0V	    VSS
[03/14 15:22:35   7998s]            0.9V	    VDD
[03/14 15:22:37   7999s] Processing average sequential pin duty cycle 
[03/14 15:22:37   8000s] Processing average sequential pin duty cycle 
[03/14 15:22:37   8000s] Initializing cpe interface
[03/14 15:22:39   8001s] Processing average sequential pin duty cycle 
[03/14 15:22:42   8005s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1880.3M, totSessionCpu=2:13:25 **
[03/14 15:22:42   8005s] *** optDesign -postCTS ***
[03/14 15:22:42   8005s] DRC Margin: user margin 0.0
[03/14 15:22:42   8005s] Hold Target Slack: user slack 0
[03/14 15:22:42   8005s] Setup Target Slack: user slack 0;
[03/14 15:22:42   8005s] setUsefulSkewMode -ecoRoute false
[03/14 15:22:42   8005s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2288.4M
[03/14 15:22:43   8005s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.103, MEM:2288.4M
[03/14 15:22:43   8005s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2288.4M
[03/14 15:22:43   8005s] All LLGs are deleted
[03/14 15:22:43   8005s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2288.4M
[03/14 15:22:43   8005s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2286.3M
[03/14 15:22:43   8005s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2286.3M
[03/14 15:22:43   8005s] Start to check current routing status for nets...
[03/14 15:22:43   8005s] All nets are already routed correctly.
[03/14 15:22:43   8005s] End to check current routing status for nets (mem=2286.3M)
[03/14 15:22:43   8005s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 15:22:43   8005s] ### Creating PhyDesignMc. totSessionCpu=2:13:25 mem=2286.3M
[03/14 15:22:43   8005s] OPERPROF: Starting DPlace-Init at level 1, MEM:2286.3M
[03/14 15:22:43   8005s] z: 2, totalTracks: 1
[03/14 15:22:43   8005s] z: 4, totalTracks: 1
[03/14 15:22:43   8005s] z: 6, totalTracks: 1
[03/14 15:22:43   8005s] z: 8, totalTracks: 1
[03/14 15:22:43   8005s] #spOpts: N=65 mergeVia=F 
[03/14 15:22:43   8005s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2286.3M
[03/14 15:22:43   8005s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2286.3M
[03/14 15:22:43   8005s] Core basic site is core
[03/14 15:22:43   8005s] SiteArray: non-trimmed site array dimensions = 248 x 2250
[03/14 15:22:43   8005s] SiteArray: use 2,285,568 bytes
[03/14 15:22:43   8005s] SiteArray: current memory after site array memory allocation 2288.4M
[03/14 15:22:43   8005s] SiteArray: FP blocked sites are writable
[03/14 15:22:43   8005s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 15:22:43   8005s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2288.4M
[03/14 15:22:43   8005s] Process 2245 wires and vias for routing blockage and capacity analysis
[03/14 15:22:43   8005s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:2288.4M
[03/14 15:22:43   8005s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.093, MEM:2288.4M
[03/14 15:22:43   8005s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.103, MEM:2288.4M
[03/14 15:22:43   8005s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2288.4MB).
[03/14 15:22:43   8005s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.149, MEM:2288.4M
[03/14 15:22:43   8005s] TotalInstCnt at PhyDesignMc Initialization: 25,848
[03/14 15:22:43   8005s] ### Creating PhyDesignMc, finished. totSessionCpu=2:13:26 mem=2288.4M
[03/14 15:22:43   8005s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2288.4M
[03/14 15:22:43   8005s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.074, MEM:2288.4M
[03/14 15:22:43   8005s] TotalInstCnt at PhyDesignMc Destruction: 25,848
[03/14 15:22:43   8005s] GigaOpt Hold Optimizer is used
[03/14 15:22:43   8005s] Include MVT Delays for Hold Opt
[03/14 15:22:43   8005s] Deleting Cell Server ...
[03/14 15:22:43   8005s] Deleting Lib Analyzer.
[03/14 15:22:43   8005s] <optDesign CMD> fixhold  no -lvt Cells
[03/14 15:22:43   8005s] #InfoCS: Num dontuse cells 391, Num usable cells 630
[03/14 15:22:43   8005s] optDesignOneStep: Power Flow
[03/14 15:22:43   8005s] #InfoCS: Num dontuse cells 391, Num usable cells 630
[03/14 15:22:43   8006s] End AAE Lib Interpolated Model. (MEM=2288.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 15:22:43   8006s] 
[03/14 15:22:43   8006s] Creating Lib Analyzer ...
[03/14 15:22:43   8006s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 15:22:43   8006s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 15:22:43   8006s] Summary for sequential cells identification: 
[03/14 15:22:43   8006s]   Identified SBFF number: 199
[03/14 15:22:43   8006s]   Identified MBFF number: 0
[03/14 15:22:43   8006s]   Identified SB Latch number: 0
[03/14 15:22:43   8006s]   Identified MB Latch number: 0
[03/14 15:22:43   8006s]   Not identified SBFF number: 0
[03/14 15:22:43   8006s]   Not identified MBFF number: 0
[03/14 15:22:43   8006s]   Not identified SB Latch number: 0
[03/14 15:22:43   8006s]   Not identified MB Latch number: 0
[03/14 15:22:43   8006s]   Number of sequential cells which are not FFs: 104
[03/14 15:22:43   8006s]  Visiting view : WC_VIEW
[03/14 15:22:43   8006s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/14 15:22:43   8006s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 15:22:43   8006s]  Visiting view : BC_VIEW
[03/14 15:22:43   8006s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/14 15:22:43   8006s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 15:22:43   8006s]  Setting StdDelay to 25.80
[03/14 15:22:43   8006s] Creating Cell Server, finished. 
[03/14 15:22:43   8006s] 
[03/14 15:22:43   8006s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[03/14 15:22:43   8006s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/14 15:22:43   8006s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 15:22:43   8006s] 
[03/14 15:22:44   8006s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:13:27 mem=2288.4M
[03/14 15:22:44   8006s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:13:27 mem=2288.4M
[03/14 15:22:44   8006s] Creating Lib Analyzer, finished. 
[03/14 15:22:44   8006s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:13:27 mem=2288.4M ***
[03/14 15:22:44   8006s] Effort level <high> specified for reg2reg path_group
[03/14 15:22:45   8007s] End AAE Lib Interpolated Model. (MEM=2296.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 15:22:45   8007s] **INFO: Starting Blocking QThread with 1 CPU
[03/14 15:22:45   8007s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/14 15:22:45   8007s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
[03/14 15:22:45   8007s] Starting delay calculation for Hold views
[03/14 15:22:45   8007s] #################################################################################
[03/14 15:22:45   8007s] # Design Stage: PreRoute
[03/14 15:22:45   8007s] # Design Name: fullchip
[03/14 15:22:45   8007s] # Design Mode: 65nm
[03/14 15:22:45   8007s] # Analysis Mode: MMMC Non-OCV 
[03/14 15:22:45   8007s] # Parasitics Mode: No SPEF/RCDB
[03/14 15:22:45   8007s] # Signoff Settings: SI Off 
[03/14 15:22:45   8007s] #################################################################################
[03/14 15:22:45   8007s] AAE_INFO: 1 threads acquired from CTE.
[03/14 15:22:45   8007s] Calculate delays in BcWc mode...
[03/14 15:22:45   8007s] Topological Sorting (REAL = 0:00:00.0, MEM = 4.4M, InitMEM = 0.5M)
[03/14 15:22:45   8007s] Start delay calculation (fullDC) (1 T). (MEM=4.41797)
[03/14 15:22:45   8007s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/14 15:22:45   8007s] End AAE Lib Interpolated Model. (MEM=15.9336 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 15:22:45   8007s] Total number of fetched objects 27031
[03/14 15:22:45   8007s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 15:22:45   8007s] End delay calculation. (MEM=0 CPU=0:00:04.0 REAL=0:00:04.0)
[03/14 15:22:45   8007s] End delay calculation (fullDC). (MEM=0 CPU=0:00:05.1 REAL=0:00:05.0)
[03/14 15:22:45   8007s] *** CDM Built up (cpu=0:00:05.6  real=0:00:05.0  mem= 0.0M) ***
[03/14 15:22:45   8007s] *** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:00:14.5 mem=0.0M)
[03/14 15:22:45   8007s] 
[03/14 15:22:45   8007s] Active hold views:
[03/14 15:22:45   8007s]  BC_VIEW
[03/14 15:22:45   8007s]   Dominating endpoints: 0
[03/14 15:22:45   8007s]   Dominating TNS: -0.000
[03/14 15:22:45   8007s] 
[03/14 15:22:45   8007s] Done building cte hold timing graph (fixHold) cpu=0:00:08.4 real=0:00:09.0 totSessionCpu=0:00:15.4 mem=0.0M ***
[03/14 15:22:45   8007s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/14 15:22:45   8007s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=0.0M
[03/14 15:22:45   8007s] Done building hold timer [76635 node(s), 107191 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.3 real=0:00:12.0 totSessionCpu=0:00:18.3 mem=0.0M ***
[03/14 15:22:45   8007s] *** QThread HoldInit [finish] : cpu/real = 0:00:11.4/0:00:11.4 (1.0), mem = 0.0M
[03/14 15:22:45   8007s] 
[03/14 15:22:45   8007s] =============================================================================================
[03/14 15:22:45   8007s]  Step TAT Report for QThreadWorker #1
[03/14 15:22:45   8007s] =============================================================================================
[03/14 15:22:45   8007s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:22:45   8007s] ---------------------------------------------------------------------------------------------
[03/14 15:22:45   8007s] [ ViewPruning            ]      3   0:00:00.1  (   1.3 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 15:22:45   8007s] [ TimingUpdate           ]      2   0:00:00.6  (   5.4 % )     0:00:06.2 /  0:00:06.2    1.0
[03/14 15:22:45   8007s] [ FullDelayCalc          ]      1   0:00:05.6  (  49.1 % )     0:00:05.6 /  0:00:05.6    1.0
[03/14 15:22:45   8007s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:22:45   8007s] [ SlackTraversorInit     ]      2   0:00:00.9  (   7.9 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 15:22:45   8007s] [ BuildHoldTimer         ]      1   0:00:00.3  (   2.2 % )     0:00:01.7 /  0:00:01.7    1.0
[03/14 15:22:45   8007s] [ HoldTimerViewData      ]      1   0:00:00.6  (   4.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/14 15:22:45   8007s] [ HoldTimerSlackGraph    ]      1   0:00:00.9  (   7.7 % )     0:00:00.9 /  0:00:00.9    1.0
[03/14 15:22:45   8007s] [ HoldTimerNodeList      ]      1   0:00:00.7  (   5.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 15:22:45   8007s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   3.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:22:45   8007s] [ MISC                   ]          0:00:01.4  (  12.1 % )     0:00:01.4 /  0:00:01.4    1.0
[03/14 15:22:45   8007s] ---------------------------------------------------------------------------------------------
[03/14 15:22:45   8007s]  QThreadWorker #1 TOTAL             0:00:11.4  ( 100.0 % )     0:00:11.4 /  0:00:11.4    1.0
[03/14 15:22:45   8007s] ---------------------------------------------------------------------------------------------
[03/14 15:22:45   8007s] 
[03/14 15:22:57   8018s]  
_______________________________________________________________________
[03/14 15:22:57   8019s] Starting delay calculation for Setup views
[03/14 15:22:57   8019s] #################################################################################
[03/14 15:22:57   8019s] # Design Stage: PreRoute
[03/14 15:22:57   8019s] # Design Name: fullchip
[03/14 15:22:57   8019s] # Design Mode: 65nm
[03/14 15:22:57   8019s] # Analysis Mode: MMMC Non-OCV 
[03/14 15:22:57   8019s] # Parasitics Mode: No SPEF/RCDB
[03/14 15:22:57   8019s] # Signoff Settings: SI Off 
[03/14 15:22:57   8019s] #################################################################################
[03/14 15:22:57   8019s] Calculate delays in BcWc mode...
[03/14 15:22:57   8019s] Topological Sorting (REAL = 0:00:00.0, MEM = 2300.4M, InitMEM = 2296.5M)
[03/14 15:22:57   8019s] Start delay calculation (fullDC) (1 T). (MEM=2300.42)
[03/14 15:22:57   8019s] End AAE Lib Interpolated Model. (MEM=2311.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 15:23:02   8024s] Total number of fetched objects 27031
[03/14 15:23:02   8024s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 15:23:02   8024s] End delay calculation. (MEM=2356.63 CPU=0:00:03.9 REAL=0:00:04.0)
[03/14 15:23:02   8024s] End delay calculation (fullDC). (MEM=2356.63 CPU=0:00:05.0 REAL=0:00:05.0)
[03/14 15:23:02   8024s] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 2356.6M) ***
[03/14 15:23:03   8025s] *** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=2:13:45 mem=2356.6M)
[03/14 15:23:03   8025s] Done building cte setup timing graph (fixHold) cpu=0:00:18.4 real=0:00:19.0 totSessionCpu=2:13:45 mem=2356.6M ***
[03/14 15:23:03   8025s] ** Profile ** Start :  cpu=0:00:00.0, mem=2356.6M
[03/14 15:23:03   8025s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2356.6M
[03/14 15:23:04   8026s] *info: category slack lower bound [L -348.9] default
[03/14 15:23:04   8026s] *info: category slack lower bound [H -148.3] reg2reg 
[03/14 15:23:04   8026s] --------------------------------------------------- 
[03/14 15:23:04   8026s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/14 15:23:04   8026s] --------------------------------------------------- 
[03/14 15:23:04   8026s]          WNS    reg2regWNS
[03/14 15:23:04   8026s]    -0.349 ns     -0.148 ns
[03/14 15:23:04   8026s] --------------------------------------------------- 
[03/14 15:23:04   8026s] Restoring Auto Hold Views:  BC_VIEW
[03/14 15:23:04   8026s] Restoring Active Hold Views:  BC_VIEW 
[03/14 15:23:04   8026s] Restoring Hold Target Slack: 0
[03/14 15:23:04   8026s] 
[03/14 15:23:04   8026s] *Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[03/14 15:23:04   8026s] *Info: worst delay setup view: WC_VIEW
[03/14 15:23:04   8026s] Footprint list for hold buffering (delay unit: ps)
[03/14 15:23:04   8026s] =================================================================
[03/14 15:23:04   8026s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/14 15:23:04   8026s] ------------------------------------------------------------------
[03/14 15:23:04   8026s] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/14 15:23:04   8026s] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/14 15:23:04   8026s] =================================================================
[03/14 15:23:05   8027s] Deleting Cell Server ...
[03/14 15:23:05   8027s] Deleting Lib Analyzer.
[03/14 15:23:05   8027s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/14 15:23:05   8027s] Creating Cell Server ...(0, 0, 0, 0)
[03/14 15:23:05   8027s] Summary for sequential cells identification: 
[03/14 15:23:05   8027s]   Identified SBFF number: 199
[03/14 15:23:05   8027s]   Identified MBFF number: 0
[03/14 15:23:05   8027s]   Identified SB Latch number: 0
[03/14 15:23:05   8027s]   Identified MB Latch number: 0
[03/14 15:23:05   8027s]   Not identified SBFF number: 0
[03/14 15:23:05   8027s]   Not identified MBFF number: 0
[03/14 15:23:05   8027s]   Not identified SB Latch number: 0
[03/14 15:23:05   8027s]   Not identified MB Latch number: 0
[03/14 15:23:05   8027s]   Number of sequential cells which are not FFs: 104
[03/14 15:23:05   8027s]  Visiting view : WC_VIEW
[03/14 15:23:05   8027s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/14 15:23:05   8027s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/14 15:23:05   8027s]  Visiting view : BC_VIEW
[03/14 15:23:05   8027s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/14 15:23:05   8027s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 15:23:05   8027s]  Setting StdDelay to 25.80
[03/14 15:23:05   8027s] Creating Cell Server, finished. 
[03/14 15:23:05   8027s] 
[03/14 15:23:05   8027s] Hold Timer stdDelay = 25.8ps
[03/14 15:23:05   8027s]  Visiting view : BC_VIEW
[03/14 15:23:05   8027s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/14 15:23:05   8027s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/14 15:23:05   8027s] ** Profile ** Start :  cpu=0:00:00.0, mem=2356.6M
[03/14 15:23:05   8027s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2356.6M
[03/14 15:23:05   8027s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.091, MEM:2356.6M
[03/14 15:23:05   8027s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2356.6M
[03/14 15:23:06   8027s] ** Profile ** DRVs :  cpu=0:00:00.7, mem=2356.6M
[03/14 15:23:06   8027s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.148  | -0.349  |
|           TNS (ns):| -66.523 | -52.062 | -14.461 |
|    Violating Paths:|  1011   |   915   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.177  | -0.084  | -0.177  |
|           TNS (ns):|-263.064 | -3.505  |-260.237 |
|    Violating Paths:|  4019   |   165   |  3902   |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.942%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 1929.8M, totSessionCpu=2:13:48 **
[03/14 15:23:06   8027s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:13:48.0/2:15:15.3 (1.0), mem = 2315.6M
[03/14 15:23:06   8027s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12465.34
[03/14 15:23:06   8028s] (I,S,L,T): WC_VIEW: 78.2785, 23.5835, 1.03996, 102.902
[03/14 15:23:06   8028s] ### Creating LA Mngr. totSessionCpu=2:13:48 mem=2435.9M
[03/14 15:23:07   8029s] ### Creating LA Mngr, finished. totSessionCpu=2:13:50 mem=2435.9M
[03/14 15:23:07   8029s] 
[03/14 15:23:07   8029s] Creating Lib Analyzer ...
[03/14 15:23:07   8029s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/14 15:23:07   8029s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/14 15:23:07   8029s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/14 15:23:07   8029s] 
[03/14 15:23:08   8030s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:13:51 mem=2435.9M
[03/14 15:23:08   8030s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:13:51 mem=2435.9M
[03/14 15:23:08   8030s] Creating Lib Analyzer, finished. 
[03/14 15:23:08   8030s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/14 15:23:08   8030s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/14 15:23:08   8030s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/14 15:23:08   8030s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/14 15:23:08   8030s] *info: Run optDesign holdfix with 1 thread.
[03/14 15:23:09   8030s] Info: 77 nets with fixed/cover wires excluded.
[03/14 15:23:09   8030s] Info: 172 clock nets excluded from IPO operation.
[03/14 15:23:09   8031s] --------------------------------------------------- 
[03/14 15:23:09   8031s]    Hold Timing Summary  - Initial 
[03/14 15:23:09   8031s] --------------------------------------------------- 
[03/14 15:23:09   8031s]  Target slack:       0.0000 ns
[03/14 15:23:09   8031s]  View: BC_VIEW 
[03/14 15:23:09   8031s]    WNS:      -0.1769
[03/14 15:23:09   8031s]    TNS:    -263.0638
[03/14 15:23:09   8031s]    VP :         4018
[03/14 15:23:09   8031s]    Worst hold path end point: core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/D 
[03/14 15:23:09   8031s] --------------------------------------------------- 
[03/14 15:23:09   8031s] Info: Done creating the CCOpt slew target map.
[03/14 15:23:09   8031s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/14 15:23:09   8031s] ### Creating PhyDesignMc. totSessionCpu=2:13:51 mem=2455.0M
[03/14 15:23:09   8031s] OPERPROF: Starting DPlace-Init at level 1, MEM:2455.0M
[03/14 15:23:09   8031s] z: 2, totalTracks: 1
[03/14 15:23:09   8031s] z: 4, totalTracks: 1
[03/14 15:23:09   8031s] z: 6, totalTracks: 1
[03/14 15:23:09   8031s] z: 8, totalTracks: 1
[03/14 15:23:09   8031s] #spOpts: N=65 mergeVia=F 
[03/14 15:23:09   8031s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2455.0M
[03/14 15:23:09   8031s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:2455.0M
[03/14 15:23:09   8031s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2455.0MB).
[03/14 15:23:09   8031s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.136, MEM:2455.0M
[03/14 15:23:09   8031s] TotalInstCnt at PhyDesignMc Initialization: 25,848
[03/14 15:23:09   8031s] ### Creating PhyDesignMc, finished. totSessionCpu=2:13:52 mem=2455.0M
[03/14 15:23:09   8031s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2455.0M
[03/14 15:23:09   8031s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2455.0M
[03/14 15:23:09   8031s] 
[03/14 15:23:09   8031s] *** Starting Core Fixing (fixHold) cpu=0:00:24.7 real=0:00:25.0 totSessionCpu=2:13:52 mem=2455.0M density=60.942% ***
[03/14 15:23:09   8031s] Optimizer Target Slack 0.000 StdDelay is 0.026  
[03/14 15:23:10   8032s] ### Creating RouteCongInterface, started
[03/14 15:23:10   8032s] 
[03/14 15:23:10   8032s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/14 15:23:10   8032s] 
[03/14 15:23:10   8032s] #optDebug: {0, 1.200}
[03/14 15:23:10   8032s] ### Creating RouteCongInterface, finished
[03/14 15:23:10   8032s] ** Profile ** Start :  cpu=0:00:00.0, mem=2455.0M
[03/14 15:23:10   8032s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2455.0M
[03/14 15:23:11   8033s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2455.0M

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.148  | -0.349  |
|           TNS (ns):| -66.523 | -52.062 | -14.461 |
|    Violating Paths:|  1011   |   915   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

Density: 60.942%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[03/14 15:23:11   8033s] *info: Hold Batch Commit is enabled
[03/14 15:23:11   8033s] *info: Levelized Batch Commit is enabled
[03/14 15:23:11   8033s] 
[03/14 15:23:11   8033s] Phase I ......
[03/14 15:23:11   8033s] Executing transform: ECO Safe Resize
[03/14 15:23:11   8033s] Worst hold path end point:
[03/14 15:23:11   8033s]   core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/D
[03/14 15:23:11   8033s]     net: core_instance/ofifo_inst/col_idx_7__fifo_instance/n242 (nrTerm=2)
[03/14 15:23:11   8033s] ===========================================================================================
[03/14 15:23:11   8033s]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/14 15:23:11   8033s] ------------------------------------------------------------------------------------------
[03/14 15:23:11   8033s]  Hold WNS :      -0.1769
[03/14 15:23:11   8033s]       TNS :    -263.0638
[03/14 15:23:11   8033s]       #VP :         4018
[03/14 15:23:11   8033s]   Density :      60.942%
[03/14 15:23:11   8033s] ------------------------------------------------------------------------------------------
[03/14 15:23:11   8033s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/14 15:23:11   8033s]  accumulated cpu=0:00:26.2 real=0:00:27.0 totSessionCpu=2:13:53 mem=2455.0M
[03/14 15:23:11   8033s] ===========================================================================================
[03/14 15:23:11   8033s] 
[03/14 15:23:11   8033s] Starting Phase 1 Step 1 Iter 1 ...
[03/14 15:23:11   8033s] Worst hold path end point:
[03/14 15:23:11   8033s]   core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/D
[03/14 15:23:11   8033s]     net: core_instance/ofifo_inst/col_idx_7__fifo_instance/n242 (nrTerm=2)
[03/14 15:23:11   8033s] ===========================================================================================
[03/14 15:23:11   8033s]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/14 15:23:11   8033s] ------------------------------------------------------------------------------------------
[03/14 15:23:11   8033s]  Hold WNS :      -0.1769
[03/14 15:23:11   8033s]       TNS :    -263.0638
[03/14 15:23:11   8033s]       #VP :         4018
[03/14 15:23:11   8033s]   Density :      60.942%
[03/14 15:23:11   8033s] ------------------------------------------------------------------------------------------
[03/14 15:23:11   8033s]  iteration   cpu=0:00:00.4 real=0:00:00.0
[03/14 15:23:11   8033s]  accumulated cpu=0:00:26.6 real=0:00:27.0 totSessionCpu=2:13:54 mem=2455.0M
[03/14 15:23:11   8033s] ===========================================================================================
[03/14 15:23:11   8033s] 
[03/14 15:23:11   8033s] 
[03/14 15:23:11   8033s] Capturing REF for hold ...
[03/14 15:23:11   8033s]    Hold Timing Snapshot: (REF)
[03/14 15:23:11   8033s]              All PG WNS: -0.177
[03/14 15:23:11   8033s]              All PG TNS: -263.064
[03/14 15:23:11   8033s] Executing transform: AddBuffer + LegalResize
[03/14 15:23:11   8033s] Worst hold path end point:
[03/14 15:23:11   8033s]   core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/D
[03/14 15:23:11   8033s]     net: core_instance/ofifo_inst/col_idx_7__fifo_instance/n242 (nrTerm=2)
[03/14 15:23:11   8033s] ===========================================================================================
[03/14 15:23:11   8033s]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/14 15:23:11   8033s] ------------------------------------------------------------------------------------------
[03/14 15:23:11   8033s]  Hold WNS :      -0.1769
[03/14 15:23:11   8033s]       TNS :    -263.0638
[03/14 15:23:11   8033s]       #VP :         4018
[03/14 15:23:11   8033s]   Density :      60.942%
[03/14 15:23:11   8033s] ------------------------------------------------------------------------------------------
[03/14 15:23:11   8033s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/14 15:23:11   8033s]  accumulated cpu=0:00:26.8 real=0:00:27.0 totSessionCpu=2:13:54 mem=2455.0M
[03/14 15:23:11   8033s] ===========================================================================================
[03/14 15:23:11   8033s] 
[03/14 15:23:11   8033s] Starting Phase 1 Step 2 Iter 1 ...
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3456_mem_in_0 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_0_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_0_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3457_mem_in_24 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_24_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_24_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3458_mem_in_7 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_7_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_7_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3459_mem_in_5 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_5_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_5_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3460_mem_in_8 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_8_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_8_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3461_mem_in_13 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_13_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_13_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3462_mem_in_16 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_16_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_16_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3463_mem_in_4 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_4_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_4_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3464_mem_in_20 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_20_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_20_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3465_mem_in_12 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_12_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_12_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3466_mem_in_10 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_10_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_10_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3467_mem_in_3 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_3_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_3_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst core_instance/FE_PHC3468_mem_in_9 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_9_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_9_/D
[03/14 15:23:15   8036s]       side term: core_instance/qmem_instance/memory5_reg_9_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3469_mem_in_1 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_1_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_1_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3470_mem_in_14 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_14_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_14_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3471_mem_in_2 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_2_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_2_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst FE_PHC3472_mem_in_6 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_6_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_6_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst core_instance/FE_PHC3473_mem_in_15 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_15_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_15_/D
[03/14 15:23:15   8036s]       side term: core_instance/qmem_instance/memory9_reg_15_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst core_instance/FE_PHC3474_mem_in_11 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory7_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory9_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_11_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_11_/D
[03/14 15:23:15   8036s]       side term: core_instance/qmem_instance/memory15_reg_11_/D
[03/14 15:23:15   8036s]       side term: core_instance/qmem_instance/memory1_reg_11_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst core_instance/FE_PHC3475_mem_in_21 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_21_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_21_/D
[03/14 15:23:15   8036s]       side term: core_instance/qmem_instance/memory7_reg_21_/D
[03/14 15:23:15   8036s]       side term: core_instance/qmem_instance/memory9_reg_21_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst core_instance/FE_PHC3476_mem_in_22 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory15_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_22_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_22_/D
[03/14 15:23:15   8036s]       side term: core_instance/qmem_instance/memory7_reg_22_/D
[03/14 15:23:15   8036s]       side term: core_instance/qmem_instance/memory9_reg_22_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst core_instance/FE_PHC3477_mem_in_18 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory5_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory6_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory10_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory3_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory13_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory11_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory1_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory12_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory10_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory11_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory13_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory14_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory15_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory0_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory1_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory2_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory3_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory4_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory5_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory6_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory7_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory8_reg_18_/D
[03/14 15:23:15   8036s]       sink term: core_instance/kmem_instance/memory9_reg_18_/D
[03/14 15:23:15   8036s]       side term: core_instance/qmem_instance/memory15_reg_18_/D
[03/14 15:23:15   8036s]       side term: core_instance/qmem_instance/memory7_reg_18_/D
[03/14 15:23:15   8036s]       side term: core_instance/qmem_instance/memory9_reg_18_/D
[03/14 15:23:15   8036s] 
[03/14 15:23:15   8036s]     Added inst core_instance/FE_PHC3478_mem_in_17 (BUFFD1)
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory4_reg_17_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory2_reg_17_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory14_reg_17_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory0_reg_17_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory8_reg_17_/D
[03/14 15:23:15   8036s]       sink term: core_instance/qmem_instance/memory12_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_17_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_17_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory11_reg_17_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory13_reg_17_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory15_reg_17_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory1_reg_17_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3479_mem_in_19 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_19_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_19_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory11_reg_19_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory7_reg_19_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory9_reg_19_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3480_mem_in_23 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_23_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_23_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory15_reg_23_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory1_reg_23_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3481_mem_in_26 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_26_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_26_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3482_mem_in_28 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_28_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_28_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3483_mem_in_25 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_25_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_25_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory11_reg_25_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory13_reg_25_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory15_reg_25_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory1_reg_25_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3484_mem_in_49 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_49_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_49_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory10_reg_49_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3485_mem_in_57 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_57_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_57_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3486_mem_in_50 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_50_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory12_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory10_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory11_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory13_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory14_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory15_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory0_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory1_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory2_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory3_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory4_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory5_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory7_reg_50_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory9_reg_50_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3487_mem_in_51 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_51_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_51_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3488_mem_in_56 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_56_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_56_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3489_mem_in_43 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_43_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_43_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory5_reg_43_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3490_mem_in_47 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_47_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_47_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3491_mem_in_39 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_39_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_39_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory15_reg_39_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory1_reg_39_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory5_reg_39_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory7_reg_39_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory9_reg_39_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3492_mem_in_35 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_35_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_35_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory9_reg_35_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3493_mem_in_41 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_41_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_41_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory15_reg_41_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3494_mem_in_36 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_36_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_36_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3495_mem_in_30 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_30_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_30_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3496_mem_in_59 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_59_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_59_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3497_mem_in_42 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_42_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_42_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3498_mem_in_31 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_31_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_31_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3499_mem_in_61 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_61_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_61_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3500_mem_in_58 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_58_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_58_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3501_mem_in_63 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_63_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_63_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3502_mem_in_27 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_27_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_27_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory13_reg_27_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory0_reg_27_/D
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/memory7_reg_27_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3503_mem_in_37 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_37_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_37_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3504_mem_in_54 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_54_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_54_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3505_mem_in_33 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_33_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_33_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3506_mem_in_34 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_34_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_34_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3507_mem_in_60 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_60_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_60_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3508_mem_in_52 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_52_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_52_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3509_mem_in_46 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_46_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_46_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3510_mem_in_62 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_62_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_62_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3511_mem_in_45 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_45_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_45_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3512_mem_in_40 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_40_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_40_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3513_mem_in_38 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_38_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_38_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3514_mem_in_32 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_32_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_32_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3515_mem_in_48 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_48_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_48_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3516_mem_in_29 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_29_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_29_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3517_mem_in_53 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_53_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_53_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3518_mem_in_44 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_44_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_44_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3519_mem_in_55 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory12_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory10_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory11_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory13_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory14_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory15_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory0_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory1_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory2_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory3_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory4_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory5_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory6_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory7_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory8_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/memory9_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory12_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory10_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory11_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory13_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory14_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory15_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory0_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory1_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory2_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory3_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory4_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory5_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory6_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory7_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory8_reg_55_/D
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/memory9_reg_55_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3520_inst_16 (CKBD2)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U31/B
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U35/B
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U70/B
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U75/B
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U42/B
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U81/B
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U59/B
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_7__fifo_instance/U46/B
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC3521_FE_OFN5_array_out_48 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U166/A2
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U161/A2
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U156/A2
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U151/A2
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U173/A2
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q15_reg_0_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U178/A2
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q13_reg_0_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q14_reg_0_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U188/A2
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/U183/A2
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q12_reg_0_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q7_reg_0_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q6_reg_0_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3522_inst_6 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/D
[03/14 15:23:15   8037s]       side term: core_instance/U7/S
[03/14 15:23:15   8037s]       side term: core_instance/U8/S
[03/14 15:23:15   8037s]       side term: core_instance/U9/S
[03/14 15:23:15   8037s]       side term: core_instance/U10/S
[03/14 15:23:15   8037s]       side term: core_instance/U11/S
[03/14 15:23:15   8037s]       side term: core_instance/U12/S
[03/14 15:23:15   8037s]       side term: core_instance/U13/S
[03/14 15:23:15   8037s]       side term: core_instance/U14/S
[03/14 15:23:15   8037s]       side term: core_instance/U15/S
[03/14 15:23:15   8037s]       side term: core_instance/U16/S
[03/14 15:23:15   8037s]       side term: core_instance/U17/S
[03/14 15:23:15   8037s]       side term: core_instance/U18/S
[03/14 15:23:15   8037s]       side term: core_instance/U19/S
[03/14 15:23:15   8037s]       side term: core_instance/U20/S
[03/14 15:23:15   8037s]       side term: core_instance/U21/S
[03/14 15:23:15   8037s]       side term: core_instance/U22/S
[03/14 15:23:15   8037s]       side term: core_instance/U23/S
[03/14 15:23:15   8037s]       side term: core_instance/U24/S
[03/14 15:23:15   8037s]       side term: core_instance/U25/S
[03/14 15:23:15   8037s]       side term: core_instance/U26/S
[03/14 15:23:15   8037s]       side term: core_instance/U27/S
[03/14 15:23:15   8037s]       side term: core_instance/U28/S
[03/14 15:23:15   8037s]       side term: core_instance/U29/S
[03/14 15:23:15   8037s]       side term: core_instance/U30/S
[03/14 15:23:15   8037s]       side term: core_instance/U31/S
[03/14 15:23:15   8037s]       side term: core_instance/U32/S
[03/14 15:23:15   8037s]       side term: core_instance/U33/S
[03/14 15:23:15   8037s]       side term: core_instance/U34/S
[03/14 15:23:15   8037s]       side term: core_instance/U35/S
[03/14 15:23:15   8037s]       side term: core_instance/U36/S
[03/14 15:23:15   8037s]       side term: core_instance/U37/S
[03/14 15:23:15   8037s]       side term: core_instance/U38/S
[03/14 15:23:15   8037s]       side term: core_instance/U39/S
[03/14 15:23:15   8037s]       side term: core_instance/U40/S
[03/14 15:23:15   8037s]       side term: core_instance/U41/S
[03/14 15:23:15   8037s]       side term: core_instance/U42/S
[03/14 15:23:15   8037s]       side term: core_instance/U43/S
[03/14 15:23:15   8037s]       side term: core_instance/U44/S
[03/14 15:23:15   8037s]       side term: core_instance/U45/S
[03/14 15:23:15   8037s]       side term: core_instance/U46/S
[03/14 15:23:15   8037s]       side term: core_instance/U47/S
[03/14 15:23:15   8037s]       side term: core_instance/U48/S
[03/14 15:23:15   8037s]       side term: core_instance/U49/S
[03/14 15:23:15   8037s]       side term: core_instance/U50/S
[03/14 15:23:15   8037s]       side term: core_instance/U51/S
[03/14 15:23:15   8037s]       side term: core_instance/U52/S
[03/14 15:23:15   8037s]       side term: core_instance/U53/S
[03/14 15:23:15   8037s]       side term: core_instance/U54/S
[03/14 15:23:15   8037s]       side term: core_instance/U55/S
[03/14 15:23:15   8037s]       side term: core_instance/U56/S
[03/14 15:23:15   8037s]       side term: core_instance/U57/S
[03/14 15:23:15   8037s]       side term: core_instance/U58/S
[03/14 15:23:15   8037s]       side term: core_instance/U59/S
[03/14 15:23:15   8037s]       side term: core_instance/U60/S
[03/14 15:23:15   8037s]       side term: core_instance/U61/S
[03/14 15:23:15   8037s]       side term: core_instance/U62/S
[03/14 15:23:15   8037s]       side term: core_instance/U63/S
[03/14 15:23:15   8037s]       side term: core_instance/U64/S
[03/14 15:23:15   8037s]       side term: core_instance/U65/S
[03/14 15:23:15   8037s]       side term: core_instance/U66/S
[03/14 15:23:15   8037s]       side term: core_instance/U68/S
[03/14 15:23:15   8037s]       side term: core_instance/U69/S
[03/14 15:23:15   8037s]       side term: core_instance/U70/S
[03/14 15:23:15   8037s]       side term: core_instance/FE_RC_6740_0/S
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/psum_mem_instance/FE_PHC3523_inst_8 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U246/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U63/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U164/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U162/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U244/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U161/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U160/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U27/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U62/A1
[03/14 15:23:15   8037s]       side term: core_instance/psum_mem_instance/FE_OFC379_inst_8/I
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC3524_FE_OFN3_array_out_72 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q7_reg_0_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q6_reg_0_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q12_reg_0_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q4_reg_0_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q13_reg_0_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q15_reg_0_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q14_reg_0_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U158/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U148/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U153/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U185/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U163/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U180/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U175/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U170/A2
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3525_FE_OFN1148_array_out_25 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U167/A2
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8120_0/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8129_0/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8123_0/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q12_reg_1_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q13_reg_1_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q14_reg_1_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8126_0/A1
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U196/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U186/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U191/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3526_inst_10 (BUFFD0)
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U26/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U33/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U36/A2
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U56/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U57/I
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_PHC3527_inst_7 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3528_inst_1 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/U2/A2
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3529_inst_9 (CKBD2)
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U32/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U34/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U36/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U37/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U56/A2
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3530_inst_0 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/U2/A1
[03/14 15:23:15   8037s]       sink term: core_instance/U5/I
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3531_inst_12 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/FE_OFC260_inst_12/I
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/U36/A1
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U30/A1
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U52/A1
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/FE_OFC818_inst_12/I
[03/14 15:23:15   8037s]       side term: core_instance/kmem_instance/FE_OFC817_inst_12/I
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/U38/A1
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/U56/A1
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/U53/A1
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/U21/A1
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/U27/A1
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/U52/A1
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/U122/A1
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/U45/A1
[03/14 15:23:15   8037s]       side term: core_instance/kmem_instance/FE_OFC257_inst_12/I
[03/14 15:23:15   8037s]       side term: core_instance/kmem_instance/U120/A1
[03/14 15:23:15   8037s]       side term: core_instance/kmem_instance/U49/A1
[03/14 15:23:15   8037s]       side term: core_instance/kmem_instance/U48/A1
[03/14 15:23:15   8037s]       side term: core_instance/kmem_instance/U40/A1
[03/14 15:23:15   8037s]       side term: core_instance/kmem_instance/U32/A1
[03/14 15:23:15   8037s]       side term: core_instance/kmem_instance/U27/A1
[03/14 15:23:15   8037s]       side term: core_instance/kmem_instance/U25/A1
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3532_inst_11 (BUFFD2)
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U28/A1
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U36/A3
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/U37/A2
[03/14 15:23:15   8037s]       sink term: core_instance/psum_mem_instance/FE_OFC307_inst_11/I
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3533_inst_2 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/U1/A1
[03/14 15:23:15   8037s]       sink term: core_instance/U4/I
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3534_n890 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U385/A2
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U384/A2
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U375/I
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3535_array_out_0 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFC288_array_out_0/I
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3536_inst_13 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/U60/A1
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/U55/A1
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/U41/A1
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/U58/A1
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U38/A1
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U51/A1
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U54/A2
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U55/A1
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U56/A1
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/U5/A2
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3537_inst_15 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/U32/A1
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/U58/A2
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/U60/A3
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/FE_OFC293_inst_15/I
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U36/A1
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U55/A2
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U56/A3
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/FE_OFC995_inst_15/I
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3538_inst_14 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/U33/A1
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/U60/A2
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/FE_OFC744_inst_14/I
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/U43/A1
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U5/A1
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U35/A1
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U54/A1
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/U56/A2
[03/14 15:23:15   8037s]       sink term: core_instance/kmem_instance/FE_OFC743_inst_14/I
[03/14 15:23:15   8037s]       side term: core_instance/qmem_instance/U5/A1
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/FE_PHC3539_reset (BUFFD16)
[03/14 15:23:15   8037s]       sink term: core_instance/FE_OFC211_reset/I
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFC204_reset/I
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/U80/A1
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/U87/B
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U85/B
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U144/B
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFC202_reset/I
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC203_reset/I
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U84/B
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U85/B
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFC208_reset/I
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/U87/B
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/U81/A1
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFC210_reset/I
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFC212_reset/I
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/U79/A1
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC209_reset/I
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC213_reset/I
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U17/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U29/C
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U68/I
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U94/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U18/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U29/C
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U54/I
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U81/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFC215_reset/I
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U106/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U67/C
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U21/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U34/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U16/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U34/C
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U114/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFC207_reset/I
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U18/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U32/C
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U92/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFC205_reset/I
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_7__fifo_instance/U17/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_7__fifo_instance/U26/C
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_7__fifo_instance/U54/I
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_7__fifo_instance/U81/A1
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/FE_OFC623_reset/I
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/U6/A1
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RC_9257_0/A2
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/A2
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_RC_9358_0/A2
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3540_inst_4 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/U3/A1
[03/14 15:23:15   8037s]       sink term: core_instance/U6/I
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst FE_PHC3541_inst_3 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/U1/A2
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3542_n925 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U401/A2
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U402/A2
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U391/I
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3543_n983 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U298/A2
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U292/I
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U299/A2
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3544_FE_OFN1156_array_out_13 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q12_reg_1_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q13_reg_1_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q15_reg_1_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q14_reg_1_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7813_0/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U154/A2
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_8132_0/A1
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7815_0/A1
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U164/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U183/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U178/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U168/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q5_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3545_n941 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U412/A2
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U413/A2
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC875_n941/I
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3546_n939 (CKBD1)
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U387/A2
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U505/I
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/mac_array_instance/FE_PHC3547_inst_temp_4 (CKBD4)
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_/D
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U12/A1
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U83/B
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U145/A2
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RC_9384_0/A1
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/mac_array_instance/FE_PHC3548_inst_temp_5 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U12/A2
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3549_FE_OCPN1218_FE_OFN149_n958 (CKBD6)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_9390_0/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8013_0/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7272_0/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7238_0/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_11_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_9375_0/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7142_0/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7264_0/A1
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_7254_0/A1
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_11_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_11_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_11_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q14_reg_11_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q12_reg_11_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q13_reg_11_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3550_FE_OCPN1341_array_out_15 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q15_reg_3_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q14_reg_3_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_8062_0/A1
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7682_0/A1
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7671_0/A1
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7669_0/A1
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7663_0/A1
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7657_0/A1
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7623_0/A1
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7617_0/A1
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q13_reg_3_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q5_reg_3_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC3551_FE_OFN1037_array_out_73 (CKBD2)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q12_reg_1_/D
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q13_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U161/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U151/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U166/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U156/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U184/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U179/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q15_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U174/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U169/A2
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q6_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_1_/D
[03/14 15:23:15   8037s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/q4_reg_1_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3552_n254 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3553_n242 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q9_reg_2_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3554_n244 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q8_reg_0_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3555_n218 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3556_n232 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q9_reg_0_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3557_n255 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q8_reg_1_/D
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3558_FE_RN_4125_0 (BUFFD1)
[03/14 15:23:15   8037s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8118_0/B1
[03/14 15:23:15   8037s] 
[03/14 15:23:15   8037s]     Added inst core_instance/qmem_instance/FE_PHC3559_N149 (CKBD0)
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/Q_reg_0_/E
[03/14 15:23:15   8037s]       sink term: core_instance/qmem_instance/FE_OFC252_N149/I
[03/14 15:23:15   8037s]     Committed inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OCPC1229_array_out_49, resized cell CKBD1 -> cell CKBD0
[03/14 15:23:16   8037s] Worst hold path end point:
[03/14 15:23:16   8037s]   core_instance/psum_mem_instance/memory11_reg_95_/E
[03/14 15:23:16   8037s]     net: core_instance/psum_mem_instance/N194 (nrTerm=3)
[03/14 15:23:16   8037s] ===========================================================================================
[03/14 15:23:16   8037s]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/14 15:23:16   8037s] ------------------------------------------------------------------------------------------
[03/14 15:23:16   8037s]  Hold WNS :      -0.1274
[03/14 15:23:16   8037s]       TNS :     -45.2812
[03/14 15:23:16   8037s]       #VP :         1675
[03/14 15:23:16   8037s]       TNS+:     217.7826/105 improved (2.0741 per commit, 82.787%)
[03/14 15:23:16   8037s]   Density :      61.025%
[03/14 15:23:16   8037s] ------------------------------------------------------------------------------------------
[03/14 15:23:16   8037s]  104 buffer added (phase total 104, total 104)
[03/14 15:23:16   8037s]  1 inst resized (phase total 1, total 1)
[03/14 15:23:16   8037s] ------------------------------------------------------------------------------------------
[03/14 15:23:16   8037s]  iteration   cpu=0:00:04.3 real=0:00:04.0
[03/14 15:23:16   8037s]  accumulated cpu=0:00:31.0 real=0:00:32.0 totSessionCpu=2:13:58 mem=2511.3M
[03/14 15:23:16   8037s] ------------------------------------------------------------------------------------------
[03/14 15:23:16   8037s]  hold buffering full eval pass rate : 94.21 %
[03/14 15:23:16   8037s]     there are 114 full evals passed out of 121 
[03/14 15:23:16   8037s] ===========================================================================================
[03/14 15:23:16   8037s] 
[03/14 15:23:16   8037s] Starting Phase 1 Step 2 Iter 2 ...
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3560_mem_in_50 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory13_reg_50_/D
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory11_reg_50_/D
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory9_reg_50_/D
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory1_reg_50_/D
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory7_reg_50_/D
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory15_reg_50_/D
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory5_reg_50_/D
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory3_reg_50_/D
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory14_reg_50_/D
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory0_reg_50_/D
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory10_reg_50_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3486_mem_in_50/I
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory12_reg_50_/D
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory2_reg_50_/D
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory4_reg_50_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3561_inst_7 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_PHC3527_inst_7/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/FE_PHC3562_mem_in_23 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/FE_PHC3480_mem_in_23/I
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory15_reg_23_/D
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory1_reg_23_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3563_mem_in_15 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/FE_PHC3473_mem_in_15/I
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory9_reg_15_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3564_inst_16 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3520_inst_16/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3565_mem_in_17 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory13_reg_17_/D
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory11_reg_17_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3478_mem_in_17/I
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory15_reg_17_/D
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory1_reg_17_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3566_mem_in_19 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory7_reg_19_/D
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory11_reg_19_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3479_mem_in_19/I
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory9_reg_19_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/FE_PHC3567_inst_6 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/FE_PHC3522_inst_6/I
[03/14 15:23:16   8038s]       side term: core_instance/U7/S
[03/14 15:23:16   8038s]       side term: core_instance/U8/S
[03/14 15:23:16   8038s]       side term: core_instance/U9/S
[03/14 15:23:16   8038s]       side term: core_instance/U10/S
[03/14 15:23:16   8038s]       side term: core_instance/U11/S
[03/14 15:23:16   8038s]       side term: core_instance/U12/S
[03/14 15:23:16   8038s]       side term: core_instance/U13/S
[03/14 15:23:16   8038s]       side term: core_instance/U14/S
[03/14 15:23:16   8038s]       side term: core_instance/U15/S
[03/14 15:23:16   8038s]       side term: core_instance/U16/S
[03/14 15:23:16   8038s]       side term: core_instance/U17/S
[03/14 15:23:16   8038s]       side term: core_instance/U18/S
[03/14 15:23:16   8038s]       side term: core_instance/U19/S
[03/14 15:23:16   8038s]       side term: core_instance/U20/S
[03/14 15:23:16   8038s]       side term: core_instance/U21/S
[03/14 15:23:16   8038s]       side term: core_instance/U22/S
[03/14 15:23:16   8038s]       side term: core_instance/U23/S
[03/14 15:23:16   8038s]       side term: core_instance/U24/S
[03/14 15:23:16   8038s]       side term: core_instance/U25/S
[03/14 15:23:16   8038s]       side term: core_instance/U26/S
[03/14 15:23:16   8038s]       side term: core_instance/U27/S
[03/14 15:23:16   8038s]       side term: core_instance/U28/S
[03/14 15:23:16   8038s]       side term: core_instance/U29/S
[03/14 15:23:16   8038s]       side term: core_instance/U30/S
[03/14 15:23:16   8038s]       side term: core_instance/U31/S
[03/14 15:23:16   8038s]       side term: core_instance/U32/S
[03/14 15:23:16   8038s]       side term: core_instance/U33/S
[03/14 15:23:16   8038s]       side term: core_instance/U34/S
[03/14 15:23:16   8038s]       side term: core_instance/U35/S
[03/14 15:23:16   8038s]       side term: core_instance/U36/S
[03/14 15:23:16   8038s]       side term: core_instance/U37/S
[03/14 15:23:16   8038s]       side term: core_instance/U38/S
[03/14 15:23:16   8038s]       side term: core_instance/U39/S
[03/14 15:23:16   8038s]       side term: core_instance/U40/S
[03/14 15:23:16   8038s]       side term: core_instance/U41/S
[03/14 15:23:16   8038s]       side term: core_instance/U42/S
[03/14 15:23:16   8038s]       side term: core_instance/U43/S
[03/14 15:23:16   8038s]       side term: core_instance/U44/S
[03/14 15:23:16   8038s]       side term: core_instance/U45/S
[03/14 15:23:16   8038s]       side term: core_instance/U46/S
[03/14 15:23:16   8038s]       side term: core_instance/U47/S
[03/14 15:23:16   8038s]       side term: core_instance/U48/S
[03/14 15:23:16   8038s]       side term: core_instance/U49/S
[03/14 15:23:16   8038s]       side term: core_instance/U50/S
[03/14 15:23:16   8038s]       side term: core_instance/U51/S
[03/14 15:23:16   8038s]       side term: core_instance/U52/S
[03/14 15:23:16   8038s]       side term: core_instance/U53/S
[03/14 15:23:16   8038s]       side term: core_instance/U54/S
[03/14 15:23:16   8038s]       side term: core_instance/U55/S
[03/14 15:23:16   8038s]       side term: core_instance/U56/S
[03/14 15:23:16   8038s]       side term: core_instance/U57/S
[03/14 15:23:16   8038s]       side term: core_instance/U58/S
[03/14 15:23:16   8038s]       side term: core_instance/U59/S
[03/14 15:23:16   8038s]       side term: core_instance/U60/S
[03/14 15:23:16   8038s]       side term: core_instance/U61/S
[03/14 15:23:16   8038s]       side term: core_instance/U62/S
[03/14 15:23:16   8038s]       side term: core_instance/U63/S
[03/14 15:23:16   8038s]       side term: core_instance/U64/S
[03/14 15:23:16   8038s]       side term: core_instance/U65/S
[03/14 15:23:16   8038s]       side term: core_instance/U66/S
[03/14 15:23:16   8038s]       side term: core_instance/U68/S
[03/14 15:23:16   8038s]       side term: core_instance/U69/S
[03/14 15:23:16   8038s]       side term: core_instance/U70/S
[03/14 15:23:16   8038s]       side term: core_instance/FE_RC_6740_0/S
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3568_mem_in_6 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3472_mem_in_6/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3569_mem_in_2 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3471_mem_in_2/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3570_mem_in_14 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3470_mem_in_14/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3571_mem_in_21 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory9_reg_21_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3475_mem_in_21/I
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory7_reg_21_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3572_mem_in_22 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory7_reg_22_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3476_mem_in_22/I
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory9_reg_22_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3573_mem_in_9 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory5_reg_9_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3468_mem_in_9/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3574_mem_in_41 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory15_reg_41_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3493_mem_in_41/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3575_mem_in_39 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory9_reg_39_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3491_mem_in_39/I
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory15_reg_39_/D
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory1_reg_39_/D
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory5_reg_39_/D
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory7_reg_39_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3576_mem_in_27 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory13_reg_27_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3502_mem_in_27/I
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory0_reg_27_/D
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory7_reg_27_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3577_mem_in_43 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory5_reg_43_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3489_mem_in_43/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3578_mem_in_11 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory1_reg_11_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3474_mem_in_11/I
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory15_reg_11_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3579_N149 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/Q_reg_0_/E
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/FE_OFC252_N149/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3580_mem_in_18 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory15_reg_18_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3477_mem_in_18/I
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory7_reg_18_/D
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory9_reg_18_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3581_mem_in_35 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory9_reg_35_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3492_mem_in_35/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3582_mem_in_1 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3469_mem_in_1/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3583_mem_in_25 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory11_reg_25_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3483_mem_in_25/I
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory13_reg_25_/D
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory15_reg_25_/D
[03/14 15:23:16   8038s]       side term: core_instance/qmem_instance/memory1_reg_25_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/qmem_instance/FE_PHC3584_mem_in_49 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/qmem_instance/memory10_reg_49_/D
[03/14 15:23:16   8038s]       side term: core_instance/FE_PHC3484_mem_in_49/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3585_mem_in_12 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3465_mem_in_12/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3586_mem_in_20 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3464_mem_in_20/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3587_mem_in_3 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3467_mem_in_3/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3588_mem_in_10 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3466_mem_in_10/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/FE_PHC3589_reset (BUFFD3)
[03/14 15:23:16   8038s]       sink term: core_instance/FE_PHC3539_reset/I
[03/14 15:23:16   8038s]       sink term: core_instance/mac_array_instance/FE_OFC623_reset/I
[03/14 15:23:16   8038s]       side term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/U6/A1
[03/14 15:23:16   8038s]       side term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RC_9257_0/A2
[03/14 15:23:16   8038s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U5/A2
[03/14 15:23:16   8038s]       side term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_RC_9358_0/A2
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3590_FE_OFN1148_array_out_25 (BUFFD1)
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_1_/D
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_1_/D
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_1_/D
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8126_0/A1
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3525_FE_OFN1148_array_out_25/I
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U196/A2
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U186/A2
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U191/A2
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3591_n983 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U299/A2
[03/14 15:23:16   8038s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U298/A2
[03/14 15:23:16   8038s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U292/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/psum_mem_instance/FE_PHC3592_inst_8 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/psum_mem_instance/FE_OFC379_inst_8/I
[03/14 15:23:16   8038s]       side term: core_instance/psum_mem_instance/FE_PHC3523_inst_8/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC3593_FE_OFN5_array_out_48 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC3521_FE_OFN5_array_out_48/I
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q7_reg_0_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q6_reg_0_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3594_mem_in_5 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3459_mem_in_5/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3595_mem_in_7 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3458_mem_in_7/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC3596_FE_OFN3_array_out_72 (BUFFD2)
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U170/A2
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U175/A2
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U180/A2
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U163/A2
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U185/A2
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U148/A2
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U158/A2
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U153/A2
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC3524_FE_OFN3_array_out_72/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3597_inst_1 (BUFFD1)
[03/14 15:23:16   8038s]       sink term: core_instance/FE_PHC3528_inst_1/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3598_inst_10 (BUFFD1)
[03/14 15:23:16   8038s]       sink term: FE_PHC3526_inst_10/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3599_mem_in_28 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3482_mem_in_28/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3600_inst_9 (CKBD1)
[03/14 15:23:16   8038s]       sink term: FE_PHC3529_inst_9/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3601_inst_11 (BUFFD1)
[03/14 15:23:16   8038s]       sink term: FE_PHC3532_inst_11/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3602_inst_0 (BUFFD1)
[03/14 15:23:16   8038s]       sink term: FE_PHC3530_inst_0/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3603_mem_in_16 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3462_mem_in_16/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3604_n890 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U385/A2
[03/14 15:23:16   8038s]       sink term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U384/A2
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3605_mem_in_24 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3457_mem_in_24/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3606_mem_in_13 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3461_mem_in_13/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3607_FE_OFN1163_array_out_2 (CKBD4)
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q4_reg_2_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RC_7689_0/B1
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U169/A2
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U164/A2
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_2_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U179/A2
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q15_reg_2_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U188/A2
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q14_reg_2_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/q13_reg_2_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U198/A2
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U183/A2
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U193/A2
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst FE_PHC3608_mem_in_26 (CKBD0)
[03/14 15:23:16   8038s]       sink term: FE_PHC3481_mem_in_26/I
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3609_FE_OFN1156_array_out_13 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U178/A2
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3544_FE_OFN1156_array_out_13/I
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_7815_0/A1
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U164/A2
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U183/A2
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U168/A2
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_1_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q5_reg_1_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D
[03/14 15:23:16   8038s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D
[03/14 15:23:16   8038s] 
[03/14 15:23:16   8038s]     Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3610_n941 (CKBD0)
[03/14 15:23:16   8038s]       sink term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U412/A2
[03/14 15:23:16   8038s]       side term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U413/A2
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3611_n255 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q8_reg_1_/D
[03/14 15:23:17   8039s] Worst hold path end point:
[03/14 15:23:17   8039s]   core_instance/qmem_instance/memory15_reg_11_/D
[03/14 15:23:17   8039s]     net: mem_in[11] (nrTerm=4)
[03/14 15:23:17   8039s] ===========================================================================================
[03/14 15:23:17   8039s]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/14 15:23:17   8039s] ------------------------------------------------------------------------------------------
[03/14 15:23:17   8039s]  Hold WNS :      -0.1229
[03/14 15:23:17   8039s]       TNS :     -18.0506
[03/14 15:23:17   8039s]       #VP :          555
[03/14 15:23:17   8039s]       TNS+:      27.2306/52 improved (0.5237 per commit, 60.137%)
[03/14 15:23:17   8039s]   Density :      61.064%
[03/14 15:23:17   8039s] ------------------------------------------------------------------------------------------
[03/14 15:23:17   8039s]  52 buffer added (phase total 156, total 156)
[03/14 15:23:17   8039s] ------------------------------------------------------------------------------------------
[03/14 15:23:17   8039s]  iteration   cpu=0:00:01.2 real=0:00:02.0
[03/14 15:23:17   8039s]  accumulated cpu=0:00:32.2 real=0:00:33.0 totSessionCpu=2:13:59 mem=2511.3M
[03/14 15:23:17   8039s] ------------------------------------------------------------------------------------------
[03/14 15:23:17   8039s]  hold buffering full eval pass rate : 100.00 %
[03/14 15:23:17   8039s]     there are 53 full evals passed out of 53 
[03/14 15:23:17   8039s] ===========================================================================================
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s] Starting Phase 1 Step 2 Iter 3 ...
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/FE_PHC3612_mem_in_19 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/FE_PHC3479_mem_in_19/I
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/memory9_reg_19_/D
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/FE_PHC3566_mem_in_19/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3613_mem_in_25 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/memory15_reg_25_/D
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/memory1_reg_25_/D
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/memory13_reg_25_/D
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/FE_PHC3583_mem_in_25/I
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3483_mem_in_25/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/FE_PHC3614_mem_in_22 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/FE_PHC3476_mem_in_22/I
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/FE_PHC3572_mem_in_22/I
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/memory9_reg_22_/D
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3615_mem_in_17 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/memory15_reg_17_/D
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/FE_PHC3565_mem_in_17/I
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3478_mem_in_17/I
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/memory1_reg_17_/D
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3616_mem_in_27 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/FE_PHC3576_mem_in_27/I
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/memory7_reg_27_/D
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3502_mem_in_27/I
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/memory0_reg_27_/D
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst FE_PHC3617_inst_7 (CKBD0)
[03/14 15:23:17   8039s]       sink term: FE_PHC3561_inst_7/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3618_mem_in_41 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/FE_PHC3574_mem_in_41/I
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3493_mem_in_41/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3619_mem_in_11 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/memory15_reg_11_/D
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/FE_PHC3578_mem_in_11/I
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3474_mem_in_11/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3620_mem_in_35 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/FE_PHC3581_mem_in_35/I
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3492_mem_in_35/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3621_mem_in_43 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/FE_PHC3577_mem_in_43/I
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3489_mem_in_43/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3622_mem_in_39 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/memory15_reg_39_/D
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/FE_PHC3575_mem_in_39/I
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3491_mem_in_39/I
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/memory1_reg_39_/D
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/memory5_reg_39_/D
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/memory7_reg_39_/D
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3623_mem_in_23 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/memory1_reg_23_/D
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3562_mem_in_23/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3624_mem_in_21 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/memory7_reg_21_/D
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/FE_PHC3571_mem_in_21/I
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3475_mem_in_21/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3625_mem_in_18 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/memory7_reg_18_/D
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/FE_PHC3580_mem_in_18/I
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3477_mem_in_18/I
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/memory9_reg_18_/D
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3626_mem_in_49 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/FE_PHC3584_mem_in_49/I
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3484_mem_in_49/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3627_mem_in_50 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/memory12_reg_50_/D
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/FE_PHC3560_mem_in_50/I
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3486_mem_in_50/I
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/memory2_reg_50_/D
[03/14 15:23:17   8039s]       side term: core_instance/qmem_instance/memory4_reg_50_/D
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3628_mem_in_15 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/memory9_reg_15_/D
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3473_mem_in_15/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3629_mem_in_9 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/FE_PHC3573_mem_in_9/I
[03/14 15:23:17   8039s]       side term: core_instance/FE_PHC3468_mem_in_9/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/qmem_instance/FE_PHC3630_N149 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/qmem_instance/Q_reg_0_/E
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/FE_PHC3631_inst_6 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/FE_PHC3567_inst_6/I
[03/14 15:23:17   8039s]       side term: core_instance/U7/S
[03/14 15:23:17   8039s]       side term: core_instance/U8/S
[03/14 15:23:17   8039s]       side term: core_instance/U9/S
[03/14 15:23:17   8039s]       side term: core_instance/U10/S
[03/14 15:23:17   8039s]       side term: core_instance/U11/S
[03/14 15:23:17   8039s]       side term: core_instance/U12/S
[03/14 15:23:17   8039s]       side term: core_instance/U13/S
[03/14 15:23:17   8039s]       side term: core_instance/U14/S
[03/14 15:23:17   8039s]       side term: core_instance/U15/S
[03/14 15:23:17   8039s]       side term: core_instance/U16/S
[03/14 15:23:17   8039s]       side term: core_instance/U17/S
[03/14 15:23:17   8039s]       side term: core_instance/U18/S
[03/14 15:23:17   8039s]       side term: core_instance/U19/S
[03/14 15:23:17   8039s]       side term: core_instance/U20/S
[03/14 15:23:17   8039s]       side term: core_instance/U21/S
[03/14 15:23:17   8039s]       side term: core_instance/U22/S
[03/14 15:23:17   8039s]       side term: core_instance/U23/S
[03/14 15:23:17   8039s]       side term: core_instance/U24/S
[03/14 15:23:17   8039s]       side term: core_instance/U25/S
[03/14 15:23:17   8039s]       side term: core_instance/U26/S
[03/14 15:23:17   8039s]       side term: core_instance/U27/S
[03/14 15:23:17   8039s]       side term: core_instance/U28/S
[03/14 15:23:17   8039s]       side term: core_instance/U29/S
[03/14 15:23:17   8039s]       side term: core_instance/U30/S
[03/14 15:23:17   8039s]       side term: core_instance/U31/S
[03/14 15:23:17   8039s]       side term: core_instance/U32/S
[03/14 15:23:17   8039s]       side term: core_instance/U33/S
[03/14 15:23:17   8039s]       side term: core_instance/U34/S
[03/14 15:23:17   8039s]       side term: core_instance/U35/S
[03/14 15:23:17   8039s]       side term: core_instance/U36/S
[03/14 15:23:17   8039s]       side term: core_instance/U37/S
[03/14 15:23:17   8039s]       side term: core_instance/U38/S
[03/14 15:23:17   8039s]       side term: core_instance/U39/S
[03/14 15:23:17   8039s]       side term: core_instance/U40/S
[03/14 15:23:17   8039s]       side term: core_instance/U41/S
[03/14 15:23:17   8039s]       side term: core_instance/U42/S
[03/14 15:23:17   8039s]       side term: core_instance/U43/S
[03/14 15:23:17   8039s]       side term: core_instance/U44/S
[03/14 15:23:17   8039s]       side term: core_instance/U45/S
[03/14 15:23:17   8039s]       side term: core_instance/U46/S
[03/14 15:23:17   8039s]       side term: core_instance/U47/S
[03/14 15:23:17   8039s]       side term: core_instance/U48/S
[03/14 15:23:17   8039s]       side term: core_instance/U49/S
[03/14 15:23:17   8039s]       side term: core_instance/U50/S
[03/14 15:23:17   8039s]       side term: core_instance/U51/S
[03/14 15:23:17   8039s]       side term: core_instance/U52/S
[03/14 15:23:17   8039s]       side term: core_instance/U53/S
[03/14 15:23:17   8039s]       side term: core_instance/U54/S
[03/14 15:23:17   8039s]       side term: core_instance/U55/S
[03/14 15:23:17   8039s]       side term: core_instance/U56/S
[03/14 15:23:17   8039s]       side term: core_instance/U57/S
[03/14 15:23:17   8039s]       side term: core_instance/U58/S
[03/14 15:23:17   8039s]       side term: core_instance/U59/S
[03/14 15:23:17   8039s]       side term: core_instance/U60/S
[03/14 15:23:17   8039s]       side term: core_instance/U61/S
[03/14 15:23:17   8039s]       side term: core_instance/U62/S
[03/14 15:23:17   8039s]       side term: core_instance/U63/S
[03/14 15:23:17   8039s]       side term: core_instance/U64/S
[03/14 15:23:17   8039s]       side term: core_instance/U65/S
[03/14 15:23:17   8039s]       side term: core_instance/U66/S
[03/14 15:23:17   8039s]       side term: core_instance/U68/S
[03/14 15:23:17   8039s]       side term: core_instance/U69/S
[03/14 15:23:17   8039s]       side term: core_instance/U70/S
[03/14 15:23:17   8039s]       side term: core_instance/FE_RC_6740_0/S
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3632_FE_OFN1150_array_out_61 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U185/A2
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RC_761_0/A1
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U203/A2
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U193/A2
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U188/A2
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_/D
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q5_reg_1_/D
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U180/A2
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U170/A2
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U175/A2
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q13_reg_1_/D
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q12_reg_1_/D
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q14_reg_1_/D
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/q15_reg_1_/D
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst FE_PHC3633_inst_16 (CKBD0)
[03/14 15:23:17   8039s]       sink term: FE_PHC3564_inst_16/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/psum_mem_instance/FE_PHC3634_inst_11 (BUFFD0)
[03/14 15:23:17   8039s]       sink term: core_instance/psum_mem_instance/U36/A3
[03/14 15:23:17   8039s]       sink term: core_instance/psum_mem_instance/U28/A1
[03/14 15:23:17   8039s]       side term: core_instance/psum_mem_instance/U37/A2
[03/14 15:23:17   8039s]       side term: core_instance/psum_mem_instance/FE_OFC307_inst_11/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst FE_PHC3635_inst_8 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/psum_mem_instance/FE_PHC3523_inst_8/I
[03/14 15:23:17   8039s]       sink term: core_instance/psum_mem_instance/FE_PHC3592_inst_8/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3636_FE_OFN1148_array_out_25 (CKBD2)
[03/14 15:23:17   8039s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U191/A2
[03/14 15:23:17   8039s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U186/A2
[03/14 15:23:17   8039s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U196/A2
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3590_FE_OFN1148_array_out_25/I
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3525_FE_OFN1148_array_out_25/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst FE_PHC3637_inst_1 (BUFFD1)
[03/14 15:23:17   8039s]       sink term: FE_PHC3597_inst_1/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/FE_PHC3638_reset (BUFFD6)
[03/14 15:23:17   8039s]       sink term: core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC203_reset/I
[03/14 15:23:17   8039s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U92/A1
[03/14 15:23:17   8039s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U32/C
[03/14 15:23:17   8039s]       sink term: core_instance/ofifo_inst/col_idx_7__fifo_instance/U54/I
[03/14 15:23:17   8039s]       sink term: core_instance/ofifo_inst/col_idx_7__fifo_instance/U26/C
[03/14 15:23:17   8039s]       sink term: core_instance/ofifo_inst/col_idx_7__fifo_instance/U81/A1
[03/14 15:23:17   8039s]       side term: core_instance/FE_OFC211_reset/I
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFC204_reset/I
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/U80/A1
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/U87/B
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U85/B
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U144/B
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFC202_reset/I
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U84/B
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U85/B
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFC208_reset/I
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/U87/B
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/U81/A1
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFC210_reset/I
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFC212_reset/I
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/U79/A1
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC209_reset/I
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC213_reset/I
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U17/A1
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U29/C
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U68/I
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U94/A1
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U18/A1
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U29/C
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U54/I
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U81/A1
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFC215_reset/I
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U106/A1
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U67/C
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U21/A1
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U34/A1
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U16/A1
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U34/C
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U114/A1
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFC207_reset/I
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U18/A1
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFC205_reset/I
[03/14 15:23:17   8039s]       side term: core_instance/ofifo_inst/col_idx_7__fifo_instance/U17/A1
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3639_n983 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U299/A2
[03/14 15:23:17   8039s]       sink term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U298/A2
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst FE_PHC3640_inst_9 (CKBD1)
[03/14 15:23:17   8039s]       sink term: FE_PHC3600_inst_9/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst FE_PHC3641_inst_10 (CKBD1)
[03/14 15:23:17   8039s]       sink term: FE_PHC3598_inst_10/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst FE_PHC3642_inst_0 (CKBD1)
[03/14 15:23:17   8039s]       sink term: FE_PHC3602_inst_0/I
[03/14 15:23:17   8039s] 
[03/14 15:23:17   8039s]     Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3643_n880 (CKBD0)
[03/14 15:23:17   8039s]       sink term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U220/A2
[03/14 15:23:17   8039s]       side term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U219/A2
[03/14 15:23:18   8040s] 
[03/14 15:23:18   8040s]     Added inst core_instance/psum_mem_instance/FE_PHC3644_n26 (CKBD0)
[03/14 15:23:18   8040s]       sink term: core_instance/psum_mem_instance/U52/A1
[03/14 15:23:18   8040s]       sink term: core_instance/psum_mem_instance/U5/A1
[03/14 15:23:18   8040s]       side term: core_instance/psum_mem_instance/U165/A2
[03/14 15:23:18   8040s]       side term: core_instance/psum_mem_instance/U161/A2
[03/14 15:23:18   8040s] 
[03/14 15:23:18   8040s]     Added inst core_instance/psum_mem_instance/FE_PHC3645_n15 (BUFFD0)
[03/14 15:23:18   8040s]       sink term: core_instance/psum_mem_instance/U3/A2
[03/14 15:23:18   8040s]       sink term: core_instance/psum_mem_instance/U25/A2
[03/14 15:23:18   8040s]       sink term: core_instance/psum_mem_instance/U5/A2
[03/14 15:23:18   8040s]       sink term: core_instance/psum_mem_instance/U7/A2
[03/14 15:23:18   8040s]       sink term: core_instance/psum_mem_instance/U6/A2
[03/14 15:23:18   8040s]       sink term: core_instance/psum_mem_instance/U8/A2
[03/14 15:23:18   8040s]       sink term: core_instance/psum_mem_instance/U22/A2
[03/14 15:23:18   8040s]       sink term: core_instance/psum_mem_instance/U23/A2
[03/14 15:23:18   8040s] 
[03/14 15:23:18   8040s]     Added inst core_instance/psum_mem_instance/FE_PHC3646_N194 (CKBD0)
[03/14 15:23:18   8040s]       sink term: core_instance/psum_mem_instance/memory11_reg_95_/E
[03/14 15:23:18   8040s]       sink term: core_instance/psum_mem_instance/FE_OFC218_N194/I
[03/14 15:23:18   8040s] Worst hold path end point:
[03/14 15:23:18   8040s]   core_instance/qmem_instance/memory9_reg_22_/D
[03/14 15:23:18   8040s]     net: mem_in[22] (nrTerm=3)
[03/14 15:23:18   8040s] ===========================================================================================
[03/14 15:23:18   8040s]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[03/14 15:23:18   8040s] ------------------------------------------------------------------------------------------
[03/14 15:23:18   8040s]  Hold WNS :      -0.1214
[03/14 15:23:18   8040s]       TNS :     -12.5373
[03/14 15:23:18   8040s]       #VP :          409
[03/14 15:23:18   8040s]       TNS+:       5.5133/35 improved (0.1575 per commit, 30.544%)
[03/14 15:23:18   8040s]   Density :      61.091%
[03/14 15:23:18   8040s] ------------------------------------------------------------------------------------------
[03/14 15:23:18   8040s]  35 buffer added (phase total 191, total 191)
[03/14 15:23:18   8040s] ------------------------------------------------------------------------------------------
[03/14 15:23:18   8040s]  iteration   cpu=0:00:01.1 real=0:00:01.0
[03/14 15:23:18   8040s]  accumulated cpu=0:00:33.3 real=0:00:34.0 totSessionCpu=2:14:00 mem=2511.3M
[03/14 15:23:18   8040s] ------------------------------------------------------------------------------------------
[03/14 15:23:18   8040s]  hold buffering full eval pass rate : 100.00 %
[03/14 15:23:18   8040s]     there are 35 full evals passed out of 35 
[03/14 15:23:18   8040s] ===========================================================================================
[03/14 15:23:18   8040s] 
[03/14 15:23:18   8040s] Starting Phase 1 Step 2 Iter 4 ...
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3647_mem_in_39 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/memory7_reg_39_/D
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/memory5_reg_39_/D
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/FE_PHC3575_mem_in_39/I
[03/14 15:23:19   8040s]       side term: core_instance/qmem_instance/FE_PHC3622_mem_in_39/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3491_mem_in_39/I
[03/14 15:23:19   8040s]       side term: core_instance/qmem_instance/memory1_reg_39_/D
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst FE_PHC3648_mem_in_21 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/FE_PHC3475_mem_in_21/I
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/FE_PHC3571_mem_in_21/I
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/FE_PHC3624_mem_in_21/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/FE_PHC3649_mem_in_27 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/memory0_reg_27_/D
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/FE_PHC3616_mem_in_27/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3502_mem_in_27/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3650_mem_in_50 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/memory4_reg_50_/D
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/memory2_reg_50_/D
[03/14 15:23:19   8040s]       side term: core_instance/qmem_instance/FE_PHC3627_mem_in_50/I
[03/14 15:23:19   8040s]       side term: core_instance/qmem_instance/FE_PHC3560_mem_in_50/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3486_mem_in_50/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3651_mem_in_15 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/memory9_reg_15_/D
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3652_mem_in_22 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/memory9_reg_22_/D
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3614_mem_in_22/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3653_mem_in_18 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/memory9_reg_18_/D
[03/14 15:23:19   8040s]       side term: core_instance/qmem_instance/FE_PHC3625_mem_in_18/I
[03/14 15:23:19   8040s]       side term: core_instance/qmem_instance/FE_PHC3580_mem_in_18/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3477_mem_in_18/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3654_mem_in_41 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/FE_PHC3618_mem_in_41/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3493_mem_in_41/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3655_mem_in_23 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/FE_PHC3623_mem_in_23/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3562_mem_in_23/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3656_mem_in_9 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/FE_PHC3629_mem_in_9/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3468_mem_in_9/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3657_mem_in_11 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/FE_PHC3578_mem_in_11/I
[03/14 15:23:19   8040s]       side term: core_instance/qmem_instance/FE_PHC3619_mem_in_11/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3474_mem_in_11/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3658_mem_in_17 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/memory1_reg_17_/D
[03/14 15:23:19   8040s]       side term: core_instance/qmem_instance/FE_PHC3615_mem_in_17/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3478_mem_in_17/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3659_mem_in_49 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/FE_PHC3626_mem_in_49/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3484_mem_in_49/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3660_mem_in_25 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/FE_PHC3583_mem_in_25/I
[03/14 15:23:19   8040s]       side term: core_instance/qmem_instance/FE_PHC3613_mem_in_25/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3483_mem_in_25/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3661_mem_in_43 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/FE_PHC3621_mem_in_43/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3489_mem_in_43/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/qmem_instance/FE_PHC3662_mem_in_35 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/qmem_instance/FE_PHC3620_mem_in_35/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_PHC3492_mem_in_35/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst FE_PHC3663_inst_7 (CKBD0)
[03/14 15:23:19   8040s]       sink term: FE_PHC3617_inst_7/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst FE_PHC3664_inst_16 (CKBD0)
[03/14 15:23:19   8040s]       sink term: FE_PHC3633_inst_16/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3665_FE_OFN1148_array_out_25 (CKBD2)
[03/14 15:23:19   8040s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q13_reg_1_/D
[03/14 15:23:19   8040s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q12_reg_1_/D
[03/14 15:23:19   8040s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q15_reg_1_/D
[03/14 15:23:19   8040s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/q14_reg_1_/D
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U167/A2
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8120_0/A1
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8129_0/A1
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RC_8123_0/A1
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/FE_PHC3666_mem_in_19 (CKBD0)
[03/14 15:23:19   8040s]       sink term: core_instance/FE_PHC3612_mem_in_19/I
[03/14 15:23:19   8040s]       side term: core_instance/qmem_instance/FE_PHC3566_mem_in_19/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst FE_PHC3667_inst_8 (CKBD1)
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/FE_PHC3523_inst_8/I
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/FE_PHC3592_inst_8/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/psum_mem_instance/FE_PHC3668_inst_11 (BUFFD2)
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/FE_OFC307_inst_11/I
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/U37/A2
[03/14 15:23:19   8040s]       side term: core_instance/psum_mem_instance/FE_PHC3634_inst_11/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst FE_PHC3669_inst_9 (BUFFD2)
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/U32/A1
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/U34/A1
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/U36/A1
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/U37/A1
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/U56/A2
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst FE_PHC3670_inst_10 (BUFFD1)
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/U26/A1
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/U33/A1
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/U36/A2
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/U56/A1
[03/14 15:23:19   8040s]       sink term: core_instance/psum_mem_instance/U57/I
[03/14 15:23:19   8040s] 
[03/14 15:23:19   8040s]     Added inst core_instance/FE_PHC3671_reset (BUFFD16)
[03/14 15:23:19   8040s]       sink term: core_instance/FE_PHC3638_reset/I
[03/14 15:23:19   8040s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U67/C
[03/14 15:23:19   8040s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFC205_reset/I
[03/14 15:23:19   8040s]       side term: core_instance/FE_OFC211_reset/I
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFC204_reset/I
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/U80/A1
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_1__mac_col_inst/U87/B
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U85/B
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U144/B
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFC202_reset/I
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U84/B
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U85/B
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFC208_reset/I
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/U87/B
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/U81/A1
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFC210_reset/I
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFC212_reset/I
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/U79/A1
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC209_reset/I
[03/14 15:23:19   8040s]       side term: core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC213_reset/I
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U17/A1
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U29/C
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U68/I
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_0__fifo_instance/U94/A1
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U18/A1
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U29/C
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U54/I
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_1__fifo_instance/U81/A1
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFC215_reset/I
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U106/A1
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U21/A1
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_3__fifo_instance/U34/A1
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U16/A1
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U34/C
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/U114/A1
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFC207_reset/I
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_6__fifo_instance/U18/A1
[03/14 15:23:19   8040s]       side term: core_instance/ofifo_inst/col_idx_7__fifo_instance/U17/A1
[03/14 15:23:19   8041s] 
[03/14 15:23:19   8041s]     Added inst core_instance/psum_mem_instance/FE_PHC3672_N188 (CKBD0)
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/FE_OFC161_N188/I
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/FE_OFC628_N188/I
[03/14 15:23:19   8041s] 
[03/14 15:23:19   8041s]     Added inst core_instance/psum_mem_instance/FE_PHC3673_n17 (CKBD0)
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U59/A1
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U239/A1
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U11/A2
[03/14 15:23:19   8041s]       side term: core_instance/psum_mem_instance/U237/A1
[03/14 15:23:19   8041s]       side term: core_instance/psum_mem_instance/U236/A1
[03/14 15:23:19   8041s]       side term: core_instance/psum_mem_instance/U165/A1
[03/14 15:23:19   8041s]       side term: core_instance/psum_mem_instance/U163/A1
[03/14 15:23:19   8041s]       side term: core_instance/psum_mem_instance/U58/A1
[03/14 15:23:19   8041s]       side term: core_instance/psum_mem_instance/U55/A1
[03/14 15:23:19   8041s] 
[03/14 15:23:19   8041s]     Added inst core_instance/psum_mem_instance/FE_PHC3674_n25 (CKBD0)
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U50/A1
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U7/A1
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U239/A2
[03/14 15:23:19   8041s]       side term: core_instance/psum_mem_instance/U246/A2
[03/14 15:23:19   8041s] 
[03/14 15:23:19   8041s]     Added inst core_instance/psum_mem_instance/FE_PHC3675_n12 (BUFFD1)
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U56/A3
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U29/A2
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U34/A2
[03/14 15:23:19   8041s]     Committed inst core_instance/psum_mem_instance/U235, resized cell INR2D1 -> cell INR2XD0
[03/14 15:23:19   8041s] 
[03/14 15:23:19   8041s]     Added inst core_instance/psum_mem_instance/FE_PHC3676_n28 (CKBD0)
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U49/A1
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U164/A2
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U23/A1
[03/14 15:23:19   8041s]       side term: core_instance/psum_mem_instance/U55/A2
[03/14 15:23:19   8041s] 
[03/14 15:23:19   8041s]     Added inst core_instance/psum_mem_instance/FE_PHC3677_n22 (CKBD0)
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U4/A1
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U244/A2
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U8/A1
[03/14 15:23:19   8041s]       side term: core_instance/psum_mem_instance/U236/A2
[03/14 15:23:19   8041s] 
[03/14 15:23:19   8041s]     Added inst core_instance/psum_mem_instance/FE_PHC3678_n16 (CKBD0)
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U15/A2
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U52/A2
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U49/A2
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U50/A2
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U4/A2
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/U24/A2
[03/14 15:23:19   8041s]       side term: core_instance/psum_mem_instance/U48/A2
[03/14 15:23:19   8041s]       side term: core_instance/psum_mem_instance/U20/A2
[03/14 15:23:19   8041s] 
[03/14 15:23:19   8041s]     Added inst core_instance/psum_mem_instance/FE_PHC3679_N183 (CKBD0)
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/FE_OFC724_N183/I
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/FE_OFC652_N183/I
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/memory0_reg_95_/E
[03/14 15:23:19   8041s] 
[03/14 15:23:19   8041s]     Added inst core_instance/psum_mem_instance/FE_PHC3680_N189 (CKBD0)
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/FE_OFC650_N189/I
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/FE_OFC749_N189/I
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/memory6_reg_85_/E
[03/14 15:23:19   8041s]       sink term: core_instance/psum_mem_instance/memory6_reg_95_/E
[03/14 15:23:19   8041s] Worst hold path end point:
[03/14 15:23:19   8041s]   core_instance/qmem_instance/memory15_reg_18_/D
[03/14 15:23:19   8041s]     net: core_instance/qmem_instance/FE_PHN3580_mem_in_18 (nrTerm=2)
[03/14 15:23:19   8041s] ===========================================================================================
[03/14 15:23:19   8041s]   Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
[03/14 15:23:19   8041s] ------------------------------------------------------------------------------------------
[03/14 15:23:19   8041s]  Hold WNS :      -0.1002
[03/14 15:23:19   8041s]       TNS :      -6.7125
[03/14 15:23:19   8041s]       #VP :          257
[03/14 15:23:19   8041s]       TNS+:       5.8248/35 improved (0.1664 per commit, 46.460%)
[03/14 15:23:19   8041s]   Density :      61.121%
[03/14 15:23:19   8041s] ------------------------------------------------------------------------------------------
[03/14 15:23:19   8041s]  34 buffer added (phase total 225, total 225)
[03/14 15:23:19   8041s]  1 inst resized (phase total 2, total 2)
[03/14 15:23:19   8041s] ------------------------------------------------------------------------------------------
[03/14 15:23:19   8041s]  iteration   cpu=0:00:01.3 real=0:00:01.0
[03/14 15:23:19   8041s]  accumulated cpu=0:00:34.6 real=0:00:35.0 totSessionCpu=2:14:02 mem=2511.3M
[03/14 15:23:19   8041s] ------------------------------------------------------------------------------------------
[03/14 15:23:19   8041s]  hold buffering full eval pass rate : 100.00 %
[03/14 15:23:19   8041s]     there are 35 full evals passed out of 35 
[03/14 15:23:19   8041s] ===========================================================================================
[03/14 15:23:19   8041s] 
[03/14 15:23:19   8041s] Starting Phase 1 Step 2 Iter 5 ...
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/FE_PHC3681_mem_in_18 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/FE_PHC3477_mem_in_18/I
[03/14 15:23:20   8041s]       side term: core_instance/qmem_instance/FE_PHC3653_mem_in_18/I
[03/14 15:23:20   8041s]       side term: core_instance/qmem_instance/FE_PHC3625_mem_in_18/I
[03/14 15:23:20   8041s]       side term: core_instance/qmem_instance/FE_PHC3580_mem_in_18/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/qmem_instance/FE_PHC3682_mem_in_25 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/qmem_instance/FE_PHC3613_mem_in_25/I
[03/14 15:23:20   8041s]       side term: core_instance/qmem_instance/FE_PHC3660_mem_in_25/I
[03/14 15:23:20   8041s]       side term: core_instance/FE_PHC3483_mem_in_25/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/qmem_instance/FE_PHC3683_mem_in_19 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/qmem_instance/FE_PHC3566_mem_in_19/I
[03/14 15:23:20   8041s]       side term: core_instance/FE_PHC3666_mem_in_19/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst FE_PHC3684_mem_in_9 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/FE_PHC3468_mem_in_9/I
[03/14 15:23:20   8041s]       sink term: core_instance/qmem_instance/FE_PHC3656_mem_in_9/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/qmem_instance/FE_PHC3685_mem_in_15 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/qmem_instance/memory9_reg_15_/D
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/qmem_instance/FE_PHC3686_mem_in_17 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/qmem_instance/FE_PHC3658_mem_in_17/I
[03/14 15:23:20   8041s]       side term: core_instance/qmem_instance/FE_PHC3615_mem_in_17/I
[03/14 15:23:20   8041s]       side term: core_instance/FE_PHC3478_mem_in_17/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/qmem_instance/FE_PHC3687_mem_in_50 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/qmem_instance/FE_PHC3627_mem_in_50/I
[03/14 15:23:20   8041s]       side term: core_instance/qmem_instance/FE_PHC3650_mem_in_50/I
[03/14 15:23:20   8041s]       side term: core_instance/qmem_instance/FE_PHC3560_mem_in_50/I
[03/14 15:23:20   8041s]       side term: core_instance/FE_PHC3486_mem_in_50/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/qmem_instance/FE_PHC3688_mem_in_11 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/qmem_instance/FE_PHC3619_mem_in_11/I
[03/14 15:23:20   8041s]       side term: core_instance/qmem_instance/FE_PHC3657_mem_in_11/I
[03/14 15:23:20   8041s]       side term: core_instance/FE_PHC3474_mem_in_11/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/qmem_instance/FE_PHC3689_mem_in_39 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/qmem_instance/memory1_reg_39_/D
[03/14 15:23:20   8041s]       side term: core_instance/qmem_instance/FE_PHC3647_mem_in_39/I
[03/14 15:23:20   8041s]       side term: core_instance/qmem_instance/FE_PHC3622_mem_in_39/I
[03/14 15:23:20   8041s]       side term: core_instance/FE_PHC3491_mem_in_39/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/qmem_instance/FE_PHC3690_mem_in_22 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/qmem_instance/FE_PHC3652_mem_in_22/I
[03/14 15:23:20   8041s]       side term: core_instance/FE_PHC3614_mem_in_22/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/FE_PHC3691_mem_in_27 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/FE_PHC3649_mem_in_27/I
[03/14 15:23:20   8041s]       side term: core_instance/FE_PHC3502_mem_in_27/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/qmem_instance/FE_PHC3692_mem_in_49 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/qmem_instance/FE_PHC3659_mem_in_49/I
[03/14 15:23:20   8041s]       side term: core_instance/FE_PHC3484_mem_in_49/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/qmem_instance/FE_PHC3693_mem_in_35 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/qmem_instance/FE_PHC3662_mem_in_35/I
[03/14 15:23:20   8041s]       side term: core_instance/FE_PHC3492_mem_in_35/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/qmem_instance/FE_PHC3694_mem_in_43 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/qmem_instance/FE_PHC3661_mem_in_43/I
[03/14 15:23:20   8041s]       side term: core_instance/FE_PHC3489_mem_in_43/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/qmem_instance/FE_PHC3695_mem_in_41 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/qmem_instance/FE_PHC3654_mem_in_41/I
[03/14 15:23:20   8041s]       side term: core_instance/FE_PHC3493_mem_in_41/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/psum_mem_instance/FE_PHC3696_N181 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/psum_mem_instance/FE_OFC278_N181/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst FE_PHC3697_mem_in_21 (CKBD0)
[03/14 15:23:20   8041s]       sink term: FE_PHC3648_mem_in_21/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/FE_PHC3698_mem_in_23 (CKBD0)
[03/14 15:23:20   8041s]       sink term: core_instance/FE_PHC3562_mem_in_23/I
[03/14 15:23:20   8041s]       side term: core_instance/qmem_instance/FE_PHC3655_mem_in_23/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst FE_PHC3699_inst_16 (CKBD0)
[03/14 15:23:20   8041s]       sink term: FE_PHC3664_inst_16/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/FE_PHC3700_reset (CKBD2)
[03/14 15:23:20   8041s]       sink term: core_instance/ofifo_inst/col_idx_2__fifo_instance/U67/C
[03/14 15:23:20   8041s]       sink term: core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFC205_reset/I
[03/14 15:23:20   8041s]       side term: core_instance/FE_PHC3638_reset/I
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/psum_mem_instance/FE_PHC3701_inst_9 (CKBD4)
[03/14 15:23:20   8041s]       sink term: core_instance/psum_mem_instance/U36/A1
[03/14 15:23:20   8041s]       sink term: core_instance/psum_mem_instance/U34/A1
[03/14 15:23:20   8041s]       sink term: core_instance/psum_mem_instance/U32/A1
[03/14 15:23:20   8041s]       sink term: core_instance/psum_mem_instance/U37/A1
[03/14 15:23:20   8041s]       side term: core_instance/psum_mem_instance/U56/A2
[03/14 15:23:20   8041s] 
[03/14 15:23:20   8041s]     Added inst core_instance/psum_mem_instance/FE_PHC3702_inst_11 (CKBD2)
[03/14 15:23:20   8041s]       sink term: core_instance/psum_mem_instance/U37/A2
[03/14 15:23:20   8041s]       sink term: core_instance/psum_mem_instance/FE_OFC307_inst_11/I
[03/14 15:23:20   8042s]     Committed inst FE_PHC3670_inst_10, resized cell BUFFD1 -> cell BUFFD0
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/psum_mem_instance/FE_PHC3703_N188 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/psum_mem_instance/FE_OFC161_N188/I
[03/14 15:23:20   8042s]       sink term: core_instance/psum_mem_instance/FE_OFC628_N188/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/psum_mem_instance/FE_PHC3704_n27 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/psum_mem_instance/U15/A1
[03/14 15:23:20   8042s]       sink term: core_instance/psum_mem_instance/U25/A1
[03/14 15:23:20   8042s]       side term: core_instance/psum_mem_instance/U59/A2
[03/14 15:23:20   8042s]       side term: core_instance/psum_mem_instance/U62/A2
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/psum_mem_instance/FE_PHC3705_n25 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/psum_mem_instance/U50/A1
[03/14 15:23:20   8042s]       sink term: core_instance/psum_mem_instance/U7/A1
[03/14 15:23:20   8042s]       side term: core_instance/psum_mem_instance/U239/A2
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/psum_mem_instance/FE_PHC3706_n29 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/psum_mem_instance/U20/A1
[03/14 15:23:20   8042s]       sink term: core_instance/psum_mem_instance/U22/A1
[03/14 15:23:20   8042s]       side term: core_instance/psum_mem_instance/U63/A2
[03/14 15:23:20   8042s]       side term: core_instance/psum_mem_instance/U58/A2
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/psum_mem_instance/FE_PHC3707_n793 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/psum_mem_instance/U159/A2
[03/14 15:23:20   8042s] Worst hold path end point:
[03/14 15:23:20   8042s]   core_instance/qmem_instance/memory15_reg_18_/D
[03/14 15:23:20   8042s]     net: core_instance/qmem_instance/FE_PHN3580_mem_in_18 (nrTerm=2)
[03/14 15:23:20   8042s] ===========================================================================================
[03/14 15:23:20   8042s]   Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
[03/14 15:23:20   8042s] ------------------------------------------------------------------------------------------
[03/14 15:23:20   8042s]  Hold WNS :      -0.1002
[03/14 15:23:20   8042s]       TNS :      -3.3909
[03/14 15:23:20   8042s]       #VP :          119
[03/14 15:23:20   8042s]       TNS+:       3.3216/28 improved (0.1186 per commit, 49.484%)
[03/14 15:23:20   8042s]   Density :      61.142%
[03/14 15:23:20   8042s] ------------------------------------------------------------------------------------------
[03/14 15:23:20   8042s]  27 buffer added (phase total 252, total 252)
[03/14 15:23:20   8042s]  1 inst resized (phase total 3, total 3)
[03/14 15:23:20   8042s] ------------------------------------------------------------------------------------------
[03/14 15:23:20   8042s]  iteration   cpu=0:00:00.7 real=0:00:01.0
[03/14 15:23:20   8042s]  accumulated cpu=0:00:35.4 real=0:00:36.0 totSessionCpu=2:14:02 mem=2511.3M
[03/14 15:23:20   8042s] ------------------------------------------------------------------------------------------
[03/14 15:23:20   8042s]  hold buffering full eval pass rate : 100.00 %
[03/14 15:23:20   8042s]     there are 29 full evals passed out of 29 
[03/14 15:23:20   8042s] ===========================================================================================
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s] Starting Phase 1 Step 2 Iter 6 ...
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/FE_PHC3708_mem_in_11 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3657_mem_in_11/I
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3688_mem_in_11/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3474_mem_in_11/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3709_mem_in_17 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3615_mem_in_17/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3686_mem_in_17/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3478_mem_in_17/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/FE_PHC3710_mem_in_25 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3660_mem_in_25/I
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3682_mem_in_25/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3483_mem_in_25/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/FE_PHC3711_mem_in_19 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3683_mem_in_19/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3666_mem_in_19/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3712_mem_in_50 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3650_mem_in_50/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3687_mem_in_50/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3560_mem_in_50/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3486_mem_in_50/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3713_mem_in_18 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3625_mem_in_18/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3681_mem_in_18/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3653_mem_in_18/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3580_mem_in_18/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3714_mem_in_39 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3689_mem_in_39/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3647_mem_in_39/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3622_mem_in_39/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3491_mem_in_39/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3715_mem_in_15 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3685_mem_in_15/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3716_mem_in_22 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3690_mem_in_22/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3614_mem_in_22/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3717_mem_in_9 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3629_mem_in_9/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/FE_PHC3718_mem_in_27 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/FE_PHC3691_mem_in_27/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3502_mem_in_27/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst FE_PHC3719_mem_in_23 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/FE_PHC3698_mem_in_23/I
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3655_mem_in_23/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst FE_PHC3720_mem_in_21 (CKBD0)
[03/14 15:23:20   8042s]       sink term: FE_PHC3697_mem_in_21/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/psum_mem_instance/FE_PHC3721_n24 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/psum_mem_instance/U3/A1
[03/14 15:23:20   8042s]       sink term: core_instance/psum_mem_instance/U24/A1
[03/14 15:23:20   8042s]       side term: core_instance/psum_mem_instance/U163/A2
[03/14 15:23:20   8042s]       side term: core_instance/psum_mem_instance/U162/A2
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst FE_PHC3722_inst_16 (CKBD0)
[03/14 15:23:20   8042s]       sink term: FE_PHC3699_inst_16/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/FE_PHC3723_reset (CKBD2)
[03/14 15:23:20   8042s]       sink term: core_instance/FE_PHC3638_reset/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3700_reset/I
[03/14 15:23:20   8042s] Worst hold path end point:
[03/14 15:23:20   8042s]   core_instance/qmem_instance/memory15_reg_18_/D
[03/14 15:23:20   8042s]     net: core_instance/qmem_instance/FE_PHN3580_mem_in_18 (nrTerm=2)
[03/14 15:23:20   8042s] ===========================================================================================
[03/14 15:23:20   8042s]   Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
[03/14 15:23:20   8042s] ------------------------------------------------------------------------------------------
[03/14 15:23:20   8042s]  Hold WNS :      -0.1002
[03/14 15:23:20   8042s]       TNS :      -2.6922
[03/14 15:23:20   8042s]       #VP :          100
[03/14 15:23:20   8042s]       TNS+:       0.6987/16 improved (0.0437 per commit, 20.605%)
[03/14 15:23:20   8042s]   Density :      61.153%
[03/14 15:23:20   8042s] ------------------------------------------------------------------------------------------
[03/14 15:23:20   8042s]  16 buffer added (phase total 268, total 268)
[03/14 15:23:20   8042s] ------------------------------------------------------------------------------------------
[03/14 15:23:20   8042s]  iteration   cpu=0:00:00.3 real=0:00:00.0
[03/14 15:23:20   8042s]  accumulated cpu=0:00:35.7 real=0:00:36.0 totSessionCpu=2:14:03 mem=2511.3M
[03/14 15:23:20   8042s] ------------------------------------------------------------------------------------------
[03/14 15:23:20   8042s]  hold buffering full eval pass rate : 100.00 %
[03/14 15:23:20   8042s]     there are 17 full evals passed out of 17 
[03/14 15:23:20   8042s] ===========================================================================================
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s] Starting Phase 1 Step 2 Iter 7 ...
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/FE_PHC3724_mem_in_17 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3686_mem_in_17/I
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3709_mem_in_17/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3478_mem_in_17/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/FE_PHC3725_mem_in_19 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/FE_PHC3711_mem_in_19/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3666_mem_in_19/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/FE_PHC3726_mem_in_11 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/FE_PHC3708_mem_in_11/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3474_mem_in_11/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3727_mem_in_50 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3712_mem_in_50/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3687_mem_in_50/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3560_mem_in_50/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3486_mem_in_50/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3728_mem_in_25 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/memory11_reg_25_/D
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3729_mem_in_39 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3622_mem_in_39/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3714_mem_in_39/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3647_mem_in_39/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3491_mem_in_39/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3730_mem_in_18 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3580_mem_in_18/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3713_mem_in_18/I
[03/14 15:23:20   8042s]       side term: core_instance/FE_PHC3681_mem_in_18/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3653_mem_in_18/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3731_mem_in_9 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3717_mem_in_9/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3732_mem_in_27 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/memory0_reg_27_/D
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3616_mem_in_27/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/qmem_instance/FE_PHC3733_mem_in_15 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/qmem_instance/FE_PHC3685_mem_in_15/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst FE_PHC3734_mem_in_21 (CKBD0)
[03/14 15:23:20   8042s]       sink term: FE_PHC3720_mem_in_21/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst FE_PHC3735_mem_in_23 (CKBD0)
[03/14 15:23:20   8042s]       sink term: FE_PHC3719_mem_in_23/I
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s]     Added inst core_instance/FE_PHC3736_mem_in_22 (CKBD0)
[03/14 15:23:20   8042s]       sink term: core_instance/FE_PHC3614_mem_in_22/I
[03/14 15:23:20   8042s]       side term: core_instance/qmem_instance/FE_PHC3716_mem_in_22/I
[03/14 15:23:20   8042s] Worst hold path end point:
[03/14 15:23:20   8042s]   core_instance/qmem_instance/memory9_reg_18_/D
[03/14 15:23:20   8042s]     net: core_instance/qmem_instance/FE_PHN3653_mem_in_18 (nrTerm=2)
[03/14 15:23:20   8042s] ===========================================================================================
[03/14 15:23:20   8042s]   Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
[03/14 15:23:20   8042s] ------------------------------------------------------------------------------------------
[03/14 15:23:20   8042s]  Hold WNS :      -0.0985
[03/14 15:23:20   8042s]       TNS :      -2.2282
[03/14 15:23:20   8042s]       #VP :           96
[03/14 15:23:20   8042s]       TNS+:       0.4640/13 improved (0.0357 per commit, 17.235%)
[03/14 15:23:20   8042s]   Density :      61.163%
[03/14 15:23:20   8042s] ------------------------------------------------------------------------------------------
[03/14 15:23:20   8042s]  13 buffer added (phase total 281, total 281)
[03/14 15:23:20   8042s] ------------------------------------------------------------------------------------------
[03/14 15:23:20   8042s]  iteration   cpu=0:00:00.2 real=0:00:00.0
[03/14 15:23:20   8042s]  accumulated cpu=0:00:35.9 real=0:00:36.0 totSessionCpu=2:14:03 mem=2511.3M
[03/14 15:23:20   8042s] ------------------------------------------------------------------------------------------
[03/14 15:23:20   8042s]  hold buffering full eval pass rate : 100.00 %
[03/14 15:23:20   8042s]     there are 13 full evals passed out of 13 
[03/14 15:23:20   8042s] ===========================================================================================
[03/14 15:23:20   8042s] 
[03/14 15:23:20   8042s] Starting Phase 1 Step 2 Iter 8 ...
[03/14 15:23:21   8042s] 
[03/14 15:23:21   8042s]     Added inst core_instance/qmem_instance/FE_PHC3737_mem_in_39 (CKBD0)
[03/14 15:23:21   8042s]       sink term: core_instance/qmem_instance/FE_PHC3647_mem_in_39/I
[03/14 15:23:21   8042s]       side term: core_instance/qmem_instance/FE_PHC3729_mem_in_39/I
[03/14 15:23:21   8042s]       side term: core_instance/qmem_instance/FE_PHC3714_mem_in_39/I
[03/14 15:23:21   8042s]       side term: core_instance/FE_PHC3491_mem_in_39/I
[03/14 15:23:21   8042s] 
[03/14 15:23:21   8042s]     Added inst core_instance/FE_PHC3738_mem_in_17 (CKBD0)
[03/14 15:23:21   8042s]       sink term: core_instance/FE_PHC3724_mem_in_17/I
[03/14 15:23:21   8042s]       side term: core_instance/FE_PHC3478_mem_in_17/I
[03/14 15:23:21   8042s] 
[03/14 15:23:21   8042s]     Added inst core_instance/FE_PHC3739_mem_in_19 (CKBD0)
[03/14 15:23:21   8042s]       sink term: core_instance/FE_PHC3725_mem_in_19/I
[03/14 15:23:21   8042s]       side term: core_instance/FE_PHC3666_mem_in_19/I
[03/14 15:23:21   8042s] 
[03/14 15:23:21   8042s]     Added inst core_instance/FE_PHC3740_mem_in_11 (CKBD0)
[03/14 15:23:21   8042s]       sink term: core_instance/FE_PHC3726_mem_in_11/I
[03/14 15:23:21   8042s]       side term: core_instance/FE_PHC3474_mem_in_11/I
[03/14 15:23:21   8042s] 
[03/14 15:23:21   8042s]     Added inst core_instance/qmem_instance/FE_PHC3741_mem_in_25 (CKBD0)
[03/14 15:23:21   8042s]       sink term: core_instance/qmem_instance/FE_PHC3583_mem_in_25/I
[03/14 15:23:21   8042s] 
[03/14 15:23:21   8042s]     Added inst core_instance/qmem_instance/FE_PHC3742_mem_in_18 (CKBD0)
[03/14 15:23:21   8042s]       sink term: core_instance/qmem_instance/FE_PHC3653_mem_in_18/I
[03/14 15:23:21   8042s]       side term: core_instance/qmem_instance/FE_PHC3730_mem_in_18/I
[03/14 15:23:21   8042s]       side term: core_instance/qmem_instance/FE_PHC3713_mem_in_18/I
[03/14 15:23:21   8042s]       side term: core_instance/FE_PHC3681_mem_in_18/I
[03/14 15:23:21   8042s] 
[03/14 15:23:21   8042s]     Added inst core_instance/qmem_instance/FE_PHC3743_mem_in_50 (CKBD0)
[03/14 15:23:21   8042s]       sink term: core_instance/qmem_instance/FE_PHC3727_mem_in_50/I
[03/14 15:23:21   8042s]       side term: core_instance/qmem_instance/FE_PHC3687_mem_in_50/I
[03/14 15:23:21   8042s]       side term: core_instance/qmem_instance/FE_PHC3560_mem_in_50/I
[03/14 15:23:21   8042s]       side term: core_instance/FE_PHC3486_mem_in_50/I
[03/14 15:23:21   8042s] 
[03/14 15:23:21   8042s]     Added inst FE_PHC3744_mem_in_23 (CKBD0)
[03/14 15:23:21   8042s]       sink term: FE_PHC3735_mem_in_23/I
[03/14 15:23:21   8042s] 
[03/14 15:23:21   8042s]     Added inst core_instance/FE_PHC3745_mem_in_22 (CKBD0)
[03/14 15:23:21   8042s]       sink term: core_instance/FE_PHC3736_mem_in_22/I
[03/14 15:23:21   8042s]       side term: core_instance/qmem_instance/FE_PHC3716_mem_in_22/I
[03/14 15:23:21   8042s] 
[03/14 15:23:21   8042s]     Added inst core_instance/qmem_instance/FE_PHC3746_mem_in_21 (CKBD0)
[03/14 15:23:21   8042s]       sink term: core_instance/qmem_instance/memory7_reg_21_/D
[03/14 15:23:21   8043s] Worst hold path end point:
[03/14 15:23:21   8043s]   core_instance/qmem_instance/memory15_reg_18_/D
[03/14 15:23:21   8043s]     net: core_instance/qmem_instance/FE_PHN3580_mem_in_18 (nrTerm=2)
[03/14 15:23:21   8043s] ===========================================================================================
[03/14 15:23:21   8043s]   Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  Hold WNS :      -0.0791
[03/14 15:23:21   8043s]       TNS :      -1.8802
[03/14 15:23:21   8043s]       #VP :           89
[03/14 15:23:21   8043s]       TNS+:       0.3480/10 improved (0.0348 per commit, 15.618%)
[03/14 15:23:21   8043s]   Density :      61.170%
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  10 buffer added (phase total 291, total 291)
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  iteration   cpu=0:00:00.2 real=0:00:01.0
[03/14 15:23:21   8043s]  accumulated cpu=0:00:36.1 real=0:00:37.0 totSessionCpu=2:14:03 mem=2511.3M
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  hold buffering full eval pass rate : 100.00 %
[03/14 15:23:21   8043s]     there are 10 full evals passed out of 10 
[03/14 15:23:21   8043s] ===========================================================================================
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s] Starting Phase 1 Step 2 Iter 9 ...
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/FE_PHC3747_mem_in_17 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/FE_PHC3478_mem_in_17/I
[03/14 15:23:21   8043s]       side term: core_instance/FE_PHC3738_mem_in_17/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/FE_PHC3748_mem_in_11 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/FE_PHC3474_mem_in_11/I
[03/14 15:23:21   8043s]       side term: core_instance/FE_PHC3740_mem_in_11/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/FE_PHC3749_mem_in_39 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/FE_PHC3714_mem_in_39/I
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/FE_PHC3729_mem_in_39/I
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/FE_PHC3737_mem_in_39/I
[03/14 15:23:21   8043s]       side term: core_instance/FE_PHC3491_mem_in_39/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/qmem_instance/FE_PHC3750_mem_in_22 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/FE_PHC3716_mem_in_22/I
[03/14 15:23:21   8043s]       side term: core_instance/FE_PHC3745_mem_in_22/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/qmem_instance/FE_PHC3751_mem_in_50 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/FE_PHC3687_mem_in_50/I
[03/14 15:23:21   8043s]       side term: core_instance/qmem_instance/FE_PHC3743_mem_in_50/I
[03/14 15:23:21   8043s]       side term: core_instance/qmem_instance/FE_PHC3560_mem_in_50/I
[03/14 15:23:21   8043s]       side term: core_instance/FE_PHC3486_mem_in_50/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst FE_PHC3752_mem_in_18 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/FE_PHC3681_mem_in_18/I
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/FE_PHC3713_mem_in_18/I
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/FE_PHC3730_mem_in_18/I
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/FE_PHC3742_mem_in_18/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/qmem_instance/FE_PHC3753_mem_in_25 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/FE_PHC3741_mem_in_25/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/qmem_instance/FE_PHC3754_mem_in_23 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/memory1_reg_23_/D
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/FE_PHC3755_mem_in_19 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/FE_PHC3666_mem_in_19/I
[03/14 15:23:21   8043s]       side term: core_instance/FE_PHC3739_mem_in_19/I
[03/14 15:23:21   8043s] Worst hold path end point:
[03/14 15:23:21   8043s]   core_instance/qmem_instance/memory9_reg_19_/D
[03/14 15:23:21   8043s]     net: core_instance/FE_PHN3612_mem_in_19 (nrTerm=3)
[03/14 15:23:21   8043s] ===========================================================================================
[03/14 15:23:21   8043s]   Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  Hold WNS :      -0.0459
[03/14 15:23:21   8043s]       TNS :      -0.2952
[03/14 15:23:21   8043s]       #VP :           22
[03/14 15:23:21   8043s]       TNS+:       1.5850/9 improved (0.1761 per commit, 84.300%)
[03/14 15:23:21   8043s]   Density :      61.176%
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  9 buffer added (phase total 300, total 300)
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  iteration   cpu=0:00:00.2 real=0:00:00.0
[03/14 15:23:21   8043s]  accumulated cpu=0:00:36.3 real=0:00:37.0 totSessionCpu=2:14:03 mem=2511.3M
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  hold buffering full eval pass rate : 100.00 %
[03/14 15:23:21   8043s]     there are 9 full evals passed out of 9 
[03/14 15:23:21   8043s] ===========================================================================================
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s] Starting Phase 1 Step 2 Iter 10 ...
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/qmem_instance/FE_PHC3756_mem_in_22 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/FE_PHC3750_mem_in_22/I
[03/14 15:23:21   8043s]       side term: core_instance/FE_PHC3745_mem_in_22/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/qmem_instance/FE_PHC3757_mem_in_50 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/FE_PHC3751_mem_in_50/I
[03/14 15:23:21   8043s]       side term: core_instance/qmem_instance/FE_PHC3743_mem_in_50/I
[03/14 15:23:21   8043s]       side term: core_instance/qmem_instance/FE_PHC3560_mem_in_50/I
[03/14 15:23:21   8043s]       side term: core_instance/FE_PHC3486_mem_in_50/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/FE_PHC3758_mem_in_17 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/FE_PHC3738_mem_in_17/I
[03/14 15:23:21   8043s]       side term: core_instance/FE_PHC3747_mem_in_17/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/FE_PHC3759_mem_in_11 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/FE_PHC3740_mem_in_11/I
[03/14 15:23:21   8043s]       side term: core_instance/FE_PHC3748_mem_in_11/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst FE_PHC3760_mem_in_18 (CKBD0)
[03/14 15:23:21   8043s]       sink term: FE_PHC3752_mem_in_18/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/FE_PHC3761_mem_in_19 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/FE_PHC3755_mem_in_19/I
[03/14 15:23:21   8043s]       side term: core_instance/FE_PHC3739_mem_in_19/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/qmem_instance/FE_PHC3762_mem_in_39 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/memory1_reg_39_/D
[03/14 15:23:21   8043s] Worst hold path end point:
[03/14 15:23:21   8043s]   core_instance/qmem_instance/memory9_reg_19_/D
[03/14 15:23:21   8043s]     net: core_instance/FE_PHN3612_mem_in_19 (nrTerm=3)
[03/14 15:23:21   8043s] ===========================================================================================
[03/14 15:23:21   8043s]   Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  Hold WNS :      -0.0231
[03/14 15:23:21   8043s]       TNS :      -0.1170
[03/14 15:23:21   8043s]       #VP :           17
[03/14 15:23:21   8043s]       TNS+:       0.1782/7 improved (0.0255 per commit, 60.366%)
[03/14 15:23:21   8043s]   Density :      61.181%
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  7 buffer added (phase total 307, total 307)
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  iteration   cpu=0:00:00.1 real=0:00:00.0
[03/14 15:23:21   8043s]  accumulated cpu=0:00:36.5 real=0:00:37.0 totSessionCpu=2:14:03 mem=2511.3M
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  hold buffering full eval pass rate : 100.00 %
[03/14 15:23:21   8043s]     there are 7 full evals passed out of 7 
[03/14 15:23:21   8043s] ===========================================================================================
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s] Starting Phase 1 Step 2 Iter 11 ...
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/FE_PHC3763_mem_in_22 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/FE_PHC3756_mem_in_22/I
[03/14 15:23:21   8043s]       side term: core_instance/FE_PHC3745_mem_in_22/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst FE_PHC3764_mem_in_18 (CKBD0)
[03/14 15:23:21   8043s]       sink term: FE_PHC3760_mem_in_18/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst FE_PHC3765_mem_in_19 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/FE_PHC3739_mem_in_19/I
[03/14 15:23:21   8043s]       sink term: core_instance/FE_PHC3761_mem_in_19/I
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/FE_PHC3766_mem_in_17 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/FE_PHC3747_mem_in_17/I
[03/14 15:23:21   8043s]       side term: core_instance/FE_PHC3758_mem_in_17/I
[03/14 15:23:21   8043s] Worst hold path end point:
[03/14 15:23:21   8043s]   core_instance/qmem_instance/memory7_reg_22_/D
[03/14 15:23:21   8043s]     net: core_instance/qmem_instance/FE_PHN3572_mem_in_22 (nrTerm=2)
[03/14 15:23:21   8043s] ===========================================================================================
[03/14 15:23:21   8043s]   Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  Hold WNS :      -0.0211
[03/14 15:23:21   8043s]       TNS :      -0.0220
[03/14 15:23:21   8043s]       #VP :            2
[03/14 15:23:21   8043s]       TNS+:       0.0950/4 improved (0.0238 per commit, 81.197%)
[03/14 15:23:21   8043s]   Density :      61.184%
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  4 buffer added (phase total 311, total 311)
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  iteration   cpu=0:00:00.1 real=0:00:00.0
[03/14 15:23:21   8043s]  accumulated cpu=0:00:36.6 real=0:00:37.0 totSessionCpu=2:14:04 mem=2511.3M
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  hold buffering full eval pass rate : 100.00 %
[03/14 15:23:21   8043s]     there are 4 full evals passed out of 4 
[03/14 15:23:21   8043s] ===========================================================================================
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s] Starting Phase 1 Step 2 Iter 12 ...
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/qmem_instance/FE_PHC3767_mem_in_22 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/memory7_reg_22_/D
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s]     Added inst core_instance/qmem_instance/FE_PHC3768_mem_in_17 (CKBD0)
[03/14 15:23:21   8043s]       sink term: core_instance/qmem_instance/memory1_reg_17_/D
[03/14 15:23:21   8043s] Worst hold path end point:
[03/14 15:23:21   8043s]   core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_2_/D
[03/14 15:23:21   8043s]     net: core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN1163_array_out_2 (nrTerm=17)
[03/14 15:23:21   8043s] ===========================================================================================
[03/14 15:23:21   8043s]   Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  Hold WNS :       0.0003
[03/14 15:23:21   8043s]       TNS :       0.0000
[03/14 15:23:21   8043s]       #VP :            0
[03/14 15:23:21   8043s]       TNS+:       0.0220/2 improved (0.0110 per commit, 100.000%)
[03/14 15:23:21   8043s]   Density :      61.186%
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  2 buffer added (phase total 313, total 313)
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  iteration   cpu=0:00:00.1 real=0:00:00.0
[03/14 15:23:21   8043s]  accumulated cpu=0:00:36.8 real=0:00:37.0 totSessionCpu=2:14:04 mem=2511.3M
[03/14 15:23:21   8043s] ------------------------------------------------------------------------------------------
[03/14 15:23:21   8043s]  hold buffering full eval pass rate : 100.00 %
[03/14 15:23:21   8043s]     there are 2 full evals passed out of 2 
[03/14 15:23:21   8043s] ===========================================================================================
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s] Capturing REF for hold ...
[03/14 15:23:21   8043s]    Hold Timing Snapshot: (REF)
[03/14 15:23:21   8043s]              All PG WNS: 0.000
[03/14 15:23:21   8043s]              All PG TNS: 0.000
[03/14 15:23:21   8043s] 
[03/14 15:23:21   8043s] *info:    Total 313 cells added for Phase I
[03/14 15:23:21   8043s] *info:    Total 3 instances resized for Phase I
[03/14 15:23:21   8043s] *info:        in which 0 FF resizing 
[03/14 15:23:22   8043s] --------------------------------------------------- 
[03/14 15:23:22   8043s]    Hold Timing Summary  - Phase I 
[03/14 15:23:22   8043s] --------------------------------------------------- 
[03/14 15:23:22   8043s]  Target slack:       0.0000 ns
[03/14 15:23:22   8043s]  View: BC_VIEW 
[03/14 15:23:22   8043s]    WNS:       0.0003
[03/14 15:23:22   8043s]    TNS:       0.0000
[03/14 15:23:22   8043s]    VP :            0
[03/14 15:23:22   8043s]    Worst hold path end point: core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_2_/D 
[03/14 15:23:22   8043s] --------------------------------------------------- 
[03/14 15:23:22   8043s] ** Profile ** Start :  cpu=0:00:00.0, mem=2511.3M
[03/14 15:23:22   8043s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2511.3M
[03/14 15:23:22   8044s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2511.3M

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.148  | -0.349  |
|           TNS (ns):| -66.246 | -51.785 | -14.461 |
|    Violating Paths:|  1008   |   912   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

Density: 61.186%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[03/14 15:23:22   8044s] 
[03/14 15:23:22   8044s] *** Finished Core Fixing (fixHold) cpu=0:00:37.5 real=0:00:38.0 totSessionCpu=2:14:04 mem=2511.3M density=61.186% ***
[03/14 15:23:22   8044s] 
[03/14 15:23:22   8044s] *info:
[03/14 15:23:22   8044s] *info: Added a total of 313 cells to fix/reduce hold violation
[03/14 15:23:22   8044s] *info:          in which 102 termBuffering
[03/14 15:23:22   8044s] *info:          in which 0 dummyBuffering
[03/14 15:23:22   8044s] *info:
[03/14 15:23:22   8044s] *info: Summary: 
[03/14 15:23:22   8044s] *info:            3 cells of type 'BUFFD0' (4.0, 	72.163) used
[03/14 15:23:22   8044s] *info:           78 cells of type 'BUFFD1' (4.0, 	38.349) used
[03/14 15:23:22   8044s] *info:            2 cells of type 'BUFFD16' (29.0, 	2.316) used
[03/14 15:23:22   8044s] *info:            4 cells of type 'BUFFD2' (6.0, 	17.835) used
[03/14 15:23:22   8044s] *info:            1 cell  of type 'BUFFD3' (7.0, 	12.229) used
[03/14 15:23:22   8044s] *info:            1 cell  of type 'BUFFD6' (12.0, 	6.121) used
[03/14 15:23:22   8044s] *info:          206 cells of type 'CKBD0' (4.0, 	79.291) used
[03/14 15:23:22   8044s] *info:            6 cells of type 'CKBD1' (4.0, 	39.802) used
[03/14 15:23:22   8044s] *info:            8 cells of type 'CKBD2' (6.0, 	20.021) used
[03/14 15:23:22   8044s] *info:            3 cells of type 'CKBD4' (9.0, 	10.101) used
[03/14 15:23:22   8044s] *info:            1 cell  of type 'CKBD6' (12.0, 	6.753) used
[03/14 15:23:22   8044s] *info:
[03/14 15:23:22   8044s] *info: Total 3 instances resized
[03/14 15:23:22   8044s] *info:       in which 0 FF resizing
[03/14 15:23:22   8044s] *info:
[03/14 15:23:22   8044s] 
[03/14 15:23:22   8044s] *summary:      3 instances changed cell type
[03/14 15:23:22   8044s] *	:      1 instance  changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKBD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'INR2D1' to 'INR2XD0'
OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2527.3M
[03/14 15:23:22   8044s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.076, MEM:2527.3M
[03/14 15:23:22   8044s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2527.3M
[03/14 15:23:22   8044s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2527.3M
[03/14 15:23:22   8044s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2527.3M
[03/14 15:23:22   8044s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.095, MEM:2527.3M
[03/14 15:23:22   8044s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2527.3M
[03/14 15:23:22   8044s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2527.3M
[03/14 15:23:22   8044s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.140, MEM:2527.3M
[03/14 15:23:22   8044s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.141, MEM:2527.3M
[03/14 15:23:22   8044s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12465.34
[03/14 15:23:22   8044s] OPERPROF: Starting RefinePlace at level 1, MEM:2527.3M
[03/14 15:23:22   8044s] *** Starting refinePlace (2:14:05 mem=2527.3M) ***
[03/14 15:23:22   8044s] Total net bbox length = 3.667e+05 (1.721e+05 1.946e+05) (ext = 6.193e+03)
[03/14 15:23:22   8044s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:23:22   8044s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2527.3M
[03/14 15:23:22   8044s] Starting refinePlace ...
[03/14 15:23:23   8044s]   Spread Effort: high, standalone mode, useDDP on.
[03/14 15:23:23   8044s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2527.3MB) @(2:14:05 - 2:14:05).
[03/14 15:23:23   8044s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:23:23   8044s] wireLenOptFixPriorityInst 6524 inst fixed
[03/14 15:23:23   8045s] 
[03/14 15:23:23   8045s] Running Spiral with 1 thread in Normal Mode  fetchWidth=144 
[03/14 15:23:23   8045s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:23:23   8045s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2527.3MB) @(2:14:05 - 2:14:05).
[03/14 15:23:23   8045s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 15:23:23   8045s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2527.3MB
[03/14 15:23:23   8045s] Statistics of distance of Instance movement in refine placement:
[03/14 15:23:23   8045s]   maximum (X+Y) =         0.00 um
[03/14 15:23:23   8045s]   mean    (X+Y) =         0.00 um
[03/14 15:23:23   8045s] Summary Report:
[03/14 15:23:23   8045s] Instances move: 0 (out of 26097 movable)
[03/14 15:23:23   8045s] Instances flipped: 0
[03/14 15:23:23   8045s] Mean displacement: 0.00 um
[03/14 15:23:23   8045s] Max displacement: 0.00 um 
[03/14 15:23:23   8045s] Total instances moved : 0
[03/14 15:23:23   8045s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.560, REAL:0.564, MEM:2527.3M
[03/14 15:23:23   8045s] Total net bbox length = 3.667e+05 (1.721e+05 1.946e+05) (ext = 6.193e+03)
[03/14 15:23:23   8045s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2527.3MB
[03/14 15:23:23   8045s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2527.3MB) @(2:14:05 - 2:14:05).
[03/14 15:23:23   8045s] *** Finished refinePlace (2:14:05 mem=2527.3M) ***
[03/14 15:23:23   8045s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12465.34
[03/14 15:23:23   8045s] OPERPROF: Finished RefinePlace at level 1, CPU:0.640, REAL:0.642, MEM:2527.3M
[03/14 15:23:23   8045s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2527.3M
[03/14 15:23:23   8045s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.074, MEM:2527.3M
[03/14 15:23:23   8045s] Finished re-routing un-routed nets (0:00:00.0 2527.3M)
[03/14 15:23:23   8045s] 
[03/14 15:23:23   8045s] OPERPROF: Starting DPlace-Init at level 1, MEM:2527.3M
[03/14 15:23:23   8045s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2527.3M
[03/14 15:23:23   8045s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.095, MEM:2527.3M
[03/14 15:23:23   8045s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2527.3M
[03/14 15:23:23   8045s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2527.3M
[03/14 15:23:23   8045s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.142, MEM:2527.3M
[03/14 15:23:24   8045s] 
[03/14 15:23:24   8045s] Density : 0.6119
[03/14 15:23:24   8045s] Max route overflow : 0.0000
[03/14 15:23:24   8045s] 
[03/14 15:23:24   8045s] 
[03/14 15:23:24   8045s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2527.3M) ***
[03/14 15:23:24   8045s] ** Profile ** Start :  cpu=0:00:00.0, mem=2527.3M
[03/14 15:23:24   8046s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2527.3M
[03/14 15:23:24   8046s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2527.3M

------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.148  | -0.349  |
|           TNS (ns):| -66.246 | -51.785 | -14.461 |
|    Violating Paths:|  1008   |   912   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

Density: 61.186%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[03/14 15:23:24   8046s] *** Finish Post CTS Hold Fixing (cpu=0:00:39.4 real=0:00:40.0 totSessionCpu=2:14:06 mem=2527.3M density=61.186%) ***
[03/14 15:23:24   8046s] (I,S,L,T): WC_VIEW: 78.5058, 24.0344, 1.04418, 103.584
[03/14 15:23:24   8046s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12465.34
[03/14 15:23:24   8046s] *** HoldOpt [finish] : cpu/real = 0:00:18.6/0:00:18.6 (1.0), totSession cpu/real = 2:14:06.5/2:15:33.9 (1.0), mem = 2492.3M
[03/14 15:23:24   8046s] **INFO: total 315 insts, 0 nets marked don't touch
[03/14 15:23:24   8046s] **INFO: total 315 insts, 0 nets marked don't touch DB property
[03/14 15:23:24   8046s] **INFO: total 315 insts, 0 nets unmarked don't touch

[03/14 15:23:24   8046s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2492.3M
[03/14 15:23:24   8046s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.075, MEM:2492.3M
[03/14 15:23:24   8046s] TotalInstCnt at PhyDesignMc Destruction: 26,161
[03/14 15:23:24   8046s] 
[03/14 15:23:24   8046s] =============================================================================================
[03/14 15:23:24   8046s]  Step TAT Report for HoldOpt #1
[03/14 15:23:24   8046s] =============================================================================================
[03/14 15:23:24   8046s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:23:24   8046s] ---------------------------------------------------------------------------------------------
[03/14 15:23:24   8046s] [ ViewPruning            ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/14 15:23:24   8046s] [ RefinePlace            ]      1   0:00:01.5  (   3.7 % )     0:00:01.5 /  0:00:01.5    1.0
[03/14 15:23:24   8046s] [ TimingUpdate           ]      5   0:00:00.7  (   1.6 % )     0:00:05.9 /  0:00:05.9    1.0
[03/14 15:23:24   8046s] [ FullDelayCalc          ]      1   0:00:05.2  (  12.6 % )     0:00:05.2 /  0:00:05.3    1.0
[03/14 15:23:24   8046s] [ QThreadMaster          ]      1   0:00:11.5  (  27.9 % )     0:00:11.5 /  0:00:11.0    1.0
[03/14 15:23:24   8046s] [ OptSummaryReport       ]      4   0:00:00.2  (   0.5 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 15:23:24   8046s] [ TimingReport           ]      4   0:00:00.0  (   0.0 % )     0:00:01.4 /  0:00:01.4    1.0
[03/14 15:23:24   8046s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 15:23:24   8046s] [ SlackTraversorInit     ]      3   0:00:01.1  (   2.7 % )     0:00:01.1 /  0:00:01.1    1.0
[03/14 15:23:24   8046s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/14 15:23:24   8046s] [ LibAnalyzerInit        ]      3   0:00:03.1  (   7.6 % )     0:00:03.1 /  0:00:03.1    1.0
[03/14 15:23:24   8046s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[03/14 15:23:24   8046s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:23:24   8046s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:23:24   8046s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/14 15:23:24   8046s] [ OptSingleIteration     ]     13   0:00:00.1  (   0.1 % )     0:00:09.1 /  0:00:09.1    1.0
[03/14 15:23:24   8046s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:23:24   8046s] [ OptEval                ]     13   0:00:04.4  (  10.6 % )     0:00:04.4 /  0:00:04.4    1.0
[03/14 15:23:24   8046s] [ OptCommit              ]     13   0:00:00.4  (   1.0 % )     0:00:04.2 /  0:00:04.2    1.0
[03/14 15:23:24   8046s] [ IncrTimingUpdate       ]     37   0:00:00.7  (   1.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 15:23:24   8046s] [ PostCommitDelayUpdate  ]     25   0:00:00.2  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 15:23:24   8046s] [ IncrDelayCalc          ]     92   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.1
[03/14 15:23:24   8046s] [ HoldTimerCalcSummary   ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/14 15:23:24   8046s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/14 15:23:24   8046s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:23:24   8046s] [ HoldReEval             ]     21   0:00:02.0  (   4.9 % )     0:00:02.0 /  0:00:02.0    1.0
[03/14 15:23:24   8046s] [ HoldDelayCalc          ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/14 15:23:24   8046s] [ HoldRefreshTiming      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.2
[03/14 15:23:24   8046s] [ HoldValidateSetup      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:23:24   8046s] [ HoldValidateHold       ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:23:24   8046s] [ HoldCollectNode        ]     16   0:00:01.6  (   3.8 % )     0:00:01.6 /  0:00:01.6    1.0
[03/14 15:23:24   8046s] [ HoldSortNodeList       ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/14 15:23:24   8046s] [ HoldBottleneckCount    ]     14   0:00:00.8  (   2.1 % )     0:00:00.8 /  0:00:00.9    1.0
[03/14 15:23:24   8046s] [ HoldCacheNodeWeight    ]     13   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    0.9
[03/14 15:23:24   8046s] [ HoldBuildSlackGraph    ]     13   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.1
[03/14 15:23:24   8046s] [ HoldDBCommit           ]     30   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:23:24   8046s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:23:24   8046s] [ GenerateDrvReportData  ]      1   0:00:00.7  (   1.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/14 15:23:24   8046s] [ ReportAnalysisSummary  ]      8   0:00:01.4  (   3.4 % )     0:00:01.4 /  0:00:01.4    1.0
[03/14 15:23:24   8046s] [ MISC                   ]          0:00:03.7  (   8.9 % )     0:00:03.7 /  0:00:03.6    1.0
[03/14 15:23:24   8046s] ---------------------------------------------------------------------------------------------
[03/14 15:23:24   8046s]  HoldOpt #1 TOTAL                   0:00:41.1  ( 100.0 % )     0:00:41.1 /  0:00:40.7    1.0
[03/14 15:23:24   8046s] ---------------------------------------------------------------------------------------------
[03/14 15:23:24   8046s] 
[03/14 15:23:24   8046s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2362.3M
[03/14 15:23:24   8046s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.088, MEM:2362.3M
[03/14 15:23:24   8046s] *** Steiner Routed Nets: 4.125%; Threshold: 100; Threshold for Hold: 100
[03/14 15:23:24   8046s] ### Creating LA Mngr. totSessionCpu=2:14:07 mem=2362.3M
[03/14 15:23:24   8046s] ### Creating LA Mngr, finished. totSessionCpu=2:14:07 mem=2362.3M
[03/14 15:23:24   8046s] Re-routed 0 nets
[03/14 15:23:24   8046s] GigaOpt_HOLD: Recover setup timing after hold fixing
[03/14 15:23:25   8047s] GigaOpt: WNS changes after routing: -0.168 -> -0.168 (bump = 0.0)
[03/14 15:23:25   8047s] GigaOpt: WNS bump threshold: 0.0129
[03/14 15:23:25   8047s] GigaOpt: Skipping postEco optimization
[03/14 15:23:25   8047s] GigaOpt: WNS changes after postEco optimization: -0.168 -> -0.168 (bump = 0.0)
[03/14 15:23:25   8047s] GigaOpt: Skipping nonLegal postEco optimization
[03/14 15:23:25   8047s] *** Steiner Routed Nets: 4.125%; Threshold: 100; Threshold for Hold: 100
[03/14 15:23:25   8047s] ### Creating LA Mngr. totSessionCpu=2:14:07 mem=2362.3M
[03/14 15:23:25   8047s] ### Creating LA Mngr, finished. totSessionCpu=2:14:07 mem=2362.3M
[03/14 15:23:25   8047s] Re-routed 0 nets
[03/14 15:23:25   8047s] GigaOpt: WNS changes after postEco optimization: -0.168 -> -0.168 (bump = 0.0, threshold = 0.0129)
[03/14 15:23:25   8047s] GigaOpt: Skipping post-eco TNS optimization
[03/14 15:23:25   8047s] 
[03/14 15:23:25   8047s] Active setup views:
[03/14 15:23:25   8047s]  WC_VIEW
[03/14 15:23:25   8047s]   Dominating endpoints: 0
[03/14 15:23:25   8047s]   Dominating TNS: -0.000
[03/14 15:23:25   8047s] 
[03/14 15:23:25   8047s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2362.25 MB )
[03/14 15:23:25   8047s] (I)       Started Loading and Dumping File ( Curr Mem: 2362.25 MB )
[03/14 15:23:25   8047s] (I)       Reading DB...
[03/14 15:23:25   8047s] (I)       Read data from FE... (mem=2362.3M)
[03/14 15:23:25   8047s] (I)       Read nodes and places... (mem=2362.3M)
[03/14 15:23:25   8047s] (I)       Done Read nodes and places (cpu=0.040s, mem=2368.6M)
[03/14 15:23:25   8047s] (I)       Read nets... (mem=2368.6M)
[03/14 15:23:26   8047s] (I)       Done Read nets (cpu=0.120s, mem=2375.1M)
[03/14 15:23:26   8047s] (I)       Done Read data from FE (cpu=0.160s, mem=2375.1M)
[03/14 15:23:26   8047s] (I)       before initializing RouteDB syMemory usage = 2375.1 MB
[03/14 15:23:26   8047s] (I)       Build term to term wires: false
[03/14 15:23:26   8047s] (I)       Honor MSV route constraint: false
[03/14 15:23:26   8047s] (I)       Maximum routing layer  : 127
[03/14 15:23:26   8047s] (I)       Minimum routing layer  : 2
[03/14 15:23:26   8047s] (I)       Supply scale factor H  : 1.00
[03/14 15:23:26   8047s] (I)       Supply scale factor V  : 1.00
[03/14 15:23:26   8047s] (I)       Tracks used by clock wire: 0
[03/14 15:23:26   8047s] (I)       Reverse direction      : 
[03/14 15:23:26   8047s] (I)       Honor partition pin guides: true
[03/14 15:23:26   8047s] (I)       Route selected nets only: false
[03/14 15:23:26   8047s] (I)       Route secondary PG pins: false
[03/14 15:23:26   8047s] (I)       Second PG max fanout   : 2147483647
[03/14 15:23:26   8047s] (I)       Apply function for special wires: true
[03/14 15:23:26   8047s] (I)       Layer by layer blockage reading: true
[03/14 15:23:26   8047s] (I)       Offset calculation fix : true
[03/14 15:23:26   8047s] (I)       Route stripe layer range: 
[03/14 15:23:26   8047s] (I)       Honor partition fences : 
[03/14 15:23:26   8047s] (I)       Honor partition pin    : 
[03/14 15:23:26   8047s] (I)       Honor partition fences with feedthrough: 
[03/14 15:23:26   8047s] (I)       Counted 2783 PG shapes. We will not process PG shapes layer by layer.
[03/14 15:23:26   8047s] (I)       Use row-based GCell size
[03/14 15:23:26   8047s] (I)       Use row-based GCell align
[03/14 15:23:26   8047s] (I)       GCell unit size   : 3600
[03/14 15:23:26   8047s] (I)       GCell multiplier  : 1
[03/14 15:23:26   8047s] (I)       GCell row height  : 3600
[03/14 15:23:26   8047s] (I)       Actual row height : 3600
[03/14 15:23:26   8047s] (I)       GCell align ref   : 20000 20000
[03/14 15:23:26   8047s] [NR-eGR] Track table information for default rule: 
[03/14 15:23:26   8047s] [NR-eGR] M1 has no routable track
[03/14 15:23:26   8047s] [NR-eGR] M2 has single uniform track structure
[03/14 15:23:26   8047s] [NR-eGR] M3 has single uniform track structure
[03/14 15:23:26   8047s] [NR-eGR] M4 has single uniform track structure
[03/14 15:23:26   8047s] [NR-eGR] M5 has single uniform track structure
[03/14 15:23:26   8047s] [NR-eGR] M6 has single uniform track structure
[03/14 15:23:26   8047s] [NR-eGR] M7 has single uniform track structure
[03/14 15:23:26   8047s] [NR-eGR] M8 has single uniform track structure
[03/14 15:23:26   8047s] (I)       ===========================================================================
[03/14 15:23:26   8047s] (I)       == Report All Rule Vias ==
[03/14 15:23:26   8047s] (I)       ===========================================================================
[03/14 15:23:26   8047s] (I)        Via Rule : (Default)
[03/14 15:23:26   8047s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/14 15:23:26   8047s] (I)       ---------------------------------------------------------------------------
[03/14 15:23:26   8047s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/14 15:23:26   8047s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/14 15:23:26   8047s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/14 15:23:26   8047s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/14 15:23:26   8047s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/14 15:23:26   8047s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/14 15:23:26   8047s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/14 15:23:26   8047s] (I)        8    0 : ---                         0 : ---                      
[03/14 15:23:26   8047s] (I)       ===========================================================================
[03/14 15:23:26   8047s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2375.13 MB )
[03/14 15:23:26   8047s] [NR-eGR] Read 3044 PG shapes
[03/14 15:23:26   8047s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2375.13 MB )
[03/14 15:23:26   8047s] [NR-eGR] #Routing Blockages  : 0
[03/14 15:23:26   8047s] [NR-eGR] #Instance Blockages : 0
[03/14 15:23:26   8047s] [NR-eGR] #PG Blockages       : 3044
[03/14 15:23:26   8047s] [NR-eGR] #Bump Blockages     : 0
[03/14 15:23:26   8047s] [NR-eGR] #Boundary Blockages : 0
[03/14 15:23:26   8047s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/14 15:23:26   8047s] [NR-eGR] Num Prerouted Nets = 77  Num Prerouted Wires = 19857
[03/14 15:23:26   8047s] (I)       readDataFromPlaceDB
[03/14 15:23:26   8047s] (I)       Read net information..
[03/14 15:23:26   8048s] [NR-eGR] Read numTotalNets=27322  numIgnoredNets=77
[03/14 15:23:26   8048s] (I)       Read testcase time = 0.010 seconds
[03/14 15:23:26   8048s] 
[03/14 15:23:26   8048s] (I)       early_global_route_priority property id does not exist.
[03/14 15:23:26   8048s] (I)       Start initializing grid graph
[03/14 15:23:26   8048s] (I)       End initializing grid graph
[03/14 15:23:26   8048s] (I)       Model blockages into capacity
[03/14 15:23:26   8048s] (I)       Read Num Blocks=3044  Num Prerouted Wires=19857  Num CS=0
[03/14 15:23:26   8048s] (I)       Started Modeling ( Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Started Modeling Layer 1 ( Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Started Modeling Layer 2 ( Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Layer 1 (V) : #blockages 1522 : #preroutes 7090
[03/14 15:23:26   8048s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Started Modeling Layer 3 ( Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Layer 2 (H) : #blockages 1012 : #preroutes 10728
[03/14 15:23:26   8048s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Started Modeling Layer 4 ( Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Layer 3 (V) : #blockages 510 : #preroutes 1973
[03/14 15:23:26   8048s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Started Modeling Layer 5 ( Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 61
[03/14 15:23:26   8048s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Started Modeling Layer 6 ( Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 5
[03/14 15:23:26   8048s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Started Modeling Layer 7 ( Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/14 15:23:26   8048s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Started Modeling Layer 8 ( Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/14 15:23:26   8048s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2381.16 MB )
[03/14 15:23:26   8048s] (I)       -- layer congestion ratio --
[03/14 15:23:26   8048s] (I)       Layer 1 : 0.100000
[03/14 15:23:26   8048s] (I)       Layer 2 : 0.700000
[03/14 15:23:26   8048s] (I)       Layer 3 : 0.700000
[03/14 15:23:26   8048s] (I)       Layer 4 : 0.700000
[03/14 15:23:26   8048s] (I)       Layer 5 : 0.700000
[03/14 15:23:26   8048s] (I)       Layer 6 : 0.700000
[03/14 15:23:26   8048s] (I)       Layer 7 : 0.700000
[03/14 15:23:26   8048s] (I)       Layer 8 : 0.700000
[03/14 15:23:26   8048s] (I)       ----------------------------
[03/14 15:23:26   8048s] (I)       Number of ignored nets = 77
[03/14 15:23:26   8048s] (I)       Number of fixed nets = 77.  Ignored: Yes
[03/14 15:23:26   8048s] (I)       Number of clock nets = 172.  Ignored: No
[03/14 15:23:26   8048s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 15:23:26   8048s] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 15:23:26   8048s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 15:23:26   8048s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 15:23:26   8048s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 15:23:26   8048s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 15:23:26   8048s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 15:23:26   8048s] [NR-eGR] There are 95 clock nets ( 95 with NDR ).
[03/14 15:23:26   8048s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2381.2 MB
[03/14 15:23:26   8048s] (I)       Ndr track 0 does not exist
[03/14 15:23:26   8048s] (I)       Ndr track 0 does not exist
[03/14 15:23:26   8048s] (I)       Layer1  viaCost=300.00
[03/14 15:23:26   8048s] (I)       Layer2  viaCost=100.00
[03/14 15:23:26   8048s] (I)       Layer3  viaCost=100.00
[03/14 15:23:26   8048s] (I)       Layer4  viaCost=100.00
[03/14 15:23:26   8048s] (I)       Layer5  viaCost=100.00
[03/14 15:23:26   8048s] (I)       Layer6  viaCost=200.00
[03/14 15:23:26   8048s] (I)       Layer7  viaCost=100.00
[03/14 15:23:26   8048s] (I)       ---------------------Grid Graph Info--------------------
[03/14 15:23:26   8048s] (I)       Routing area        : (0, 0) - (940000, 932800)
[03/14 15:23:26   8048s] (I)       Core area           : (20000, 20000) - (920000, 912800)
[03/14 15:23:26   8048s] (I)       Site width          :   400  (dbu)
[03/14 15:23:26   8048s] (I)       Row height          :  3600  (dbu)
[03/14 15:23:26   8048s] (I)       GCell row height    :  3600  (dbu)
[03/14 15:23:26   8048s] (I)       GCell width         :  3600  (dbu)
[03/14 15:23:26   8048s] (I)       GCell height        :  3600  (dbu)
[03/14 15:23:26   8048s] (I)       Grid                :   261   259     8
[03/14 15:23:26   8048s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/14 15:23:26   8048s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 15:23:26   8048s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 15:23:26   8048s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 15:23:26   8048s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 15:23:26   8048s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/14 15:23:26   8048s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 15:23:26   8048s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/14 15:23:26   8048s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 15:23:26   8048s] (I)       Total num of tracks :     0  2350  2331  2350  2331  2350   583   587
[03/14 15:23:26   8048s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 15:23:26   8048s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/14 15:23:26   8048s] (I)       --------------------------------------------------------
[03/14 15:23:26   8048s] 
[03/14 15:23:26   8048s] [NR-eGR] ============ Routing rule table ============
[03/14 15:23:26   8048s] [NR-eGR] Rule id: 0  Nets: 27150 
[03/14 15:23:26   8048s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/14 15:23:26   8048s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 15:23:26   8048s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 15:23:26   8048s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 15:23:26   8048s] [NR-eGR] Rule id: 1  Nets: 95 
[03/14 15:23:26   8048s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/14 15:23:26   8048s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/14 15:23:26   8048s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/14 15:23:26   8048s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/14 15:23:26   8048s] [NR-eGR] ========================================
[03/14 15:23:26   8048s] [NR-eGR] 
[03/14 15:23:26   8048s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/14 15:23:26   8048s] (I)       blocked tracks on layer2 : = 33844 / 608650 (5.56%)
[03/14 15:23:26   8048s] (I)       blocked tracks on layer3 : = 4135 / 608391 (0.68%)
[03/14 15:23:26   8048s] (I)       blocked tracks on layer4 : = 16416 / 608650 (2.70%)
[03/14 15:23:26   8048s] (I)       blocked tracks on layer5 : = 0 / 608391 (0.00%)
[03/14 15:23:26   8048s] (I)       blocked tracks on layer6 : = 0 / 608650 (0.00%)
[03/14 15:23:26   8048s] (I)       blocked tracks on layer7 : = 0 / 152163 (0.00%)
[03/14 15:23:26   8048s] (I)       blocked tracks on layer8 : = 0 / 152033 (0.00%)
[03/14 15:23:26   8048s] (I)       After initializing earlyGlobalRoute syMemory usage = 2383.9 MB
[03/14 15:23:26   8048s] (I)       Finished Loading and Dumping File ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Started Global Routing ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       ============= Initialization =============
[03/14 15:23:26   8048s] (I)       totalPins=86726  totalGlobalPin=82019 (94.57%)
[03/14 15:23:26   8048s] (I)       Started Build MST ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Generate topology with single threads
[03/14 15:23:26   8048s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       total 2D Cap : 304196 = (152163 H, 152033 V)
[03/14 15:23:26   8048s] [NR-eGR] Layer group 1: route 28 net(s) in layer range [7, 8]
[03/14 15:23:26   8048s] (I)       ============  Phase 1a Route ============
[03/14 15:23:26   8048s] (I)       Started Phase 1a ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Usage: 3482 = (1039 H, 2443 V) = (0.68% H, 1.61% V) = (1.870e+03um H, 4.397e+03um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] (I)       ============  Phase 1b Route ============
[03/14 15:23:26   8048s] (I)       Usage: 3482 = (1039 H, 2443 V) = (0.68% H, 1.61% V) = (1.870e+03um H, 4.397e+03um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.267600e+03um
[03/14 15:23:26   8048s] (I)       ============  Phase 1c Route ============
[03/14 15:23:26   8048s] (I)       Usage: 3482 = (1039 H, 2443 V) = (0.68% H, 1.61% V) = (1.870e+03um H, 4.397e+03um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] (I)       ============  Phase 1d Route ============
[03/14 15:23:26   8048s] (I)       Usage: 3482 = (1039 H, 2443 V) = (0.68% H, 1.61% V) = (1.870e+03um H, 4.397e+03um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] (I)       ============  Phase 1e Route ============
[03/14 15:23:26   8048s] (I)       Started Phase 1e ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Usage: 3482 = (1039 H, 2443 V) = (0.68% H, 1.61% V) = (1.870e+03um H, 4.397e+03um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.267600e+03um
[03/14 15:23:26   8048s] [NR-eGR] 
[03/14 15:23:26   8048s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Running layer assignment with 1 threads
[03/14 15:23:26   8048s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Started Build MST ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Generate topology with single threads
[03/14 15:23:26   8048s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       total 2D Cap : 1197118 = (604844 H, 592274 V)
[03/14 15:23:26   8048s] [NR-eGR] Layer group 2: route 95 net(s) in layer range [3, 4]
[03/14 15:23:26   8048s] (I)       ============  Phase 1a Route ============
[03/14 15:23:26   8048s] (I)       Started Phase 1a ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/14 15:23:26   8048s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Usage: 3979 = (1239 H, 2740 V) = (0.20% H, 0.46% V) = (2.230e+03um H, 4.932e+03um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] (I)       ============  Phase 1b Route ============
[03/14 15:23:26   8048s] (I)       Started Phase 1b ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Usage: 3979 = (1239 H, 2740 V) = (0.20% H, 0.46% V) = (2.230e+03um H, 4.932e+03um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 7.162200e+03um
[03/14 15:23:26   8048s] (I)       ============  Phase 1c Route ============
[03/14 15:23:26   8048s] (I)       Started Phase 1c ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Level2 Grid: 53 x 52
[03/14 15:23:26   8048s] (I)       Started Two Level Routing ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Usage: 3979 = (1239 H, 2740 V) = (0.20% H, 0.46% V) = (2.230e+03um H, 4.932e+03um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] (I)       ============  Phase 1d Route ============
[03/14 15:23:26   8048s] (I)       Started Phase 1d ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Usage: 3979 = (1239 H, 2740 V) = (0.20% H, 0.46% V) = (2.230e+03um H, 4.932e+03um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] (I)       ============  Phase 1e Route ============
[03/14 15:23:26   8048s] (I)       Started Phase 1e ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Usage: 3979 = (1239 H, 2740 V) = (0.20% H, 0.46% V) = (2.230e+03um H, 4.932e+03um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 7.162200e+03um
[03/14 15:23:26   8048s] [NR-eGR] 
[03/14 15:23:26   8048s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Running layer assignment with 1 threads
[03/14 15:23:26   8048s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Started Build MST ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Generate topology with single threads
[03/14 15:23:26   8048s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       total 2D Cap : 3299241 = (1365398 H, 1933843 V)
[03/14 15:23:26   8048s] [NR-eGR] Layer group 3: route 27122 net(s) in layer range [2, 8]
[03/14 15:23:26   8048s] (I)       ============  Phase 1a Route ============
[03/14 15:23:26   8048s] (I)       Started Phase 1a ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Usage: 230380 = (109605 H, 120775 V) = (8.03% H, 6.25% V) = (1.973e+05um H, 2.174e+05um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] (I)       ============  Phase 1b Route ============
[03/14 15:23:26   8048s] (I)       Usage: 230380 = (109605 H, 120775 V) = (8.03% H, 6.25% V) = (1.973e+05um H, 2.174e+05um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.146840e+05um
[03/14 15:23:26   8048s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/14 15:23:26   8048s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/14 15:23:26   8048s] (I)       ============  Phase 1c Route ============
[03/14 15:23:26   8048s] (I)       Usage: 230380 = (109605 H, 120775 V) = (8.03% H, 6.25% V) = (1.973e+05um H, 2.174e+05um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] (I)       ============  Phase 1d Route ============
[03/14 15:23:26   8048s] (I)       Usage: 230380 = (109605 H, 120775 V) = (8.03% H, 6.25% V) = (1.973e+05um H, 2.174e+05um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] (I)       ============  Phase 1e Route ============
[03/14 15:23:26   8048s] (I)       Started Phase 1e ( Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Usage: 230380 = (109605 H, 120775 V) = (8.03% H, 6.25% V) = (1.973e+05um H, 2.174e+05um V)
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.146840e+05um
[03/14 15:23:26   8048s] [NR-eGR] 
[03/14 15:23:26   8048s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       Running layer assignment with 1 threads
[03/14 15:23:26   8048s] (I)       Finished Phase 1l ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       ============  Phase 1l Route ============
[03/14 15:23:26   8048s] (I)       
[03/14 15:23:26   8048s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/14 15:23:26   8048s] [NR-eGR]                        OverCon            
[03/14 15:23:26   8048s] [NR-eGR]                         #Gcell     %Gcell
[03/14 15:23:26   8048s] [NR-eGR]       Layer                (2)    OverCon 
[03/14 15:23:26   8048s] [NR-eGR] ----------------------------------------------
[03/14 15:23:26   8048s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/14 15:23:26   8048s] [NR-eGR]      M2  (2)         4( 0.01%)   ( 0.01%) 
[03/14 15:23:26   8048s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/14 15:23:26   8048s] [NR-eGR]      M4  (4)         9( 0.01%)   ( 0.01%) 
[03/14 15:23:26   8048s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/14 15:23:26   8048s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/14 15:23:26   8048s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/14 15:23:26   8048s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/14 15:23:26   8048s] [NR-eGR] ----------------------------------------------
[03/14 15:23:26   8048s] [NR-eGR] Total               13( 0.00%)   ( 0.00%) 
[03/14 15:23:26   8048s] [NR-eGR] 
[03/14 15:23:26   8048s] (I)       Finished Global Routing ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] (I)       total 2D Cap : 3301766 = (1365912 H, 1935854 V)
[03/14 15:23:26   8048s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 15:23:26   8048s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 15:23:26   8048s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.60 sec, Curr Mem: 2383.87 MB )
[03/14 15:23:26   8048s] OPERPROF: Starting HotSpotCal at level 1, MEM:2383.9M
[03/14 15:23:26   8048s] [hotspot] +------------+---------------+---------------+
[03/14 15:23:26   8048s] [hotspot] |            |   max hotspot | total hotspot |
[03/14 15:23:26   8048s] [hotspot] +------------+---------------+---------------+
[03/14 15:23:26   8048s] [hotspot] | normalized |          0.00 |          0.00 |
[03/14 15:23:26   8048s] [hotspot] +------------+---------------+---------------+
[03/14 15:23:26   8048s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 15:23:26   8048s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/14 15:23:26   8048s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:2383.9M
[03/14 15:23:26   8048s] Deleting Cell Server ...
[03/14 15:23:26   8048s] Deleting Lib Analyzer.
[03/14 15:23:26   8048s] <optDesign CMD> Restore Using all VT Cells
[03/14 15:23:26   8048s] cleaningup cpe interface
[03/14 15:23:26   8048s] Reported timing to dir ./timingReports
[03/14 15:23:26   8048s] **optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1941.5M, totSessionCpu=2:14:09 **
[03/14 15:23:26   8048s] ** Profile ** Start :  cpu=0:00:00.0, mem=2336.4M
[03/14 15:23:26   8048s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2336.4M
[03/14 15:23:26   8048s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.087, MEM:2336.4M
[03/14 15:23:26   8048s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2336.4M
[03/14 15:23:27   8049s] End AAE Lib Interpolated Model. (MEM=2336.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 15:23:27   8049s] **INFO: Starting Blocking QThread with 1 CPU
[03/14 15:23:27   8049s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/14 15:23:27   8049s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[03/14 15:23:27   8049s] Starting delay calculation for Hold views
[03/14 15:23:27   8049s] #################################################################################
[03/14 15:23:27   8049s] # Design Stage: PreRoute
[03/14 15:23:27   8049s] # Design Name: fullchip
[03/14 15:23:27   8049s] # Design Mode: 65nm
[03/14 15:23:27   8049s] # Analysis Mode: MMMC Non-OCV 
[03/14 15:23:27   8049s] # Parasitics Mode: No SPEF/RCDB
[03/14 15:23:27   8049s] # Signoff Settings: SI Off 
[03/14 15:23:27   8049s] #################################################################################
[03/14 15:23:27   8049s] AAE_INFO: 1 threads acquired from CTE.
[03/14 15:23:27   8049s] Calculate delays in BcWc mode...
[03/14 15:23:27   8049s] Topological Sorting (REAL = 0:00:00.0, MEM = 8.4M, InitMEM = 4.4M)
[03/14 15:23:27   8049s] Start delay calculation (fullDC) (1 T). (MEM=8.39453)
[03/14 15:23:27   8049s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/14 15:23:27   8049s] End AAE Lib Interpolated Model. (MEM=19.9102 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 15:23:27   8049s] Total number of fetched objects 27344
[03/14 15:23:27   8049s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 15:23:27   8049s] End delay calculation. (MEM=0 CPU=0:00:03.9 REAL=0:00:04.0)
[03/14 15:23:27   8049s] End delay calculation (fullDC). (MEM=0 CPU=0:00:05.0 REAL=0:00:05.0)
[03/14 15:23:27   8049s] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 0.0M) ***
[03/14 15:23:27   8049s] *** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:00:25.1 mem=0.0M)
[03/14 15:23:27   8049s] ** Profile ** Overall slacks :  cpu=0:00:06.3, mem=0.0M
[03/14 15:23:27   8049s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[03/14 15:23:27   8049s] *** QThread HoldRpt [finish] : cpu/real = 0:00:07.9/0:00:07.8 (1.0), mem = 0.0M
[03/14 15:23:27   8049s] 
[03/14 15:23:27   8049s] =============================================================================================
[03/14 15:23:27   8049s]  Step TAT Report for QThreadWorker #1
[03/14 15:23:27   8049s] =============================================================================================
[03/14 15:23:27   8049s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:23:27   8049s] ---------------------------------------------------------------------------------------------
[03/14 15:23:27   8049s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/14 15:23:27   8049s] [ TimingUpdate           ]      1   0:00:00.6  (   7.9 % )     0:00:05.9 /  0:00:05.9    1.0
[03/14 15:23:27   8049s] [ FullDelayCalc          ]      1   0:00:05.2  (  67.0 % )     0:00:05.2 /  0:00:05.3    1.0
[03/14 15:23:27   8049s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:23:27   8049s] [ GenerateReports        ]      1   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/14 15:23:27   8049s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   5.1 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:23:27   8049s] [ MISC                   ]          0:00:01.2  (  15.5 % )     0:00:01.2 /  0:00:01.2    1.0
[03/14 15:23:27   8049s] ---------------------------------------------------------------------------------------------
[03/14 15:23:27   8049s]  QThreadWorker #1 TOTAL             0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:07.9    1.0
[03/14 15:23:27   8049s] ---------------------------------------------------------------------------------------------
[03/14 15:23:27   8049s] 
[03/14 15:23:35   8056s]  
_______________________________________________________________________
[03/14 15:23:35   8056s] Starting delay calculation for Setup views
[03/14 15:23:35   8056s] #################################################################################
[03/14 15:23:35   8056s] # Design Stage: PreRoute
[03/14 15:23:35   8056s] # Design Name: fullchip
[03/14 15:23:35   8056s] # Design Mode: 65nm
[03/14 15:23:35   8056s] # Analysis Mode: MMMC Non-OCV 
[03/14 15:23:35   8056s] # Parasitics Mode: No SPEF/RCDB
[03/14 15:23:35   8056s] # Signoff Settings: SI Off 
[03/14 15:23:35   8056s] #################################################################################
[03/14 15:23:36   8057s] Calculate delays in BcWc mode...
[03/14 15:23:36   8057s] Topological Sorting (REAL = 0:00:00.0, MEM = 2344.4M, InitMEM = 2340.4M)
[03/14 15:23:36   8057s] Start delay calculation (fullDC) (1 T). (MEM=2344.39)
[03/14 15:23:36   8057s] End AAE Lib Interpolated Model. (MEM=2355.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 15:23:41   8062s] Total number of fetched objects 27344
[03/14 15:23:41   8062s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/14 15:23:41   8062s] End delay calculation. (MEM=2403.61 CPU=0:00:04.0 REAL=0:00:04.0)
[03/14 15:23:41   8062s] End delay calculation (fullDC). (MEM=2403.61 CPU=0:00:05.1 REAL=0:00:05.0)
[03/14 15:23:41   8062s] *** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 2403.6M) ***
[03/14 15:23:42   8063s] *** Done Building Timing Graph (cpu=0:00:06.9 real=0:00:07.0 totSessionCpu=2:14:23 mem=2403.6M)
[03/14 15:23:42   8063s] ** Profile ** Overall slacks :  cpu=0:00:14.7, mem=2403.6M
[03/14 15:23:42   8063s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=2354.6M
[03/14 15:23:45   8065s] ** Profile ** DRVs :  cpu=0:00:01.4, mem=2352.6M
[03/14 15:23:45   8065s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.148  | -0.349  |
|           TNS (ns):| -66.142 | -51.681 | -14.461 |
|    Violating Paths:|  1008   |   912   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.186%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2352.6M
[03/14 15:23:45   8065s] *** Final Summary (holdfix) CPU=0:00:16.6, REAL=0:00:19.0, MEM=2352.6M
[03/14 15:23:45   8065s] **optDesign ... cpu = 0:01:11, real = 0:01:14, mem = 1977.7M, totSessionCpu=2:14:25 **
[03/14 15:23:45   8065s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/14 15:23:45   8065s] *** Finished optDesign ***
[03/14 15:23:45   8065s] cleaningup cpe interface
[03/14 15:23:45   8065s] cleaningup cpe interface
[03/14 15:23:45   8065s] 
[03/14 15:23:45   8065s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:01:10 real=  0:01:13)
[03/14 15:23:45   8065s] Info: pop threads available for lower-level modules during optimization.
[03/14 15:23:45   8065s] Info: Destroy the CCOpt slew target map.
[03/14 15:23:45   8065s] clean pInstBBox. size 0
[03/14 15:23:45   8065s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/14 15:23:45   8065s] All LLGs are deleted
[03/14 15:23:45   8065s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2352.6M
[03/14 15:23:45   8065s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2350.4M
[03/14 15:23:45   8065s] 
[03/14 15:23:45   8065s] =============================================================================================
[03/14 15:23:45   8065s]  Final TAT Report for optDesign
[03/14 15:23:45   8065s] =============================================================================================
[03/14 15:23:45   8065s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/14 15:23:45   8065s] ---------------------------------------------------------------------------------------------
[03/14 15:23:45   8065s] [ HoldOpt                ]      1   0:00:19.9  (  27.3 % )     0:00:41.1 /  0:00:40.7    1.0
[03/14 15:23:45   8065s] [ ViewPruning            ]      3   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/14 15:23:45   8065s] [ RefinePlace            ]      1   0:00:01.5  (   2.1 % )     0:00:01.5 /  0:00:01.5    1.0
[03/14 15:23:45   8065s] [ TimingUpdate           ]      7   0:00:01.3  (   1.8 % )     0:00:12.8 /  0:00:12.9    1.0
[03/14 15:23:45   8065s] [ FullDelayCalc          ]      2   0:00:11.5  (  15.7 % )     0:00:11.5 /  0:00:11.6    1.0
[03/14 15:23:45   8065s] [ QThreadMaster          ]      2   0:00:19.4  (  26.6 % )     0:00:19.4 /  0:00:18.1    0.9
[03/14 15:23:45   8065s] [ OptSummaryReport       ]      5   0:00:00.7  (   0.9 % )     0:00:20.6 /  0:00:18.6    0.9
[03/14 15:23:45   8065s] [ TimingReport           ]      5   0:00:01.8  (   2.4 % )     0:00:01.8 /  0:00:01.8    1.0
[03/14 15:23:45   8065s] [ DrvReport              ]      2   0:00:03.2  (   4.4 % )     0:00:03.2 /  0:00:02.1    0.6
[03/14 15:23:45   8065s] [ GenerateReports        ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.3    1.0
[03/14 15:23:45   8065s] [ PropagateActivity      ]      1   0:00:03.5  (   4.7 % )     0:00:03.5 /  0:00:03.4    1.0
[03/14 15:23:45   8065s] [ MISC                   ]          0:00:09.5  (  13.0 % )     0:00:09.5 /  0:00:09.5    1.0
[03/14 15:23:45   8065s] ---------------------------------------------------------------------------------------------
[03/14 15:23:45   8065s]  optDesign TOTAL                    0:01:12.9  ( 100.0 % )     0:01:12.9 /  0:01:10.6    1.0
[03/14 15:23:45   8065s] ---------------------------------------------------------------------------------------------
[03/14 15:23:45   8065s] 
[03/14 15:23:45   8065s] <CMD> saveDesign cts.enc
[03/14 15:23:45   8065s] #% Begin save design ... (date=03/14 15:23:45, mem=1906.8M)
[03/14 15:23:45   8065s] % Begin Save ccopt configuration ... (date=03/14 15:23:45, mem=1906.8M)
[03/14 15:23:45   8065s] % End Save ccopt configuration ... (date=03/14 15:23:45, total cpu=0:00:00.3, real=0:00:00.0, peak res=1907.4M, current mem=1907.4M)
[03/14 15:23:45   8065s] % Begin Save netlist data ... (date=03/14 15:23:45, mem=1907.4M)
[03/14 15:23:45   8065s] Writing Binary DB to cts.enc.dat/fullchip.v.bin in single-threaded mode...
[03/14 15:23:46   8065s] % End Save netlist data ... (date=03/14 15:23:45, total cpu=0:00:00.1, real=0:00:01.0, peak res=1907.4M, current mem=1907.4M)
[03/14 15:23:46   8065s] Saving congestion map file cts.enc.dat/fullchip.route.congmap.gz ...
[03/14 15:23:46   8066s] % Begin Save AAE data ... (date=03/14 15:23:46, mem=1907.7M)
[03/14 15:23:46   8066s] Saving AAE Data ...
[03/14 15:23:46   8066s] % End Save AAE data ... (date=03/14 15:23:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1907.7M, current mem=1907.7M)
[03/14 15:23:46   8066s] Saving scheduling_file.cts.12465 in cts.enc.dat/scheduling_file.cts
[03/14 15:23:46   8066s] % Begin Save clock tree data ... (date=03/14 15:23:46, mem=1907.7M)
[03/14 15:23:46   8066s] % End Save clock tree data ... (date=03/14 15:23:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1907.7M, current mem=1907.7M)
[03/14 15:23:46   8066s] Saving preference file cts.enc.dat/gui.pref.tcl ...
[03/14 15:23:47   8066s] Saving mode setting ...
[03/14 15:23:47   8066s] Saving global file ...
[03/14 15:23:47   8066s] % Begin Save floorplan data ... (date=03/14 15:23:47, mem=1907.9M)
[03/14 15:23:47   8066s] Saving floorplan file ...
[03/14 15:23:47   8066s] % End Save floorplan data ... (date=03/14 15:23:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1907.9M, current mem=1907.9M)
[03/14 15:23:47   8066s] Saving PG file cts.enc.dat/fullchip.pg.gz
[03/14 15:23:47   8066s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2299.4M) ***
[03/14 15:23:47   8066s] Saving Drc markers ...
[03/14 15:23:47   8066s] ... No Drc file written since there is no markers found.
[03/14 15:23:47   8066s] % Begin Save placement data ... (date=03/14 15:23:47, mem=1907.9M)
[03/14 15:23:47   8066s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/14 15:23:47   8066s] Save Adaptive View Pruing View Names to Binary file
[03/14 15:23:47   8066s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2302.4M) ***
[03/14 15:23:47   8066s] % End Save placement data ... (date=03/14 15:23:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1907.9M, current mem=1907.9M)
[03/14 15:23:47   8066s] % Begin Save routing data ... (date=03/14 15:23:47, mem=1907.9M)
[03/14 15:23:47   8066s] Saving route file ...
[03/14 15:23:48   8067s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2299.4M) ***
[03/14 15:23:48   8067s] % End Save routing data ... (date=03/14 15:23:48, total cpu=0:00:00.3, real=0:00:01.0, peak res=1908.0M, current mem=1908.0M)
[03/14 15:23:48   8067s] Saving property file cts.enc.dat/fullchip.prop
[03/14 15:23:48   8067s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2302.4M) ***
[03/14 15:23:48   8067s] #Saving pin access data to file cts.enc.dat/fullchip.apa ...
[03/14 15:23:49   8067s] #
[03/14 15:23:49   8067s] Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
[03/14 15:23:49   8067s] % Begin Save power constraints data ... (date=03/14 15:23:49, mem=1908.1M)
[03/14 15:23:49   8067s] % End Save power constraints data ... (date=03/14 15:23:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1908.1M, current mem=1908.1M)
[03/14 15:23:51   8069s] Generated self-contained design cts.enc.dat
[03/14 15:23:51   8069s] #% End save design ... (date=03/14 15:23:51, total cpu=0:00:04.0, real=0:00:06.0, peak res=1908.5M, current mem=1908.5M)
[03/14 15:23:51   8069s] *** Message Summary: 0 warning(s), 0 error(s)
[03/14 15:23:51   8069s] 
