# Microsemi Physical design constraints file

# Version: v2021.10 2021.10.1.1

# Design Name:  

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300T , Package: FCG1152 , Speed grade: -1 

# Date generated: Tue Dec 29 11:11:03 2020 


#
# IO banks setting
#

set_iobank -bank_name Bank3 -vcci 3.30 -fixed true

#
# Region constraints
#


#
# I/O constraints
#


#
# Core cell constraints
#

