<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Hexagon/RDFRegisters.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_44384080de1e1933d0286d6003f85ecf.html">Hexagon</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">RDFRegisters.h</div></div>
</div><!--header-->
<div class="contents">
<a href="RDFRegisters_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- RDFRegisters.h -------------------------------------------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_HEXAGON_RDFREGISTERS_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define LLVM_LIB_TARGET_HEXAGON_RDFREGISTERS_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &lt;set&gt;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">class </span>raw_ostream;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">namespace </span>rdf {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1rdf.html#acbdccb4a7edddfa7563acc639f76c7ef">   29</a></span>  <span class="keyword">using </span><a class="code hl_class" href="classuint32__t.html">RegisterId</a> = <a class="code hl_class" href="classuint32__t.html">uint32_t</a>;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>  <span class="comment">// Template class for a map translating uint32_t into arbitrary types.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>  <span class="comment">// The map will act like an indexed set: upon insertion of a new object,</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>  <span class="comment">// it will automatically assign a new index to it. Index of 0 is treated</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  <span class="comment">// as invalid and is never allocated.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, <span class="keywordtype">unsigned</span> N = 32&gt;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html">   36</a></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1rdf_1_1IndexedSet.html">IndexedSet</a> {</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#a3d9a103e8ef8f1d4fac156b23c178f85">   37</a></span>    <a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#a3d9a103e8ef8f1d4fac156b23c178f85">IndexedSet</a>() { Map.reserve(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>); }</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#a9ea0780e44bdf21e392dff8529e4681e">   39</a></span>    <a class="code hl_class" href="classT.html">T</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#a9ea0780e44bdf21e392dff8529e4681e">get</a>(<a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>      <span class="comment">// Index Idx corresponds to Map[Idx-1].</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> != 0 &amp;&amp; !Map.empty() &amp;&amp; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>-1 &lt; Map.size());</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>      <span class="keywordflow">return</span> Map[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>-1];</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    }</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">   45</a></span>    <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">insert</a>(<a class="code hl_class" href="classT.html">T</a> Val) {</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>      <span class="comment">// Linear search.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>      <span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = <a class="code hl_function" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a>(Map, Val);</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> != Map.end())</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> - Map.begin() + 1;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>      Map.push_back(Val);</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>      <span class="keywordflow">return</span> Map.size();  <span class="comment">// Return actual_index + 1.</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    }</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#afe81a2f1e810ef95a07d61f7fc4decbc">   54</a></span>    <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#afe81a2f1e810ef95a07d61f7fc4decbc">find</a>(<a class="code hl_class" href="classT.html">T</a> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>      <span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = <a class="code hl_function" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a>(Map, Val);</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> != Map.end());</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> - Map.begin() + 1;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    }</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">   60</a></span>    <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">size</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Map.size(); }</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">   62</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">const_iterator</a> = <span class="keyword">typename</span> std::vector&lt;T&gt;::const_iterator;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#af89b430edee3afdc10116570bdbe39cc">   64</a></span>    <a class="code hl_typedef" href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">const_iterator</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#af89b430edee3afdc10116570bdbe39cc">begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Map.begin(); }</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#a5705d8752fb5b038ae1409105a55d297">   65</a></span>    <a class="code hl_typedef" href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">const_iterator</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#a5705d8752fb5b038ae1409105a55d297">end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Map.end(); }</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="keyword">private</span>:</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    std::vector&lt;T&gt; Map;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  };</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html">   71</a></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> {</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">   72</a></span>    <a class="code hl_class" href="classuint32__t.html">RegisterId</a> <a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> = 0;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">   73</a></span>    <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a> = <a class="code hl_function" href="structllvm_1_1LaneBitmask.html#a9082b6aa4021114645045d9c5628eb26">LaneBitmask::getNone</a>();</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#ae3fccb757c607becad58d196f0b6fbae">   75</a></span>    <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterRef.html#ae3fccb757c607becad58d196f0b6fbae">RegisterRef</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#afc164390af7d024fa9d8764f7119d77f">   76</a></span>    <span class="keyword">explicit</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterRef.html#afc164390af7d024fa9d8764f7119d77f">RegisterRef</a>(<a class="code hl_class" href="classuint32__t.html">RegisterId</a> R, <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> M = <a class="code hl_function" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>())</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>      : <a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>(R), <a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>(R != 0 ? M : <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>::getNone()) {}</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#a0e4fdd33f955b38645b87a56b1143dbe">   79</a></span>    <span class="keyword">operator</span> <a class="code hl_class" href="classbool.html">bool</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> != 0 &amp;&amp; <a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>.<a class="code hl_function" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>();</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    }</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#aa060b373d5fbb9a028c215d4aa7cee40">   83</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterRef.html#aa060b373d5fbb9a028c215d4aa7cee40">operator== </a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> &amp;RR)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> == RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> &amp;&amp; <a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a> == RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    }</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#abbc35bd45a3ae6a12bb6d133061e97db">   87</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterRef.html#abbc35bd45a3ae6a12bb6d133061e97db">operator!= </a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> &amp;RR)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>      <span class="keywordflow">return</span> !<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterRef.html#aa060b373d5fbb9a028c215d4aa7cee40">operator==</a>(RR);</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    }</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#a3aa7bd37d5ca95ccd0c420037738b994">   91</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterRef.html#a3aa7bd37d5ca95ccd0c420037738b994">operator&lt; </a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> &amp;RR)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> &lt; RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> || (<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> == RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> &amp;&amp; <a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a> &lt; RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>);</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    }</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  };</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">   97</a></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a> {</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;tri,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf);</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">  101</a></span>    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(<a class="code hl_class" href="classuint32__t.html">RegisterId</a> R) {</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">TargetRegisterInfo::isStackSlot</a>(R);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    }</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">  105</a></span>    <a class="code hl_class" href="classuint32__t.html">RegisterId</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">getRegMaskId</a>(<span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *RM)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a420c6d2de82c6ca3240913a039f4f23b">TargetRegisterInfo::index2StackSlot</a>(RegMasks.<a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#afe81a2f1e810ef95a07d61f7fc4decbc">find</a>(RM));</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    }</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a7ed460e206904e6731fb5a812a74d874">  109</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a7ed460e206904e6731fb5a812a74d874">getRegMaskBits</a>(<a class="code hl_class" href="classuint32__t.html">RegisterId</a> R)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>      <span class="keywordflow">return</span> RegMasks.<a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#a9ea0780e44bdf21e392dff8529e4681e">get</a>(<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a419e521c9378d4d7b86fa6f2d8e440f8">TargetRegisterInfo::stackSlot2Index</a>(R));</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    }</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a94e6621743c912df37ced36580ffcdfc">normalize</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a9dad4dca6c149dcc5a2138f9c3ca50d6">  115</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a9dad4dca6c149dcc5a2138f9c3ca50d6">alias</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>      <span class="keywordflow">if</span> (!<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(<a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>.Reg))</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>        <span class="keywordflow">return</span> !<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(RB.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>) ? aliasRR(<a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, RB) : aliasRM(<a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, RB);</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>      <span class="keywordflow">return</span> !<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(RB.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>) ? aliasRM(RB, <a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>) : aliasMM(<a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, RB);</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    }</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    std::set&lt;RegisterId&gt; <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ac5af74be4da538726ecda6e4ecbe88eb">getAliasSet</a>(<a class="code hl_class" href="classuint32__t.html">RegisterId</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#aff74ab74f8d91f36b55b0eba3ba18edc">  123</a></span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#aff74ab74f8d91f36b55b0eba3ba18edc">getRefForUnit</a>(<a class="code hl_class" href="classuint32__t.html">uint32_t</a> U)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>      <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(UnitInfos[U].<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, UnitInfos[U].Mask);</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    }</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a0b41fbff427a806361170cffabc62e41">  127</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a0b41fbff427a806361170cffabc62e41">getMaskUnits</a>(<a class="code hl_class" href="classuint32__t.html">RegisterId</a> MaskId)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>      <span class="keywordflow">return</span> MaskInfos[<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a419e521c9378d4d7b86fa6f2d8e440f8">TargetRegisterInfo::stackSlot2Index</a>(MaskId)].Units;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    }</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ad1e916faef142397ee6fdf5e6e1a5474">mapTo</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR, <span class="keywordtype">unsigned</span> R) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a37e1235677602b5f723384757dc64d68">  132</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a37e1235677602b5f723384757dc64d68">getTRI</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TRI; }</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <span class="keyword">private</span>:</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="keyword">struct </span>RegInfo {</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    };</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <span class="keyword">struct </span>UnitInfo {</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>      <a class="code hl_typedef" href="namespacellvm_1_1rdf.html#acbdccb4a7edddfa7563acc639f76c7ef">RegisterId</a> Reg = 0;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>      <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> Mask;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    };</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <span class="keyword">struct </span>MaskInfo {</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>      BitVector Units;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    };</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="keyword">const</span> TargetRegisterInfo &amp;TRI;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    IndexedSet&lt;const uint32_t*&gt; RegMasks;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    std::vector&lt;RegInfo&gt; RegInfos;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    std::vector&lt;UnitInfo&gt; UnitInfos;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    std::vector&lt;MaskInfo&gt; MaskInfos;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="keywordtype">bool</span> aliasRR(RegisterRef <a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, RegisterRef RB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <span class="keywordtype">bool</span> aliasRM(RegisterRef RR, RegisterRef RM) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    <span class="keywordtype">bool</span> aliasMM(RegisterRef RM, RegisterRef RN) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  };</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html">  157</a></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> {</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">  158</a></span>    <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">RegisterAggr</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a> &amp;pri)</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>        : Units(pri.getTRI().getNumRegUnits()), PRI(pri) {}</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a6580e43e3885b6ba30d3decdcf2f7a71">  160</a></span>    <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a6580e43e3885b6ba30d3decdcf2f7a71">RegisterAggr</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG) = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a8550509e5a44adcccec5d4c23b1536ec">  162</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a8550509e5a44adcccec5d4c23b1536ec">empty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#aa19094c99ca405ec1efe38da727d27de">none</a>(); }</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a11eed31a4a2d388968084ca63ea3f928">hasAliasOf</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a295d6a3ed95a4226eb64114db94b8dbf">hasCoverOf</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#aebb69ff57b201dee748ce7fe7f22ff1b">  166</a></span>    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#aebb69ff57b201dee748ce7fe7f22ff1b">isCoverOf</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RB,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                          <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a> &amp;PRI) {</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>      <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a>(PRI).<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">insert</a>(<a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>).<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a295d6a3ed95a4226eb64114db94b8dbf">hasCoverOf</a>(RB);</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    }</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">insert</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR);</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">insert</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG);</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">intersect</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">intersect</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG);</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">clear</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR);</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">clear</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG);</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#acbfda31693da28d8b0a67fbc6fdef351">intersectWith</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a65cdb708065271fdefb9fba495cf5d95">clearIn</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#abc07de2121e406824a1f20ea6fb48a3e">makeRegRef</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a6abd2aa0f11136094b477ae60a74c627">print</a>(<a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">  184</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> {</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa98acc4f20468124471bdef1f9d14ec">  185</a></span>      <span class="keyword">using </span><a class="code hl_typedef" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa98acc4f20468124471bdef1f9d14ec">MapType</a> = std::map&lt;RegisterId, LaneBitmask&gt;;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    <span class="keyword">private</span>:</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>      <a class="code hl_typedef" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa98acc4f20468124471bdef1f9d14ec">MapType</a> Masks;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>      MapType::iterator Pos;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>      <span class="keywordtype">unsigned</span> Index;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>      <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> *Owner;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <span class="keyword">public</span>:</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>      <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG, <span class="keywordtype">bool</span> End);</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a0b6c32d8981735e71e393fe8039894c9">  196</a></span>      <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a0b6c32d8981735e71e393fe8039894c9">operator*</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>        <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(Pos-&gt;first, Pos-&gt;second);</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>      }</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a9fbb8d9b11aba3246c80340d2c20206b">  200</a></span>      <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> &amp;<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a9fbb8d9b11aba3246c80340d2c20206b">operator++</a>() {</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>        ++Pos;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>        ++Index;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>      }</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#ae15dfc5f4b2980835b6004c52c562823">  206</a></span>      <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#ae15dfc5f4b2980835b6004c52c562823">operator==</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Owner == <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.Owner);</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>        (void)Owner;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>        <span class="keywordflow">return</span> Index == <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.Index;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>      }</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#abf938d1e39d18acfdbedacfa40bed8d6">  212</a></span>      <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#abf938d1e39d18acfdbedacfa40bed8d6">operator!=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>        <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>      }</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    };</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#adb89ac68dc79bcd8b11036d562b08c0d">  217</a></span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#adb89ac68dc79bcd8b11036d562b08c0d">rr_begin</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>      <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a>(*<span class="keyword">this</span>, <span class="keyword">false</span>);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    }</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a1003b14cdf697f6f504f0e077fdfad7f">  220</a></span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a1003b14cdf697f6f504f0e077fdfad7f">rr_end</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>      <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a>(*<span class="keyword">this</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    }</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  <span class="keyword">private</span>:</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> Units;</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a> &amp;PRI;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  };</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="comment">// Optionally print the lane mask, if it is not ~0.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html">  230</a></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html">PrintLaneMaskOpt</a> {</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a12b2f97b767eb1f01bf1bd6a517be84e">  231</a></span>    <a class="code hl_function" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a12b2f97b767eb1f01bf1bd6a517be84e">PrintLaneMaskOpt</a>(<a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> M) : <a class="code hl_variable" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a3713e41b778fad63d3dd2e52edbc083d">Mask</a>(M) {}</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a3713e41b778fad63d3dd2e52edbc083d">  232</a></span>    <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code hl_variable" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a3713e41b778fad63d3dd2e52edbc083d">Mask</a>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  };</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code hl_function" href="namespacellvm_1_1rdf.html#a60fa65d781febd6397384d28b9956870">operator&lt;&lt; </a>(<a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html">PrintLaneMaskOpt</a> &amp;<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>} <span class="comment">// end namespace rdf</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_LIB_TARGET_HEXAGON_RDFREGISTERS_H</span></div>
<div class="ttc" id="aBitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aLaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div><div class="ttdoc">A common definition of LaneBitmask for use in TableGen and CodeGen.</div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00977">MachineSink.cpp:977</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">SIOptimizeExecMaskingPreRA.cpp:75</a></div></div>
<div class="ttc" id="aSTLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassbool_html"><div class="ttname"><a href="classbool.html">bool</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_aa19094c99ca405ec1efe38da727d27de"><div class="ttname"><a href="classllvm_1_1BitVector.html#aa19094c99ca405ec1efe38da727d27de">llvm::BitVector::none</a></div><div class="ttdeci">bool none() const</div><div class="ttdoc">none - Returns true if none of the bits are set.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00201">BitVector.h:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a419e521c9378d4d7b86fa6f2d8e440f8"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a419e521c9378d4d7b86fa6f2d8e440f8">llvm::TargetRegisterInfo::stackSlot2Index</a></div><div class="ttdeci">static int stackSlot2Index(unsigned Reg)</div><div class="ttdoc">Compute the frame index from a register value representing a stack slot.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00274">TargetRegisterInfo.h:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a420c6d2de82c6ca3240913a039f4f23b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a420c6d2de82c6ca3240913a039f4f23b">llvm::TargetRegisterInfo::index2StackSlot</a></div><div class="ttdeci">static unsigned index2StackSlot(int FI)</div><div class="ttdoc">Convert a non-negative frame index to a stack slot register value.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00280">TargetRegisterInfo.h:280</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_acd7ff2004156240432b82c305aab07db"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">llvm::TargetRegisterInfo::isStackSlot</a></div><div class="ttdeci">static bool isStackSlot(unsigned Reg)</div><div class="ttdoc">isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable th...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00269">TargetRegisterInfo.h:269</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00045">raw_ostream.h:45</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1rdf_html_a60fa65d781febd6397384d28b9956870"><div class="ttname"><a href="namespacellvm_1_1rdf.html#a60fa65d781febd6397384d28b9956870">llvm::rdf::operator&lt;&lt;</a></div><div class="ttdeci">raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const PrintLaneMaskOpt &amp;P)</div><div class="ttdef"><b>Definition:</b> <a href="RDFGraph_8cpp_source.html#l00051">RDFGraph.cpp:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1rdf_html_acbdccb4a7edddfa7563acc639f76c7ef"><div class="ttname"><a href="namespacellvm_1_1rdf.html#acbdccb4a7edddfa7563acc639f76c7ef">llvm::rdf::RegisterId</a></div><div class="ttdeci">uint32_t RegisterId</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00029">RDFRegisters.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4a55633d4f1b169d533a3a67122d96ff"><div class="ttname"><a href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01213">STLExtras.h:1213</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_a3714a639930eab71d7202da05ad82990"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">llvm::LaneBitmask::getAll</a></div><div class="ttdeci">static constexpr LaneBitmask getAll()</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00083">LaneBitmask.h:83</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_a72988cca7ab2262ef68fdd0c5ae54940"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">llvm::LaneBitmask::any</a></div><div class="ttdeci">constexpr bool any() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00052">LaneBitmask.h:52</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_a9082b6aa4021114645045d9c5628eb26"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a9082b6aa4021114645045d9c5628eb26">llvm::LaneBitmask::getNone</a></div><div class="ttdeci">static constexpr LaneBitmask getNone()</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00082">LaneBitmask.h:82</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html">llvm::rdf::IndexedSet</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00036">RDFRegisters.h:36</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_a3d9a103e8ef8f1d4fac156b23c178f85"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#a3d9a103e8ef8f1d4fac156b23c178f85">llvm::rdf::IndexedSet::IndexedSet</a></div><div class="ttdeci">IndexedSet()</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00037">RDFRegisters.h:37</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_a5705d8752fb5b038ae1409105a55d297"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#a5705d8752fb5b038ae1409105a55d297">llvm::rdf::IndexedSet::end</a></div><div class="ttdeci">const_iterator end() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00065">RDFRegisters.h:65</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_a90b20d3cd9aff1120336aa2457156e36"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">llvm::rdf::IndexedSet::const_iterator</a></div><div class="ttdeci">typename std::vector&lt; T &gt;::const_iterator const_iterator</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00062">RDFRegisters.h:62</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_a9ea0780e44bdf21e392dff8529e4681e"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#a9ea0780e44bdf21e392dff8529e4681e">llvm::rdf::IndexedSet::get</a></div><div class="ttdeci">T get(uint32_t Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00039">RDFRegisters.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_ac62ecd3cfdf2e296b9f1823059d320d2"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">llvm::rdf::IndexedSet::size</a></div><div class="ttdeci">uint32_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00060">RDFRegisters.h:60</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_af88b83bb9522ef69494ba28a194a9abe"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">llvm::rdf::IndexedSet::insert</a></div><div class="ttdeci">uint32_t insert(T Val)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00045">RDFRegisters.h:45</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_af89b430edee3afdc10116570bdbe39cc"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#af89b430edee3afdc10116570bdbe39cc">llvm::rdf::IndexedSet::begin</a></div><div class="ttdeci">const_iterator begin() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00064">RDFRegisters.h:64</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_afe81a2f1e810ef95a07d61f7fc4decbc"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#afe81a2f1e810ef95a07d61f7fc4decbc">llvm::rdf::IndexedSet::find</a></div><div class="ttdeci">uint32_t find(T Val) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00054">RDFRegisters.h:54</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">llvm::rdf::PhysicalRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00097">RDFRegisters.h:97</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a0b41fbff427a806361170cffabc62e41"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a0b41fbff427a806361170cffabc62e41">llvm::rdf::PhysicalRegisterInfo::getMaskUnits</a></div><div class="ttdeci">const BitVector &amp; getMaskUnits(RegisterId MaskId) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00127">RDFRegisters.h:127</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a112859e582ad6783c922bac9f63d377c"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">llvm::rdf::PhysicalRegisterInfo::getRegMaskId</a></div><div class="ttdeci">RegisterId getRegMaskId(const uint32_t *RM) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00105">RDFRegisters.h:105</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a37e1235677602b5f723384757dc64d68"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a37e1235677602b5f723384757dc64d68">llvm::rdf::PhysicalRegisterInfo::getTRI</a></div><div class="ttdeci">const TargetRegisterInfo &amp; getTRI() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00132">RDFRegisters.h:132</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a68e30cc6f9e515acedd1fd29d9b20e6c"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">llvm::rdf::PhysicalRegisterInfo::isRegMaskId</a></div><div class="ttdeci">static bool isRegMaskId(RegisterId R)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00101">RDFRegisters.h:101</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a7ed460e206904e6731fb5a812a74d874"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a7ed460e206904e6731fb5a812a74d874">llvm::rdf::PhysicalRegisterInfo::getRegMaskBits</a></div><div class="ttdeci">const uint32_t * getRegMaskBits(RegisterId R) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00109">RDFRegisters.h:109</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a94e6621743c912df37ced36580ffcdfc"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a94e6621743c912df37ced36580ffcdfc">llvm::rdf::PhysicalRegisterInfo::normalize</a></div><div class="ttdeci">RegisterRef normalize(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00097">RDFRegisters.cpp:97</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a9dad4dca6c149dcc5a2138f9c3ca50d6"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a9dad4dca6c149dcc5a2138f9c3ca50d6">llvm::rdf::PhysicalRegisterInfo::alias</a></div><div class="ttdeci">bool alias(RegisterRef RA, RegisterRef RB) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00115">RDFRegisters.h:115</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_ac5af74be4da538726ecda6e4ecbe88eb"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ac5af74be4da538726ecda6e4ecbe88eb">llvm::rdf::PhysicalRegisterInfo::getAliasSet</a></div><div class="ttdeci">std::set&lt; RegisterId &gt; getAliasSet(RegisterId Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00101">RDFRegisters.cpp:101</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_ad1e916faef142397ee6fdf5e6e1a5474"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ad1e916faef142397ee6fdf5e6e1a5474">llvm::rdf::PhysicalRegisterInfo::mapTo</a></div><div class="ttdeci">RegisterRef mapTo(RegisterRef RR, unsigned R) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00225">RDFRegisters.cpp:225</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_aff74ab74f8d91f36b55b0eba3ba18edc"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#aff74ab74f8d91f36b55b0eba3ba18edc">llvm::rdf::PhysicalRegisterInfo::getRefForUnit</a></div><div class="ttdeci">RegisterRef getRefForUnit(uint32_t U) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00123">RDFRegisters.h:123</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PrintLaneMaskOpt_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html">llvm::rdf::PrintLaneMaskOpt</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00230">RDFRegisters.h:230</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PrintLaneMaskOpt_html_a12b2f97b767eb1f01bf1bd6a517be84e"><div class="ttname"><a href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a12b2f97b767eb1f01bf1bd6a517be84e">llvm::rdf::PrintLaneMaskOpt::PrintLaneMaskOpt</a></div><div class="ttdeci">PrintLaneMaskOpt(LaneBitmask M)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00231">RDFRegisters.h:231</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PrintLaneMaskOpt_html_a3713e41b778fad63d3dd2e52edbc083d"><div class="ttname"><a href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a3713e41b778fad63d3dd2e52edbc083d">llvm::rdf::PrintLaneMaskOpt::Mask</a></div><div class="ttdeci">LaneBitmask Mask</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00232">RDFRegisters.h:232</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">llvm::rdf::RegisterAggr::rr_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00184">RDFRegisters.h:184</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_a0b6c32d8981735e71e393fe8039894c9"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a0b6c32d8981735e71e393fe8039894c9">llvm::rdf::RegisterAggr::rr_iterator::operator*</a></div><div class="ttdeci">RegisterRef operator*() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00196">RDFRegisters.h:196</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_a9fbb8d9b11aba3246c80340d2c20206b"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a9fbb8d9b11aba3246c80340d2c20206b">llvm::rdf::RegisterAggr::rr_iterator::operator++</a></div><div class="ttdeci">rr_iterator &amp; operator++()</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00200">RDFRegisters.h:200</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_abf938d1e39d18acfdbedacfa40bed8d6"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#abf938d1e39d18acfdbedacfa40bed8d6">llvm::rdf::RegisterAggr::rr_iterator::operator!=</a></div><div class="ttdeci">bool operator!=(const rr_iterator &amp;I) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00212">RDFRegisters.h:212</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_ae15dfc5f4b2980835b6004c52c562823"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#ae15dfc5f4b2980835b6004c52c562823">llvm::rdf::RegisterAggr::rr_iterator::operator==</a></div><div class="ttdeci">bool operator==(const rr_iterator &amp;I) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00206">RDFRegisters.h:206</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_afa98acc4f20468124471bdef1f9d14ec"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa98acc4f20468124471bdef1f9d14ec">llvm::rdf::RegisterAggr::rr_iterator::MapType</a></div><div class="ttdeci">std::map&lt; RegisterId, LaneBitmask &gt; MapType</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00185">RDFRegisters.h:185</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html">llvm::rdf::RegisterAggr</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00157">RDFRegisters.h:157</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a1003b14cdf697f6f504f0e077fdfad7f"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a1003b14cdf697f6f504f0e077fdfad7f">llvm::rdf::RegisterAggr::rr_end</a></div><div class="ttdeci">rr_iterator rr_end() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00220">RDFRegisters.h:220</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a115df2d18201fc3979314d7080727d78"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">llvm::rdf::RegisterAggr::insert</a></div><div class="ttdeci">RegisterAggr &amp; insert(RegisterRef RR)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00268">RDFRegisters.cpp:268</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a11eed31a4a2d388968084ca63ea3f928"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a11eed31a4a2d388968084ca63ea3f928">llvm::rdf::RegisterAggr::hasAliasOf</a></div><div class="ttdeci">bool hasAliasOf(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00240">RDFRegisters.cpp:240</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a295d6a3ed95a4226eb64114db94b8dbf"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a295d6a3ed95a4226eb64114db94b8dbf">llvm::rdf::RegisterAggr::hasCoverOf</a></div><div class="ttdeci">bool hasCoverOf(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00253">RDFRegisters.cpp:253</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a2f83d9bf6a4b4021b35a4a680a0ebbcf"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">llvm::rdf::RegisterAggr::RegisterAggr</a></div><div class="ttdeci">RegisterAggr(const PhysicalRegisterInfo &amp;pri)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00158">RDFRegisters.h:158</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a6580e43e3885b6ba30d3decdcf2f7a71"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a6580e43e3885b6ba30d3decdcf2f7a71">llvm::rdf::RegisterAggr::RegisterAggr</a></div><div class="ttdeci">RegisterAggr(const RegisterAggr &amp;RG)=default</div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a65cdb708065271fdefb9fba495cf5d95"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a65cdb708065271fdefb9fba495cf5d95">llvm::rdf::RegisterAggr::clearIn</a></div><div class="ttdeci">RegisterRef clearIn(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00315">RDFRegisters.cpp:315</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a6abd2aa0f11136094b477ae60a74c627"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a6abd2aa0f11136094b477ae60a74c627">llvm::rdf::RegisterAggr::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00364">RDFRegisters.cpp:364</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a8550509e5a44adcccec5d4c23b1536ec"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a8550509e5a44adcccec5d4c23b1536ec">llvm::rdf::RegisterAggr::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00162">RDFRegisters.h:162</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_abc07de2121e406824a1f20ea6fb48a3e"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#abc07de2121e406824a1f20ea6fb48a3e">llvm::rdf::RegisterAggr::makeRegRef</a></div><div class="ttdeci">RegisterRef makeRegRef() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00319">RDFRegisters.cpp:319</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_acbfda31693da28d8b0a67fbc6fdef351"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#acbfda31693da28d8b0a67fbc6fdef351">llvm::rdf::RegisterAggr::intersectWith</a></div><div class="ttdeci">RegisterRef intersectWith(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00305">RDFRegisters.cpp:305</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_adb89ac68dc79bcd8b11036d562b08c0d"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#adb89ac68dc79bcd8b11036d562b08c0d">llvm::rdf::RegisterAggr::rr_begin</a></div><div class="ttdeci">rr_iterator rr_begin() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00217">RDFRegisters.h:217</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_ae601f880fc8e1562995e6449a20dd5e7"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">llvm::rdf::RegisterAggr::intersect</a></div><div class="ttdeci">RegisterAggr &amp; intersect(RegisterRef RR)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00287">RDFRegisters.cpp:287</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_ae9c3cbe6e22ac5bd7675ae6a8a3131ff"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">llvm::rdf::RegisterAggr::clear</a></div><div class="ttdeci">RegisterAggr &amp; clear(RegisterRef RR)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00296">RDFRegisters.cpp:296</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_aebb69ff57b201dee748ce7fe7f22ff1b"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#aebb69ff57b201dee748ce7fe7f22ff1b">llvm::rdf::RegisterAggr::isCoverOf</a></div><div class="ttdeci">static bool isCoverOf(RegisterRef RA, RegisterRef RB, const PhysicalRegisterInfo &amp;PRI)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00166">RDFRegisters.h:166</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html">llvm::rdf::RegisterRef</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00071">RDFRegisters.h:71</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_a3aa7bd37d5ca95ccd0c420037738b994"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#a3aa7bd37d5ca95ccd0c420037738b994">llvm::rdf::RegisterRef::operator&lt;</a></div><div class="ttdeci">bool operator&lt;(const RegisterRef &amp;RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00091">RDFRegisters.h:91</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_a5ad5cb9affeee19ca5894e5d950ea869"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">llvm::rdf::RegisterRef::Mask</a></div><div class="ttdeci">LaneBitmask Mask</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00073">RDFRegisters.h:73</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_aa060b373d5fbb9a028c215d4aa7cee40"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#aa060b373d5fbb9a028c215d4aa7cee40">llvm::rdf::RegisterRef::operator==</a></div><div class="ttdeci">bool operator==(const RegisterRef &amp;RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00083">RDFRegisters.h:83</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_abbc35bd45a3ae6a12bb6d133061e97db"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#abbc35bd45a3ae6a12bb6d133061e97db">llvm::rdf::RegisterRef::operator!=</a></div><div class="ttdeci">bool operator!=(const RegisterRef &amp;RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00087">RDFRegisters.h:87</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_ae3fccb757c607becad58d196f0b6fbae"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#ae3fccb757c607becad58d196f0b6fbae">llvm::rdf::RegisterRef::RegisterRef</a></div><div class="ttdeci">RegisterRef()=default</div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_afc164390af7d024fa9d8764f7119d77f"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#afc164390af7d024fa9d8764f7119d77f">llvm::rdf::RegisterRef::RegisterRef</a></div><div class="ttdeci">RegisterRef(RegisterId R, LaneBitmask M=LaneBitmask::getAll())</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00076">RDFRegisters.h:76</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_aff344ef4b411a5f449ef8839d98f1750"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">llvm::rdf::RegisterRef::Reg</a></div><div class="ttdeci">RegisterId Reg</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00072">RDFRegisters.h:72</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:24:04 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
