library (clock_source_sel) {
  comment                        : "";
  delay_model                    : table_lookup;
  simulation                     : false;
  capacitive_load_unit (1,pF);
  leakage_power_unit             : 1pW;
  current_unit                   : "1A";
  pulling_resistance_unit        : "1ohm";
  time_unit                      : "1ns";
  voltage_unit                   : "1v";
  library_features(report_delay_calculation);

  input_threshold_pct_rise : 50;
  input_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  output_threshold_pct_fall : 50;
  slew_lower_threshold_pct_rise : 30;
  slew_lower_threshold_pct_fall : 30;
  slew_upper_threshold_pct_rise : 70;
  slew_upper_threshold_pct_fall : 70;
  slew_derate_from_library : 1.0;


  nom_process                    : 1.0;
  nom_temperature                : 25.0;
  nom_voltage                    : 3.30;

  lu_table_template(template_1) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.00100,  0.00348,  0.01217,  0.02876,  0.05462,  0.09089,  0.13860,  0.19880,  0.27220,  0.35970");
  }
  lu_table_template(template_2) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.00100,  0.00348,  0.01217,  0.02876,  0.05462,  0.09089,  0.13860,  0.19880,  0.27220,  0.35970");
  }
  lu_table_template(template_3) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.00100,  0.00348,  0.01217,  0.02876,  0.05462,  0.09089,  0.13860,  0.19880,  0.27220,  0.35970");
  }
  lu_table_template(template_4) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.00100,  0.00348,  0.01217,  0.02876,  0.05462,  0.09089,  0.13860,  0.19880,  0.27220,  0.35970");
  }

  cell ("clock_source_sel") {
    pin("clock_out_a") {
      direction : output;
      capacitance : 0.0729;
      timing() {
        related_pin : "clock_out_a";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("-0.97488,-0.93843,-0.81941,-0.59505,-0.24636,0.24245,0.88456,1.69355,2.67977,3.85834");
	}
	rise_transition(template_1) {
          values("0.11777,0.17086,0.36823,0.76107,1.37489,2.23489,3.36689,4.79389,6.53678,8.61211");
	}
	cell_fall(template_2) {
          values("-0.40316,-0.37123,-0.28290,-0.14616,0.04920,0.31819,0.67119,1.11619,1.65919,2.30719");
	}
	fall_transition(template_2) {
          values("0.10857,0.14218,0.24325,0.42911,0.73470,1.18000,1.77100,2.51900,3.43100,4.52000");
	}
      }
      timing() {
        related_pin : "clock_out_a";
        timing_type : falling_edge;
	cell_rise(template_3) {
          values("-5.97488,-5.93843,-5.81941,-5.59505,-5.24636,-4.75755,-4.11545,-3.30645,-2.32023,-1.14166");
	}
	rise_transition(template_3) {
          values("0.11777,0.17086,0.36823,0.76107,1.37489,2.23489,3.36689,4.79389,6.53678,8.61211");
	}
	cell_fall(template_4) {
          values("-0.58793,-0.55600,-0.46768,-0.33094,-0.13557,0.13342,0.48642,0.93142,1.47442,2.12242");
	}
	fall_transition(template_4) {
          values("0.10857,0.14218,0.24325,0.42911,0.73470,1.18000,1.77100,2.51900,3.43100,4.52000");
	}
      }
    }
    pin("clock_out_b") {
      direction : output;
      capacitance : 0.0729;
      timing() {
        related_pin : "clock_out_b";
        timing_type : rising_edge;
	cell_rise(scalar) {
          values("0.00000");
	}
	rise_transition(scalar) {
          values("0.00000");
	}
	cell_fall(scalar) {
          values("0.18477");
	}
	fall_transition(scalar) {
          values("0.00000");
	}
      }
      timing() {
        related_pin : "clock_out_b";
        timing_type : falling_edge;
	cell_rise(scalar) {
          values("-5.00000");
	}
	rise_transition(scalar) {
          values("0.00000");
	}
	cell_fall(scalar) {
          values("0.00000");
	}
	fall_transition(scalar) {
          values("0.00000");
	}
      }
    }
    pin("clock_out_c") {
      direction : output;
      capacitance : 0.0729;
      timing() {
        related_pin : "clock_out_c";
        timing_type : rising_edge;
	cell_rise(scalar) {
          values("0.00000");
	}
	rise_transition(scalar) {
          values("0.00000");
	}
	cell_fall(scalar) {
          values("0.18477");
	}
	fall_transition(scalar) {
          values("0.00000");
	}
      }
      timing() {
        related_pin : "clock_out_c";
        timing_type : falling_edge;
	cell_rise(scalar) {
          values("-5.00000");
	}
	rise_transition(scalar) {
          values("0.00000");
	}
	cell_fall(scalar) {
          values("0.00000");
	}
	fall_transition(scalar) {
          values("0.00000");
	}
      }
    }
    pin("core_clock") {
      direction : input;
      capacitance : 0.0318;
    }
    pin("io_clock") {
      direction : input;
      capacitance : 0.0185;
    }
    pin("la_oenb") {
      direction : input;
      capacitance : 0.0061;
      timing() {
        related_pin : "core_clock";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("0.32689");
	}
	fall_constraint(scalar) {
          values("0.36215");
	}
      }
      timing() {
        related_pin : "core_clock";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.18431");
	}
	fall_constraint(scalar) {
          values("0.18477");
	}
      }
    }
    pin("vccd1") {
      direction : input;
      capacitance : 0.0000;
    }
    pin("vssd1") {
      direction : input;
      capacitance : 0.0000;
    }
  }

}
