$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module address_decoder_testbench $end
  $var wire 3 # test_address [2:0] $end
  $var wire 1 $ test_enable $end
  $var wire 8 % decoded_outputs [7:0] $end
  $scope module DUT $end
   $var wire 3 # address [2:0] $end
   $var wire 1 $ enable $end
   $var wire 8 % decoded_out [7:0] $end
  $upscope $end
  $scope module unnamedblk1 $end
   $var wire 32 & i [31:0] $end
  $upscope $end
  $scope module unnamedblk2 $end
   $var wire 32 ' i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b000 #
0$
b00000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
#10
b001 #
b00000000000000000000000000000001 &
#20
b010 #
b00000000000000000000000000000010 &
#30
b011 #
b00000000000000000000000000000011 &
#40
b100 #
b00000000000000000000000000000100 &
#50
b101 #
b00000000000000000000000000000101 &
#60
b110 #
b00000000000000000000000000000110 &
#70
b111 #
b00000000000000000000000000000111 &
#80
b000 #
1$
b00000001 %
b00000000000000000000000000001000 &
#90
b001 #
b00000010 %
b00000000000000000000000000000001 '
#100
b010 #
b00000100 %
b00000000000000000000000000000010 '
#110
b011 #
b00001000 %
b00000000000000000000000000000011 '
#120
b100 #
b00010000 %
b00000000000000000000000000000100 '
#130
b101 #
b00100000 %
b00000000000000000000000000000101 '
#140
b110 #
b01000000 %
b00000000000000000000000000000110 '
#150
b111 #
b10000000 %
b00000000000000000000000000000111 '
#160
b101 #
b00100000 %
b00000000000000000000000000001000 '
#170
0$
b00000000 %
#180
1$
b00100000 %
#190
