# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project Verification
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
vsim work.top -voptargs=+acc
# vsim work.top -voptargs="+acc" 
# Start time: 14:15:20 on Mar 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(100): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(100): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at                   15
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/i2c_slave_model.v(85)
#    Time: 145 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
add wave -position insertpoint sim:/top/DUT/i2c/*
run -all
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at                   15
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/i2c_slave_model.v(85)
#    Time: 145 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
quit -sim
# End time: 14:18:47 on Mar 29,2024, Elapsed time: 0:03:27
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:20:25 on Mar 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(97): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(97): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
add wave -position insertpoint sim:/top/SLAVE/*
run -all
# DEBUG i2c_slave; stop condition detected at                   15
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/i2c_slave_model.v(85)
#    Time: 145 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
quit -sim
# End time: 14:21:23 on Mar 29,2024, Elapsed time: 0:00:58
# Errors: 0, Warnings: 2
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
# Load canceled
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:24:41 on Mar 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all 
# ** Note: implicit $finish from program
#    Time: 145 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
quit -sim
# End time: 14:26:25 on Mar 29,2024, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:26:33 on Mar 29,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# ** Note: implicit $finish from program
#    Time: 145 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
run -all
# ** Note: implicit $finish from program
#    Time: 145 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
quit -sim
# End time: 14:32:25 on Mar 29,2024, Elapsed time: 0:05:52
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:32:29 on Mar 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(96): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(96): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# ** Note: implicit $finish from program
#    Time: 145 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/*
quit -sim
# End time: 14:35:41 on Mar 29,2024, Elapsed time: 0:03:12
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:35:49 on Mar 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(96): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at                   15
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/i2c_slave_model.v(85)
#    Time: 145 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
quit -sim
# End time: 14:41:48 on Mar 29,2024, Elapsed time: 0:05:59
# Errors: 0, Warnings: 1
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:43:38 on Mar 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(96): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/*
run -all
# DEBUG i2c_slave; stop condition detected at                   15
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/i2c_slave_model.v(85)
#    Time: 145 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
quit -sim
# End time: 14:44:56 on Mar 29,2024, Elapsed time: 0:01:18
# Errors: 0, Warnings: 1
project compileall
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:45:13 on Mar 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(96): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/*
run -all
# DEBUG i2c_slave; stop condition detected at                   15
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/i2c_slave_model.v(85)
#    Time: 145 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
quit -sim
# End time: 14:48:50 on Mar 29,2024, Elapsed time: 0:03:37
# Errors: 0, Warnings: 1
project compileall
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
add wave -position insertpoint sim:/top/DUT/*
# Unrecognized dataset prefix: sim
run -all
# No Design Loaded!
quit -sim
project compileall
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:49:32 on Mar 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(94): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(94): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/*
run -all
# DEBUG i2c_slave; stop condition detected at                    5
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/i2c_slave_model.v(85)
#    Time: 135 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
quit -sim
# End time: 14:50:40 on Mar 29,2024, Elapsed time: 0:01:08
# Errors: 0, Warnings: 2
project compileall
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:50:47 on Mar 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(94): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(94): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/i2c_slave_model.v(85)
#    Time: 165 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
quit -sim
# End time: 14:54:39 on Mar 29,2024, Elapsed time: 0:03:52
# Errors: 0, Warnings: 2
project compileall
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:54:47 on Mar 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(94): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(94): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/i2c_slave_model.v(85)
#    Time: 165 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
quit -sim
# End time: 14:57:20 on Mar 29,2024, Elapsed time: 0:02:33
# Errors: 0, Warnings: 2
project compileall
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of i2c_slave_model.v was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of TEST1_transmit_1_byte.sv was successful with warnings.
# Compile of TEST2_transmit_8_byte.sv was successful with warnings.
# Compile of TEST3_transmit_n_byte.sv was successful with warnings.
# Compile of TEST4_NACK_address.sv was successful with warnings.
# Compile of TEST5_NACK_data.sv was successful with warnings.
# Compile of TEST6_read_1_byte.sv was successful with warnings.
# Compile of TEST7_read_8_byte.sv was successful with warnings.
# Compile of TEST8_read_n_byte.sv was successful with warnings.
# Compile of TEST9_combination.sv was successful.
# 23 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:57:32 on Mar 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(94): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: C:\Users\PC\Documents\Chung_training\code\Verification\driver.sv(94): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.TEST8_read_n_byte_sv_unit(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/RTL/i2c_slave_model.v(85)
#    Time: 165 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
