AuthorID,Author,Date,Content,Attachments,Reactions
"274535015969456128","greg.hashtag.9468","2025-11-30T07:34:54.2600000+00:00","Looks like it's coming together. This is an updated serv soc design.
28 cores, with each processor making use of the SRAM block for registerfile/program text and ram.
A small FSM pre-loads each cores memory from SPI flash. (similar to an FPGAs bitstream)
The cores are connected via a cross-bar to peripherals. One of which enables core to core communication, via queues or flags.","project-template_media/chip_top_black-B7C64.png","ðŸŽ‰ (1)"
"274535015969456128","greg.hashtag.9468","2025-11-30T07:38:13.4680000+00:00","Given the logic density, I think I could fit 32 cores in there... But didn't want to hit a wall with routing.","",""
"274535015969456128","greg.hashtag.9468","2025-11-30T07:40:43.5060000+00:00","A cross-bar between every core isn't a very scalable solution. But gives a lot of flexibility to the application","",""
