$date
	Wed Nov 08 09:18:39 2023
$end
$version
	ModelSim Version 10.6d
$end
$timescale
	1ns
$end

$scope module tb_sysbuffer $end

$scope module DUT $end
$var parameter 32 ! BITWIDTH $end
$var wire 1 " rst $end
$var wire 1 # clk $end
$var wire 1 $ read $end
$var reg 3 % o_valid [2:0] $end
$var reg 24 & o_data [23:0] $end

$scope begin FIFO[2] $end
$var parameter 32 ' i $end
$upscope $end

$scope begin FIFO[1] $end
$var parameter 32 ( i $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx &
b1000 !
b1 (
b10 '
0$
0#
1"
$end
#5
1#
b0 %
#10
0#
#15
1#
0"
1$
#20
0#
#25
1#
b1 %
#30
0#
#35
1#
b11 %
#40
0#
#45
1#
0$
b111 %
#50
0#
#55
1#
b110 %
#60
0#
#65
1#
b100 %
#70
0#
#75
1#
b0 %
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
#205
1#
