###############################################################################
#
# IAR C/C++ Compiler V6.50.1.797 for Atmel AVR            04/May/2015  14:10:18
# Copyright 1996-2014 IAR Systems AB.
# Standalone license - IAR Embedded Workbench 4K Kickstart edition for Atmel AVR 6.50
#
#    Source file  =  
#        C:\Users\lisa\Desktop\LIN_BWS\LIN_MASTER_EXAMPLE\lin_master_example_main.c
#    Command line =  
#        C:\Users\lisa\Desktop\LIN_BWS\LIN_MASTER_EXAMPLE\lin_master_example_main.c
#        --cpu=can128 -ms -o
#        C:\Users\lisa\Desktop\LIN_BWS\LIN_MASTER_EXAMPLE\Debug\Obj\ -lC
#        C:\Users\lisa\Desktop\LIN_BWS\LIN_MASTER_EXAMPLE\Debug\List\
#        --diag_suppress Pa082 -y --root_variables --no_cse --no_inline
#        --no_code_motion --no_cross_call --no_clustering --no_tbaa --debug
#        -DENABLE_BIT_DEFINITIONS -e -I
#        C:\Users\lisa\Desktop\LIN_BWS\LIN_MASTER_EXAMPLE\..\ -I
#        C:\Users\lisa\Desktop\LIN_BWS\LIN_MASTER_EXAMPLE\..\..\ -I
#        C:\Users\lisa\Desktop\LIN_BWS\LIN_MASTER_EXAMPLE\..\..\..\ -I
#        C:\Users\lisa\Desktop\LIN_BWS\LIN_MASTER_EXAMPLE\..\ -I
#        C:\Users\lisa\Desktop\LIN_BWS\LIN_MASTER_EXAMPLE\ --eeprom_size 4096
#        --clib -Ohz
#    List file    =  
#        C:\Users\lisa\Desktop\LIN_BWS\LIN_MASTER_EXAMPLE\Debug\List\lin_master_example_main.lst
#    Object file  =  
#        C:\Users\lisa\Desktop\LIN_BWS\LIN_MASTER_EXAMPLE\Debug\Obj\lin_master_example_main.r90
#
###############################################################################

C:\Users\lisa\Desktop\LIN_BWS\LIN_MASTER_EXAMPLE\lin_master_example_main.c
      1          /*
      2          **
      3          ****************************************************************************
      4          **
      5          **
      6          **
      7          **             Copyright (c) 2003, 2004 - Atmel Corporation
      8          **             Proprietary Information
      9          **
     10          ** Project    	: AVR LIN MASTER EXAMPLE
     11          ** Module     	: main.C
     12          ** Description	: main application
     13          **                Compatible with LIN Specifications 1.3
     14          **
     15          **
     16          **
     17          ** Version :     Date:         Author:      Comment:
     18          **    1.0        19.01.2004    E.G.          Creation
     19          **
     20          **
     21          **
     22          **              Assumes 8MHz external oscillator
     23          **
     24          **
     25          **
     26          ** LICENSE -
     27          **
     28          ** ATMEL - 2003,2004
     29          ** All software programs are provided 'as is' without warranty of any kind:
     30          ** Atmel does not state the suitability of the provided materials for any
     31          ** purpose. Atmel hereby disclaim all warranties and conditions with regard
     32          ** to the provided software, including all implied warranties, fitness for
     33          ** a particular purpose, title and non-infringement.In no event will Atmel
     34          ** be liable for any indirect or consequential damages or any damages
     35          ** whatsoever resulting from the usage of the software program.
     36          ****************************************************************************
     37          **
     38          */
     39          
     40          
     41          /*__________________________________________________________________________*/
     42          /*_____ I N C L U D E S ____________________________________________________*/
     43          /*__________________________________________________________________________*/
     44          #include "config.h"

   \                                 In  segment ABSOLUTE, at 0xfa, root
   \   union <unnamed> volatile __io _A_CANMSG
   \                     _A_CANMSG:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xf8, root
   \   union <unnamed> volatile __io _A_CANSTM
   \                     _A_CANSTM:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0xf7, root
   \   union <unnamed> volatile __io _A_CANIDM1
   \                     _A_CANIDM1:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xf6, root
   \   union <unnamed> volatile __io _A_CANIDM2
   \                     _A_CANIDM2:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xf5, root
   \   union <unnamed> volatile __io _A_CANIDM3
   \                     _A_CANIDM3:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xf4, root
   \   union <unnamed> volatile __io _A_CANIDM4
   \                     _A_CANIDM4:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xf3, root
   \   union <unnamed> volatile __io _A_CANIDT1
   \                     _A_CANIDT1:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xf2, root
   \   union <unnamed> volatile __io _A_CANIDT2
   \                     _A_CANIDT2:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xf1, root
   \   union <unnamed> volatile __io _A_CANIDT3
   \                     _A_CANIDT3:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xf0, root
   \   union <unnamed> volatile __io _A_CANIDT4
   \                     _A_CANIDT4:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xef, root
   \   union <unnamed> volatile __io _A_CANCDMOB
   \                     _A_CANCDMOB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xee, root
   \   union <unnamed> volatile __io _A_CANSTMOB
   \                     _A_CANSTMOB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xed, root
   \   union <unnamed> volatile __io _A_CANPAGE
   \                     _A_CANPAGE:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xec, root
   \   union <unnamed> volatile __io _A_CANHPMOB
   \                     _A_CANHPMOB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xeb, root
   \   union <unnamed> volatile __io _A_CANREC
   \                     _A_CANREC:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xea, root
   \   union <unnamed> volatile __io _A_CANTEC
   \                     _A_CANTEC:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xe8, root
   \   union <unnamed> volatile __io _A_CANTTC
   \                     _A_CANTTC:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0xe6, root
   \   union <unnamed> volatile __io _A_CANTIM
   \                     _A_CANTIM:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0xe5, root
   \   union <unnamed> volatile __io _A_CANTCON
   \                     _A_CANTCON:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xe4, root
   \   union <unnamed> volatile __io _A_CANBT3
   \                     _A_CANBT3:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xe3, root
   \   union <unnamed> volatile __io _A_CANBT2
   \                     _A_CANBT2:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xe2, root
   \   union <unnamed> volatile __io _A_CANBT1
   \                     _A_CANBT1:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xe1, root
   \   union <unnamed> volatile __io _A_CANSIT1
   \                     _A_CANSIT1:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xe0, root
   \   union <unnamed> volatile __io _A_CANSIT2
   \                     _A_CANSIT2:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xdf, root
   \   union <unnamed> volatile __io _A_CANIE1
   \                     _A_CANIE1:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xde, root
   \   union <unnamed> volatile __io _A_CANIE2
   \                     _A_CANIE2:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xdd, root
   \   union <unnamed> volatile __io _A_CANEN1
   \                     _A_CANEN1:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xdc, root
   \   union <unnamed> volatile __io _A_CANEN2
   \                     _A_CANEN2:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xdb, root
   \   union <unnamed> volatile __io _A_CANGIE
   \                     _A_CANGIE:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xda, root
   \   union <unnamed> volatile __io _A_CANGIT
   \                     _A_CANGIT:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xd9, root
   \   union <unnamed> volatile __io _A_CANGSTA
   \                     _A_CANGSTA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xd8, root
   \   union <unnamed> volatile __io _A_CANGCON
   \                     _A_CANGCON:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xce, root
   \   union <unnamed> volatile __io _A_UDR1
   \                     _A_UDR1:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xcc, root
   \   union <unnamed> volatile __io _A_UBRR1
   \                     _A_UBRR1:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0xca, root
   \   union <unnamed> volatile __io _A_UCSR1C
   \                     _A_UCSR1C:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc9, root
   \   union <unnamed> volatile __io _A_UCSR1B
   \                     _A_UCSR1B:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc8, root
   \   union <unnamed> volatile __io _A_UCSR1A
   \                     _A_UCSR1A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc6, root
   \   union <unnamed> volatile __io _A_UDR0
   \                     _A_UDR0:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc4, root
   \   union <unnamed> volatile __io _A_UBRR0
   \                     _A_UBRR0:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0xc2, root
   \   union <unnamed> volatile __io _A_UCSR0C
   \                     _A_UCSR0C:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc1, root
   \   union <unnamed> volatile __io _A_UCSR0B
   \                     _A_UCSR0B:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc0, root
   \   union <unnamed> volatile __io _A_UCSR0A
   \                     _A_UCSR0A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xbc, root
   \   union <unnamed> volatile __io _A_TWCR
   \                     _A_TWCR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xbb, root
   \   union <unnamed> volatile __io _A_TWDR
   \                     _A_TWDR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xba, root
   \   union <unnamed> volatile __io _A_TWAR
   \                     _A_TWAR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xb9, root
   \   union <unnamed> volatile __io _A_TWSR
   \                     _A_TWSR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xb8, root
   \   union <unnamed> volatile __io _A_TWBR
   \                     _A_TWBR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xb6, root
   \   union <unnamed> volatile __io _A_ASSR
   \                     _A_ASSR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xb3, root
   \   union <unnamed> volatile __io _A_OCR2A
   \                     _A_OCR2A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xb2, root
   \   union <unnamed> volatile __io _A_TCNT2
   \                     _A_TCNT2:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xb0, root
   \   union <unnamed> volatile __io _A_TCCR2A
   \                     _A_TCCR2A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x9c, root
   \   union <unnamed> volatile __io _A_OCR3C
   \                     _A_OCR3C:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x9a, root
   \   union <unnamed> volatile __io _A_OCR3B
   \                     _A_OCR3B:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x98, root
   \   union <unnamed> volatile __io _A_OCR3A
   \                     _A_OCR3A:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x96, root
   \   union <unnamed> volatile __io _A_ICR3
   \                     _A_ICR3:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x94, root
   \   union <unnamed> volatile __io _A_TCNT3
   \                     _A_TCNT3:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x92, root
   \   union <unnamed> volatile __io _A_TCCR3C
   \                     _A_TCCR3C:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x91, root
   \   union <unnamed> volatile __io _A_TCCR3B
   \                     _A_TCCR3B:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x90, root
   \   union <unnamed> volatile __io _A_TCCR3A
   \                     _A_TCCR3A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x8c, root
   \   union <unnamed> volatile __io _A_OCR1C
   \                     _A_OCR1C:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x8a, root
   \   union <unnamed> volatile __io _A_OCR1B
   \                     _A_OCR1B:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x88, root
   \   union <unnamed> volatile __io _A_OCR1A
   \                     _A_OCR1A:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x86, root
   \   union <unnamed> volatile __io _A_ICR1
   \                     _A_ICR1:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x84, root
   \   union <unnamed> volatile __io _A_TCNT1
   \                     _A_TCNT1:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x82, root
   \   union <unnamed> volatile __io _A_TCCR1C
   \                     _A_TCCR1C:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x81, root
   \   union <unnamed> volatile __io _A_TCCR1B
   \                     _A_TCCR1B:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x80, root
   \   union <unnamed> volatile __io _A_TCCR1A
   \                     _A_TCCR1A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x7f, root
   \   union <unnamed> volatile __io _A_DIDR1
   \                     _A_DIDR1:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x7e, root
   \   union <unnamed> volatile __io _A_DIDR0
   \                     _A_DIDR0:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x7c, root
   \   union <unnamed> volatile __io _A_ADMUX
   \                     _A_ADMUX:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x7b, root
   \   union <unnamed> volatile __io _A_ADCSRB
   \                     _A_ADCSRB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x7a, root
   \   union <unnamed> volatile __io _A_ADCSRA
   \                     _A_ADCSRA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x78, root
   \   union <unnamed> volatile __io _A_ADC
   \                     _A_ADC:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x75, root
   \   union <unnamed> volatile __io _A_XMCRB
   \                     _A_XMCRB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x74, root
   \   union <unnamed> volatile __io _A_XMCRA
   \                     _A_XMCRA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x71, root
   \   union <unnamed> volatile __io _A_TIMSK3
   \                     _A_TIMSK3:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x70, root
   \   union <unnamed> volatile __io _A_TIMSK2
   \                     _A_TIMSK2:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x6f, root
   \   union <unnamed> volatile __io _A_TIMSK1
   \                     _A_TIMSK1:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x6e, root
   \   union <unnamed> volatile __io _A_TIMSK0
   \                     _A_TIMSK0:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x6a, root
   \   union <unnamed> volatile __io _A_EICRB
   \                     _A_EICRB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x69, root
   \   union <unnamed> volatile __io _A_EICRA
   \                     _A_EICRA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x66, root
   \   union <unnamed> volatile __io _A_OSCCAL
   \                     _A_OSCCAL:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x61, root
   \   union <unnamed> volatile __io _A_CLKPR
   \                     _A_CLKPR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x60, root
   \   union <unnamed> volatile __io _A_WDTCR
   \                     _A_WDTCR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x5f, root
   \   union <unnamed> volatile __io _A_SREG
   \                     _A_SREG:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x5d, root
   \   union <unnamed> volatile __io _A_SP
   \                     _A_SP:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x5b, root
   \   union <unnamed> volatile __io _A_RAMPZ
   \                     _A_RAMPZ:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x57, root
   \   union <unnamed> volatile __io _A_SPMCSR
   \                     _A_SPMCSR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x55, root
   \   union <unnamed> volatile __io _A_MCUCR
   \                     _A_MCUCR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x54, root
   \   union <unnamed> volatile __io _A_MCUSR
   \                     _A_MCUSR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x53, root
   \   union <unnamed> volatile __io _A_SMCR
   \                     _A_SMCR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x51, root
   \   union <unnamed> volatile __io _A_OCDR
   \                     _A_OCDR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x50, root
   \   union <unnamed> volatile __io _A_ACSR
   \                     _A_ACSR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x4e, root
   \   union <unnamed> volatile __io _A_SPDR
   \                     _A_SPDR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x4d, root
   \   union <unnamed> volatile __io _A_SPSR
   \                     _A_SPSR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x4c, root
   \   union <unnamed> volatile __io _A_SPCR
   \                     _A_SPCR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x4b, root
   \   union <unnamed> volatile __io _A_GPIOR2
   \                     _A_GPIOR2:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x4a, root
   \   union <unnamed> volatile __io _A_GPIOR1
   \                     _A_GPIOR1:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x47, root
   \   union <unnamed> volatile __io _A_OCR0A
   \                     _A_OCR0A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x46, root
   \   union <unnamed> volatile __io _A_TCNT0
   \                     _A_TCNT0:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x44, root
   \   union <unnamed> volatile __io _A_TCCR0A
   \                     _A_TCCR0A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x43, root
   \   union <unnamed> volatile __io _A_GTCCR
   \                     _A_GTCCR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x41, root
   \   union <unnamed> volatile __io _A_EEAR
   \                     _A_EEAR:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x40, root
   \   union <unnamed> volatile __io _A_EEDR
   \                     _A_EEDR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x3f, root
   \   union <unnamed> volatile __io _A_EECR
   \                     _A_EECR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x3e, root
   \   union <unnamed> volatile __io _A_GPIOR0
   \                     _A_GPIOR0:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x3d, root
   \   union <unnamed> volatile __io _A_EIMSK
   \                     _A_EIMSK:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x3c, root
   \   union <unnamed> volatile __io _A_EIFR
   \                     _A_EIFR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x38, root
   \   union <unnamed> volatile __io _A_TIFR3
   \                     _A_TIFR3:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x37, root
   \   union <unnamed> volatile __io _A_TIFR2
   \                     _A_TIFR2:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x36, root
   \   union <unnamed> volatile __io _A_TIFR1
   \                     _A_TIFR1:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x35, root
   \   union <unnamed> volatile __io _A_TIFR0
   \                     _A_TIFR0:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x34, root
   \   union <unnamed> volatile __io _A_PORTG
   \                     _A_PORTG:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x33, root
   \   union <unnamed> volatile __io _A_DDRG
   \                     _A_DDRG:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x32, root
   \   union <unnamed> volatile __io _A_PING
   \                     _A_PING:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x31, root
   \   union <unnamed> volatile __io _A_PORTF
   \                     _A_PORTF:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x30, root
   \   union <unnamed> volatile __io _A_DDRF
   \                     _A_DDRF:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2f, root
   \   union <unnamed> volatile __io _A_PINF
   \                     _A_PINF:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2e, root
   \   union <unnamed> volatile __io _A_PORTE
   \                     _A_PORTE:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2d, root
   \   union <unnamed> volatile __io _A_DDRE
   \                     _A_DDRE:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2c, root
   \   union <unnamed> volatile __io _A_PINE
   \                     _A_PINE:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2b, root
   \   union <unnamed> volatile __io _A_PORTD
   \                     _A_PORTD:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2a, root
   \   union <unnamed> volatile __io _A_DDRD
   \                     _A_DDRD:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x29, root
   \   union <unnamed> volatile __io _A_PIND
   \                     _A_PIND:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x28, root
   \   union <unnamed> volatile __io _A_PORTC
   \                     _A_PORTC:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x27, root
   \   union <unnamed> volatile __io _A_DDRC
   \                     _A_DDRC:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x26, root
   \   union <unnamed> volatile __io _A_PINC
   \                     _A_PINC:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x25, root
   \   union <unnamed> volatile __io _A_PORTB
   \                     _A_PORTB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x24, root
   \   union <unnamed> volatile __io _A_DDRB
   \                     _A_DDRB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x23, root
   \   union <unnamed> volatile __io _A_PINB
   \                     _A_PINB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x22, root
   \   union <unnamed> volatile __io _A_PORTA
   \                     _A_PORTA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x21, root
   \   union <unnamed> volatile __io _A_DDRA
   \                     _A_DDRA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x20, root
   \   union <unnamed> volatile __io _A_PINA
   \                     _A_PINA:
   \   00000000                      DS8 1
     45          #include "lib_mcu/lin_uart/master_lin.h"
     46          #include "lib_mcu/lin_uart/lin_lib.h"
     47          #include "inavr.h"
     48          

   \                                 In  segment NEAR_Z, align 1, keep-with-next, root
   \   00000000                      REQUIRE `?<Segment init: NEAR_Z>`
     49          U8 Buf_SET_SLAVE [4];
   \                     Buf_SET_SLAVE:
   \   00000000                      DS8 4

   \                                 In  segment NEAR_Z, align 1, keep-with-next, root
   \   00000000                      REQUIRE `?<Segment init: NEAR_Z>`
     50          U8 Buf_GET_SLAVE [4];
   \                     Buf_GET_SLAVE:
   \   00000000                      DS8 4
     51          
     52          
     53          /* ************************************************************************** */
     54          /*
     55          ** Description : 차량의 Back Warning System을 위한 LIN 마스터
     56          **
     57          ** ------------------------------------------------------------------------------
     58          */

   \                                 In  segment CODE, align 2, keep-with-next
     59          void main (void) {
   \                     main:
     60            t_frame MESS_SET_SLAVE;
     61            t_frame MESS_GET_SLAVE;
     62            U8 number_of_frame ;
     63          
     64            //no system clock divider
     65            CLKPR   = 0x80; CLKPR   = 0x00;
   \   00000000   E800               LDI     R16, 128
   \   00000002   9300....           STS     _A_CLKPR, R16
   \   00000006   E000               LDI     R16, 0
   \   00000008   9300....           STS     _A_CLKPR, R16
     66          
     67            //SET SLAVE FRAME
     68            MESS_SET_SLAVE.frame_id    = 0x00 ;
     69            MESS_SET_SLAVE.frame_size  = 4 ;
     70            MESS_SET_SLAVE.frame_type  = 0 ;
     71            MESS_SET_SLAVE.frame_delay  = 500 ;
     72            MESS_SET_SLAVE.frame_data  = Buf_SET_SLAVE;
     73          
     74            //GET SLAVE 0 FRAME DEFINITION
     75            MESS_GET_SLAVE.frame_id   = 0x01;
     76            MESS_GET_SLAVE.frame_size = 4;
     77            MESS_GET_SLAVE.frame_type = 1;
     78            MESS_GET_SLAVE.frame_data = Buf_GET_SLAVE;
     79            MESS_GET_SLAVE.frame_delay  = 500;
     80          
     81          
     82            number_of_frame = 2;
     83            my_schedule.frame_message[0] = MESS_SET_SLAVE;
   \   0000000C   9300....           STS     (my_schedule + 1), R16
   \   00000010   E004               LDI     R16, 4
   \   00000012   9300....           STS     (my_schedule + 2), R16
   \   00000016   ....               LDI     R16, LOW(Buf_SET_SLAVE)
   \   00000018   ....               LDI     R17, (Buf_SET_SLAVE) >> 8
   \   0000001A   9300....           STS     (my_schedule + 3), R16
   \   0000001E   9310....           STS     (my_schedule + 4), R17
   \   00000022   E000               LDI     R16, 0
   \   00000024   9300....           STS     (my_schedule + 5), R16
   \   00000028   EF04               LDI     R16, 244
   \   0000002A   E011               LDI     R17, 1
   \   0000002C   9300....           STS     (my_schedule + 6), R16
   \   00000030   9310....           STS     (my_schedule + 7), R17
   \   00000034   9330....           STS     (my_schedule + 8), R19
     84            my_schedule.frame_message[1] = MESS_GET_SLAVE;
   \   00000038   9310....           STS     (my_schedule + 9), R17
   \   0000003C   E004               LDI     R16, 4
   \   0000003E   9300....           STS     (my_schedule + 10), R16
   \   00000042   ....               LDI     R16, LOW(Buf_GET_SLAVE)
   \   00000044   ....               LDI     R17, (Buf_GET_SLAVE) >> 8
   \   00000046   9300....           STS     (my_schedule + 11), R16
   \   0000004A   9310....           STS     (my_schedule + 12), R17
   \   0000004E   E001               LDI     R16, 1
   \   00000050   9300....           STS     (my_schedule + 13), R16
   \   00000054   EF04               LDI     R16, 244
   \   00000056   E011               LDI     R17, 1
   \   00000058   9300....           STS     (my_schedule + 14), R16
   \   0000005C   9310....           STS     (my_schedule + 15), R17
   \   00000060   9320....           STS     (my_schedule + 16), R18
     85            my_schedule.number_of_frame = number_of_frame;
   \   00000064   E002               LDI     R16, 2
   \   00000066   9300....           STS     my_schedule, R16
     86          
     87            CONFIG_IO_PORTS(); //초기 PIN Setting
   \   0000006A   E000               LDI     R16, 0
   \   0000006C   B901               OUT     0x01, R16
   \   0000006E   B904               OUT     0x04, R16
   \   00000070   B917               OUT     0x07, R17
   \   00000072   E808               LDI     R16, 136
   \   00000074   B90A               OUT     0x0A, R16
   \   00000076   E10C               LDI     R16, 28
   \   00000078   B90B               OUT     0x0B, R16
   \   0000007A   B10D               IN      R16, 0x0D
   \   0000007C   B90D               OUT     0x0D, R16
   \   0000007E   B300               IN      R16, 0x10
   \   00000080   BB00               OUT     0x10, R16
   \   00000082   B303               IN      R16, 0x13
   \   00000084   BB03               OUT     0x13, R16
     88          
     89            // Initialise LIN Controller
     90            lin_init();// Performs Initialisation of LIN Software Driver
   \   00000086   ........           CALL    lin_init
     91          
     92            SREG |= 0x80; /* Interrupts globally enabled */
   \   0000008A   9478               BSET    7
   \   0000008C   C001               RJMP    ??main_0
     93          
     94            while(1) {
     95              if(_TEST_PUSH1()){
     96                Buf_SET_SLAVE[0] = 0x01;
     97              }
     98              else{
     99                Buf_SET_SLAVE[0] = 0x00;
    100              }
    101          
    102              if(Buf_GET_SLAVE[0] == 0x00) SET_GREEN_LED();
   \                     ??main_1:
   \   0000008E   9A5F               SBI     0x0B, 0x07
   \                     ??main_0:
   \   00000090   B100               IN      R16, 0x00
   \   00000092   9100....           LDS     R16, Buf_GET_SLAVE
   \   00000096   2300               TST     R16
   \   00000098   F3D1               BREQ    ??main_1
    103              else RESET_GREEN_LED();
   \   0000009A   985F               CBI     0x0B, 0x07
   \   0000009C   CFF9               RJMP    ??main_0
   \   0000009E                      REQUIRE _A_CLKPR
   \   0000009E                      REQUIRE _A_DDRA
   \   0000009E                      REQUIRE _A_DDRB
   \   0000009E                      REQUIRE _A_DDRC
   \   0000009E                      REQUIRE _A_DDRD
   \   0000009E                      REQUIRE _A_PORTD
   \   0000009E                      REQUIRE _A_DDRE
   \   0000009E                      REQUIRE _A_DDRF
   \   0000009E                      REQUIRE _A_DDRG
   \   0000009E                      REQUIRE _A_SREG
   \   0000009E                      REQUIRE _A_PINA
    104              
    105              /*
    106              if(Buf_GET_SLAVE[0] == 0x00) RESET_GREEN_LED();
    107              else SET_GREEN_LED();
    108              */
    109          
    110            }//while(1)
    111          }//main
    112          
    113          
    114          
    115          

   Maximum stack usage in bytes:

   RSTACK Function
   ------ --------
      2   main
        2   -> lin_init


   Segment part sizes:

   Bytes  Function/Label
   -----  --------------
       4  Buf_GET_SLAVE
       4  Buf_SET_SLAVE
       1  _A_ACSR
       2  _A_ADC
       1  _A_ADCSRA
       1  _A_ADCSRB
       1  _A_ADMUX
       1  _A_ASSR
       1  _A_CANBT1
       1  _A_CANBT2
       1  _A_CANBT3
       1  _A_CANCDMOB
       1  _A_CANEN1
       1  _A_CANEN2
       1  _A_CANGCON
       1  _A_CANGIE
       1  _A_CANGIT
       1  _A_CANGSTA
       1  _A_CANHPMOB
       1  _A_CANIDM1
       1  _A_CANIDM2
       1  _A_CANIDM3
       1  _A_CANIDM4
       1  _A_CANIDT1
       1  _A_CANIDT2
       1  _A_CANIDT3
       1  _A_CANIDT4
       1  _A_CANIE1
       1  _A_CANIE2
       1  _A_CANMSG
       1  _A_CANPAGE
       1  _A_CANREC
       1  _A_CANSIT1
       1  _A_CANSIT2
       2  _A_CANSTM
       1  _A_CANSTMOB
       1  _A_CANTCON
       1  _A_CANTEC
       2  _A_CANTIM
       2  _A_CANTTC
       1  _A_CLKPR
       1  _A_DDRA
       1  _A_DDRB
       1  _A_DDRC
       1  _A_DDRD
       1  _A_DDRE
       1  _A_DDRF
       1  _A_DDRG
       1  _A_DIDR0
       1  _A_DIDR1
       2  _A_EEAR
       1  _A_EECR
       1  _A_EEDR
       1  _A_EICRA
       1  _A_EICRB
       1  _A_EIFR
       1  _A_EIMSK
       1  _A_GPIOR0
       1  _A_GPIOR1
       1  _A_GPIOR2
       1  _A_GTCCR
       2  _A_ICR1
       2  _A_ICR3
       1  _A_MCUCR
       1  _A_MCUSR
       1  _A_OCDR
       1  _A_OCR0A
       2  _A_OCR1A
       2  _A_OCR1B
       2  _A_OCR1C
       1  _A_OCR2A
       2  _A_OCR3A
       2  _A_OCR3B
       2  _A_OCR3C
       1  _A_OSCCAL
       1  _A_PINA
       1  _A_PINB
       1  _A_PINC
       1  _A_PIND
       1  _A_PINE
       1  _A_PINF
       1  _A_PING
       1  _A_PORTA
       1  _A_PORTB
       1  _A_PORTC
       1  _A_PORTD
       1  _A_PORTE
       1  _A_PORTF
       1  _A_PORTG
       1  _A_RAMPZ
       1  _A_SMCR
       2  _A_SP
       1  _A_SPCR
       1  _A_SPDR
       1  _A_SPMCSR
       1  _A_SPSR
       1  _A_SREG
       1  _A_TCCR0A
       1  _A_TCCR1A
       1  _A_TCCR1B
       1  _A_TCCR1C
       1  _A_TCCR2A
       1  _A_TCCR3A
       1  _A_TCCR3B
       1  _A_TCCR3C
       1  _A_TCNT0
       2  _A_TCNT1
       1  _A_TCNT2
       2  _A_TCNT3
       1  _A_TIFR0
       1  _A_TIFR1
       1  _A_TIFR2
       1  _A_TIFR3
       1  _A_TIMSK0
       1  _A_TIMSK1
       1  _A_TIMSK2
       1  _A_TIMSK3
       1  _A_TWAR
       1  _A_TWBR
       1  _A_TWCR
       1  _A_TWDR
       1  _A_TWSR
       2  _A_UBRR0
       2  _A_UBRR1
       1  _A_UCSR0A
       1  _A_UCSR0B
       1  _A_UCSR0C
       1  _A_UCSR1A
       1  _A_UCSR1B
       1  _A_UCSR1C
       1  _A_UDR0
       1  _A_UDR1
       1  _A_WDTCR
       1  _A_XMCRA
       1  _A_XMCRB
     158  main
       7  -- Other

 
 151 bytes in segment ABSOLUTE
 158 bytes in segment CODE
   7 bytes in segment INITTAB
   8 bytes in segment NEAR_Z
 
 158 bytes of CODE memory (+   7 bytes shared)
   8 bytes of DATA memory (+ 151 bytes shared)

Errors: none
Warnings: none
