\begin{frame}{MSI extensions}
\begin{itemize}
\item real cache coherency protocols sometimes more complex:
\vspace{.5cm}
\item separate tracking modifications from whether other caches have copy
\item send values directly between caches (maybe skip write to memory)
\item send messages only to cores which might care (no shared bus)
\end{itemize}
\end{frame}
