#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Sep 16 19:27:51 2025
# Process ID         : 2208
# Current directory  : C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.runs/synth_1
# Command line       : vivado.exe -log fp_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fp_adder.tcl
# Log file           : C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.runs/synth_1/fp_adder.vds
# Journal file       : C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.runs/synth_1\vivado.jou
# Running On         : HAKMCHN
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 4600H with Radeon Graphics         
# CPU Frequency      : 2994 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16505 MB
# Swap memory        : 5368 MB
# Total Virtual      : 21874 MB
# Available Virtual  : 10085 MB
#-----------------------------------------------------------
source fp_adder.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 496.285 ; gain = 212.449
Command: synth_design -top fp_adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14196
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.402 ; gain = 500.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fp_adder' [C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.srcs/sources_1/new/fp_adder.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fp_sorter' [C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.srcs/sources_1/new/fp_sorter.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'fp_sorter' (0#1) [C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.srcs/sources_1/new/fp_sorter.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fp_aligment' [C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.srcs/sources_1/new/fp_aligment.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'fp_aligment' (0#1) [C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.srcs/sources_1/new/fp_aligment.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fp_sum_significands' [C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.srcs/sources_1/new/fp_sum_significands.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'fp_sum_significands' (0#1) [C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.srcs/sources_1/new/fp_sum_significands.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fp_normalize' [C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.srcs/sources_1/new/fp_normalize.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fp_leading_zeros' [C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.srcs/sources_1/new/fp_leading_zeros.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fp_leading_zeros' (0#1) [C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.srcs/sources_1/new/fp_leading_zeros.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fp_normalize' (0#1) [C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.srcs/sources_1/new/fp_normalize.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'fp_adder' (0#1) [C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.srcs/sources_1/new/fp_adder.sv:5]
WARNING: [Synth 8-7129] Port number[0] in module fp_leading_zeros is either unconnected or has no load
WARNING: [Synth 8-7129] Port bign[exp][3] in module fp_sum_significands is either unconnected or has no load
WARNING: [Synth 8-7129] Port bign[exp][2] in module fp_sum_significands is either unconnected or has no load
WARNING: [Synth 8-7129] Port bign[exp][1] in module fp_sum_significands is either unconnected or has no load
WARNING: [Synth 8-7129] Port bign[exp][0] in module fp_sum_significands is either unconnected or has no load
WARNING: [Synth 8-7129] Port smalln[exp][3] in module fp_sum_significands is either unconnected or has no load
WARNING: [Synth 8-7129] Port smalln[exp][2] in module fp_sum_significands is either unconnected or has no load
WARNING: [Synth 8-7129] Port smalln[exp][1] in module fp_sum_significands is either unconnected or has no load
WARNING: [Synth 8-7129] Port smalln[exp][0] in module fp_sum_significands is either unconnected or has no load
WARNING: [Synth 8-7129] Port bign[sign] in module fp_aligment is either unconnected or has no load
WARNING: [Synth 8-7129] Port bign[frac][7] in module fp_aligment is either unconnected or has no load
WARNING: [Synth 8-7129] Port bign[frac][6] in module fp_aligment is either unconnected or has no load
WARNING: [Synth 8-7129] Port bign[frac][5] in module fp_aligment is either unconnected or has no load
WARNING: [Synth 8-7129] Port bign[frac][4] in module fp_aligment is either unconnected or has no load
WARNING: [Synth 8-7129] Port bign[frac][3] in module fp_aligment is either unconnected or has no load
WARNING: [Synth 8-7129] Port bign[frac][2] in module fp_aligment is either unconnected or has no load
WARNING: [Synth 8-7129] Port bign[frac][1] in module fp_aligment is either unconnected or has no load
WARNING: [Synth 8-7129] Port bign[frac][0] in module fp_aligment is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1108.375 ; gain = 607.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1108.375 ; gain = 607.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1108.375 ; gain = 607.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1108.375 ; gain = 607.125
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    9 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1321.984 ; gain = 820.734
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1321.984 ; gain = 820.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1321.984 ; gain = 820.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1521.191 ; gain = 1019.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1521.191 ; gain = 1019.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1521.191 ; gain = 1019.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1521.191 ; gain = 1019.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1521.191 ; gain = 1019.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1521.191 ; gain = 1019.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT2   |     5|
|3     |LUT3   |    19|
|4     |LUT4   |    17|
|5     |LUT5   |    20|
|6     |LUT6   |    33|
|7     |MUXF7  |     1|
|8     |IBUF   |    26|
|9     |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------------------+------+
|      |Instance           |Module              |Cells |
+------+-------------------+--------------------+------+
|1     |top                |                    |   139|
|2     |  sort             |fp_sorter           |    86|
|3     |  sum_significands |fp_sum_significands |    14|
+------+-------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1521.191 ; gain = 1019.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1521.191 ; gain = 1019.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1521.191 ; gain = 1019.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1537.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1649.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fb03b3cb
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1649.289 ; gain = 1153.004
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1649.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thisi/Documents/School/Semestre2026-1/SistemasAvanzados/vivado/floating_point_adder/floating_point_adder.runs/synth_1/fp_adder.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fp_adder_utilization_synth.rpt -pb fp_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 16 19:28:35 2025...
