{
  "board_settings": {},
  "net classes": {},
  "net routes": {
    "0": {
      "name": "",
      "class": "TODO",
      "pads": [],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "1": {
      "name": "GND",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [131.0, 97.5]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad 4": {
            "abs_pos": [154.5, 93.12]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad 5": {
            "abs_pos": [162.12, 93.12]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad 4": {
            "abs_pos": [143.0, 104.62]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad 5": {
            "abs_pos": [150.62, 104.62]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [183.0, 89.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [172.5, 97.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 3": {
            "abs_pos": [185.08, 76.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 3": {
            "abs_pos": [177.08, 111.5]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 4": {
            "abs_pos": [136.0, 88.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [131.0, 106.5]
          }
        },
        {
          "LED_THT:LED_D3.0mm pad 1": {
            "abs_pos": [149.0, 84.5]
          }
        },
        {
          "LED_THT:LED_D3.0mm pad 1": {
            "abs_pos": [149, 78]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 2": {
            "abs_pos": [159.5, 82.0]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 2": {
            "abs_pos": [155.5, 93.5]
          }
        },
        {
          "Capacitor_THT:CP_Radial_D5.0mm_P2.00mm pad 2": {
            "abs_pos": [192.5, 99.5]
          }
        },
        {
          "Capacitor_THT:CP_Radial_D5.0mm_P2.00mm pad 2": {
            "abs_pos": [192.5, 105.5]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 2": {
            "abs_pos": [167, 82]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 2": {
            "abs_pos": [148.5, 93.5]
          }
        },
        {
          "Capacitor_THT:CP_Radial_D5.0mm_P2.00mm pad 2": {
            "abs_pos": [140.0, 93.5]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "2": {
      "name": "+12V",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [128.5, 97.5]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad 8": {
            "abs_pos": [162.12, 85.5]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad 1": {
            "abs_pos": [154.5, 85.5]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad 8": {
            "abs_pos": [150.62, 97.0]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad 1": {
            "abs_pos": [143, 97]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [138.0, 84.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [182.0, 80.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [164.0, 97.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 3": {
            "abs_pos": [173.58, 76.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 3": {
            "abs_pos": [165.58, 111.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [128.5, 106.5]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 1": {
            "abs_pos": [154.5, 82.0]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 1": {
            "abs_pos": [150.5, 93.5]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 1": {
            "abs_pos": [162, 82]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 1": {
            "abs_pos": [143.5, 93.5]
          }
        },
        {
          "Capacitor_THT:CP_Radial_D5.0mm_P2.00mm pad 1": {
            "abs_pos": [138.0, 93.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [130.5, 97.5],
            "end": [131.54, 98.54],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [143.5, 96.5],
            "end": [143, 97],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [143.5, 93.5],
            "end": [143.5, 96.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [143.5, 93.5],
            "end": [150.5, 93.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [150.5, 96.88],
            "end": [150.62, 97],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [150.5, 93.5],
            "end": [150.5, 96.88],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [155, 111.08],
            "end": [155.42, 111.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [155, 106.5],
            "end": [155, 111.08],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [149.5, 106.5],
            "end": [155, 106.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [148.5, 105.5],
            "end": [149.5, 106.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [148.5, 99],
            "end": [148.5, 105.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [150.62, 97],
            "end": [150.5, 97],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [150.5, 97],
            "end": [148.5, 99],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [154.5, 82],
            "end": [154.5, 85.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [170, 86.5],
            "end": [173, 89.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [163.12, 86.5],
            "end": [170, 86.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [162.12, 85.5],
            "end": [163.12, 86.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [175.5, 77.92],
            "end": [173.58, 76],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [175.5, 87],
            "end": [175.5, 77.92],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [173, 89.5],
            "end": [175.5, 87],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [131.5, 97.5],
            "end": [128.5, 97.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [131.5, 98.5],
            "end": [131.5, 97.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [131.5, 105],
            "end": [131.5, 98.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [130, 106.5],
            "end": [131.5, 105],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [128.5, 106.5],
            "end": [130, 106.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [162, 82],
            "end": [154.5, 82],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [162.12, 82.12],
            "end": [162, 82],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [162.12, 85.5],
            "end": [162.12, 82.12],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [153.5, 82],
            "end": [154.5, 82],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [152.5, 83],
            "end": [153.5, 82],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [152.5, 92.5],
            "end": [152.5, 83],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [151.5, 93.5],
            "end": [152.5, 92.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [150.5, 93.5],
            "end": [151.5, 93.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [138, 93.5],
            "end": [138, 84.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [131.5, 97.5],
            "end": [135.5, 93.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [135.5, 93.5],
            "end": [143.5, 93.5],
            "width": 1,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "3": {
      "name": "Net-(C4-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Inductor_THT:L_Radial_D10.0mm_P5.00mm_Neosid_SD12_style3 pad 2": {
            "abs_pos": [183.5, 109.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [190.5, 90.5]
          }
        },
        {
          "Capacitor_THT:CP_Radial_D5.0mm_P2.00mm pad 1": {
            "abs_pos": [190.5, 105.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [187.5, 105.5],
            "end": [190.5, 105.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [183.5, 109.5],
            "end": [187.5, 105.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [191.5, 90.5],
            "end": [190.5, 90.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [193, 92],
            "end": [191.5, 90.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [193, 104.05],
            "end": [193, 92],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [190.5, 105.5],
            "end": [191.55, 105.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [191.55, 105.5],
            "end": [193, 104.05],
            "width": 1,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "4": {
      "name": "Net-(C5-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Inductor_THT:L_Radial_D10.0mm_P5.00mm_Neosid_SD12_style3 pad 2": {
            "abs_pos": [183.5, 98.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [193.0, 90.5]
          }
        },
        {
          "Capacitor_THT:CP_Radial_D5.0mm_P2.00mm pad 1": {
            "abs_pos": [190.5, 99.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [190.5, 99.5],
            "end": [190.5, 93],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [185, 99.5],
            "end": [190.5, 99.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [183.5, 98],
            "end": [185, 99.5],
            "width": 1,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "5": {
      "name": "Net-(D1-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [152.0, 84.5]
          }
        },
        {
          "LED_THT:LED_D3.0mm pad 2": {
            "abs_pos": [151.54, 78.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [143.04, 75.46],
            "end": [143, 75.5],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [149, 75.46],
            "end": [143.04, 75.46],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "6": {
      "name": "Net-(D2-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [147.0, 84.5]
          }
        },
        {
          "LED_THT:LED_D3.0mm pad 2": {
            "abs_pos": [151.54, 84.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [144.46, 81.96],
            "end": [149, 81.96],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [138, 75.5],
            "end": [144.46, 81.96],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "7": {
      "name": "IN2",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm pad 2": {
            "abs_pos": [154.5, 88.04]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 2": {
            "abs_pos": [131.0, 88.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [154.02, 88.04],
            "end": [154.5, 88.04],
            "width": 0.5,
            "layer": "B.Cu"
          },
          {
            "start": [151.56, 90.5],
            "end": [154.02, 88.04],
            "width": 0.5,
            "layer": "B.Cu"
          },
          {
            "start": [129.5, 86],
            "end": [134, 90.5],
            "width": 0.5,
            "layer": "B.Cu"
          },
          {
            "start": [134, 90.5],
            "end": [151.56, 90.5],
            "width": 0.5,
            "layer": "B.Cu"
          },
          {
            "start": [128.5, 86],
            "end": [129.5, 86],
            "width": 0.5,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "8": {
      "name": "IN1",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm pad 2": {
            "abs_pos": [143.0, 99.54]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 1": {
            "abs_pos": [128.5, 88.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [128.5, 89],
            "end": [128.5, 88.5],
            "width": 0.5,
            "layer": "B.Cu"
          },
          {
            "start": [130.5, 91],
            "end": [128.5, 89],
            "width": 0.5,
            "layer": "B.Cu"
          },
          {
            "start": [135, 99.5],
            "end": [130.5, 95],
            "width": 0.5,
            "layer": "B.Cu"
          },
          {
            "start": [130.5, 95],
            "end": [130.5, 91],
            "width": 0.5,
            "layer": "B.Cu"
          },
          {
            "start": [142.96, 99.5],
            "end": [135, 99.5],
            "width": 0.5,
            "layer": "B.Cu"
          },
          {
            "start": [143, 99.54],
            "end": [142.96, 99.5],
            "width": 0.5,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "9": {
      "name": "+5V",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [143.0, 84.5]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 3": {
            "abs_pos": [133.5, 88.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [129, 83],
            "end": [128.5, 83.5],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [141.5, 83],
            "end": [129, 83],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [143, 84.5],
            "end": [141.5, 83],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "10": {
      "name": "Net-(L1-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 2": {
            "abs_pos": [174.54, 111.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 2": {
            "abs_pos": [163.04, 111.5]
          }
        },
        {
          "Inductor_THT:L_Radial_D10.0mm_P5.00mm_Neosid_SD12_style3 pad 1": {
            "abs_pos": [178.5, 109.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [169.5, 113],
            "end": [170.54, 114.04],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [169.5, 113],
            "end": [168.46, 114.04],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [178.5, 109.75],
            "end": [178.5, 109.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [170.5, 114],
            "end": [174.75, 114],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [157.96, 113.21],
            "end": [158.75, 114],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [157.96, 111.5],
            "end": [157.96, 113.21],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [178.5, 110.25],
            "end": [178.125, 110.625],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [178.5, 109.5],
            "end": [178.5, 110.25],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [174.75, 114],
            "end": [178.125, 110.625],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [169.46, 113.96],
            "end": [169.5, 114],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [169.46, 111.5],
            "end": [169.46, 113.96],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [169.5, 114],
            "end": [170.5, 114],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [158.75, 114],
            "end": [169.5, 114],
            "width": 1,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "11": {
      "name": "Net-(L2-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 2": {
            "abs_pos": [182.54, 76.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 2": {
            "abs_pos": [171.04, 76.0]
          }
        },
        {
          "Inductor_THT:L_Radial_D10.0mm_P5.00mm_Neosid_SD12_style3 pad 1": {
            "abs_pos": [178.5, 98.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [182.46, 74.54],
            "end": [183.5, 73.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [182.54, 74.54],
            "end": [181.5, 73.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [182.54, 76],
            "end": [182.54, 74.04],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [171.04, 75.46],
            "end": [171.04, 76],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [173, 73.5],
            "end": [171.04, 75.46],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [186, 73.5],
            "end": [173, 73.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [187.5, 75],
            "end": [186, 73.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [187.5, 89],
            "end": [187.5, 75],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [178.5, 98],
            "end": [187.5, 89],
            "width": 1,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "12": {
      "name": "Net-(Q1-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [170.0, 97.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [155.0, 97.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 1": {
            "abs_pos": [160.5, 111.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [155, 100.5],
            "end": [161, 106.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [155, 97.5],
            "end": [155, 100.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [161, 111],
            "end": [160.5, 111.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [161, 106.5],
            "end": [161, 111],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "13": {
      "name": "Net-(Q2-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [177.0, 89.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [173.0, 80.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 1": {
            "abs_pos": [168.5, 76.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [173, 80.5],
            "end": [168, 80.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [168, 76.5],
            "end": [168.5, 76],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [168, 80.5],
            "end": [168, 76.5],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "14": {
      "name": "Net-(Q3-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [181.5, 97.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [175.5, 97.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 1": {
            "abs_pos": [172.0, 111.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [166.5, 106.5],
            "end": [172.5, 106.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [172.5, 111],
            "end": [172, 111.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [172.5, 106.5],
            "end": [172.5, 111],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "15": {
      "name": "Net-(Q4-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [192.0, 89.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [187.0, 89.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 1": {
            "abs_pos": [180, 76]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [183, 80.5],
            "end": [178, 80.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [178, 78],
            "end": [178, 80.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [180, 76],
            "end": [178, 78],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "16": {
      "name": "Net-(R3-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm pad 7": {
            "abs_pos": [150.62, 99.54]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad 6": {
            "abs_pos": [150.62, 102.08]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [166.5, 97.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [161.0, 97.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [150.62, 102.08],
            "end": [150.62, 99.54],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [159, 95.5],
            "end": [161, 97.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [154.5, 95.5],
            "end": [159, 95.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [150.62, 99.54],
            "end": [150.62, 99.38],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [150.62, 99.38],
            "end": [154.5, 95.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [161, 97.5],
            "end": [166.5, 97.5],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "17": {
      "name": "Net-(R4-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm pad 7": {
            "abs_pos": [162.12, 88.04]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad 6": {
            "abs_pos": [162.12, 90.58]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [178.0, 89.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [168.0, 89.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [162.12, 90.58],
            "end": [162.12, 88.04],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [176, 91.5],
            "end": [178, 89.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [170, 91.5],
            "end": [176, 91.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [168, 89.5],
            "end": [170, 91.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [165.5, 89.5],
            "end": [168, 89.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [164.42, 90.58],
            "end": [165.5, 89.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [162.12, 90.58],
            "end": [164.42, 90.58],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "18": {
      "name": "Net-(U1-Pad3)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm pad 3": {
            "abs_pos": [143.0, 102.08]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "19": {
      "name": "Net-(U2-Pad3)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm pad 3": {
            "abs_pos": [154.5, 90.58]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    }
  },
  "errors": [
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [127.5, 113]": "pad 1 np_thru_hole circle at [0, 0] has error 735: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [127.5, 74.5]": "pad 1 np_thru_hole circle at [0, 0] has error 754: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [191.5, 74.5]": "pad 1 np_thru_hole circle at [0, 0] has error 773: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [191.5, 113]": "pad 1 np_thru_hole circle at [0, 0] has error 792: key \"net\" not found"
    }
  ]
}