.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000100
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000010001
000001011000110010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000001110000000010
000000001000000000

.io_tile 7 0
000000000000000010
000100000000010000
000000000000000000
000000000000000001
000001010000100010
000000001000010000
001000000000000100
000000000000000000
000001111000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000100
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000010000000000000
000001010000000000
000000000000100010
000000000000010000
000001011000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101001000111100001000000000
000000000000000000000010010000100000111100000000000000
000000000000000001000000000000001000010100000000000000
000000000000001001100010010111000000101000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000001011000000000000100000000000000000000000
000000000000001111000011110000000001000000001000000000
000000000000000011000111000000001110000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000001011100000010111100000000000001000000000
000000000000001011100011010000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000010000000000000000001101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001001000010100000001100000000000000000000
000000000000000101000010100000000001000000001000000000
000000000000000101000010010000001100000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001101000000000000000000

.logic_tile 3 19
000000000000001000000010100111101001010100000100000000
000000000000001111000110110111101110001000000001010000
001000000000000000000011100000000000000000000000000000
100000000000000000000110010000000000000000000000000000
110000000001000000000000000001101100101000000000000000
010000000110100000000000000001110000111100000000000000
000000000000000000000000000001011001101001110000000000
000000000000000000000000000000011110101001110000000000
000000000010000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001101000000001111001000000000000000000000
000000000000001011100000001011011001000000010000000000
010000000000001001000000010000000000000000000000000000
100000000000001001000010000000000000000000000000000000

.logic_tile 4 19
000001000000100000000110000101000001000000001000000000
000000000000000000000000000000101111000000000000001000
000000000000001001100000000101000000000000001000000000
000000000000000001000000000000101100000000000000000000
000000000000000111000010000111000001000000001000000000
000000000000000000000010000000101100000000000000000000
000000000000000000000000000111001110000011111000000000
000000000000000000000000000000101001000011110000000000
000000000100000011100000010111111101000011111000000000
000010000000000000100011000000001000000011110000000000
000000000000000001000110100111101011000011111000000000
000000000000001111000010110000001000000011110000000000
000000000000000111000010100111100001000000001000000000
000000000000000000100110110000101101000000000000000000
000000000000000101000111010011000001000000001000000000
000000000000001101100110100000101101000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000001000000000
000000000000100000000011110000001001000000000000001000
000000000000000000000000010001100000000000001000000000
000000000010001111000010000000000000000000000000000000
000000100000000000000110100011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100011100101000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000000011100000001101000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111001111000011111000000000
000000000000000001000011100000101001000011110000000000
000000000000000000000110000111111010000011111000000000
000000000000000000000000000000111111000011110000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000010011100000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111000111100001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000011100111100001000000001000000000
000000000000000001000000000000001101000000000000000000
000000000000000011100110100011101101000011111000000000
000000000000001001000000000000111001000011110000000000
000000000000001101100011100101101111000011111000000000
000000000000000101000010000000101101000011110000000000

.logic_tile 8 19
000000000100000000000110000001100001000000001000000000
000000100000000000000000000000001011000000000000001000
000000000000000111000110100001100001000000001000000000
000000000000000000000011110000101010000000000000000000
000000000000100111000000000101000000000000001000000000
000000000000011111100000000000001100000000000000000000
000000000000001111000011110101101010000011111000000000
000000000000001011100110100000001001000011110000000000
000000001000000011100000000111101101000011111000000000
000000100000000111000000000000001100000011110000000000
000000000000001000000000000111111111000011111000000000
000000000000000001000000000000011111000011110000000000
000000000000000001000010000101100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000001100111000111000001000000001000000000
000000000000000001000010000000101001000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000111000011100001000000000000001000000000
000000000000000000000010000000001100000000000000001000
000000000000001000000110010111000001000000001000000000
000000000000000001000010000000001010000000000000000000
000000000000000000000110010101001000000011111000000000
000000000000001001000010000000111001000011110000000000
000000000000000001100000000101001100000011111000000000
000000000000001011000000000000111010000011110000000000
000000000000001111000010100111001101000011111000000000
000000000000001011100010100000011000000011110000000000
000000000000000101000111000101111101000011111000000000
000000000000000101000010100000001101000011110000000000
000000000000000011100011100011011101000011111000000000
000000000000001111000100000000001001000011110000000000
000000000000000000000000000111011101000011111000000000
000000000000000000000000000000111001000011110000000000

.logic_tile 2 20
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
001000000000000000000000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000101000000000000100000000001001000000100
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000011100000000001000000001000000000
000000000000000000000010110000001011000000000000001000
001101001110000000000000000001100000000000001000000000
100000100000001101000000000000000000000000000000000000
010000000000000000000011100111001000010100001110100001
010000000000000000000000001101100000000001011010100001
000001000000000000000010110000001000000100101110100001
000010100000000000000110001001001101001000011010100101
000000000000000000000110000111101000010100001110000000
000000000000000000000000001101000000000001011010100101
000000000000000000000000000111101000010100001110000010
000000000000000000000000001001000000000001011010100001
000000000000000000000000010101101000010100001110000000
000000000000000000000010001101100000000001011001100011
010000000000001001100110000111101000010100001110000110
100000000000000001000000001001100000000001011000100011

.logic_tile 4 20
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000010000000000000000000000000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001010000000000000000000
000000000001010000000000000101100000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000001000000000000000000000000001010000000000000000000

.logic_tile 5 20
000000000000000000000000000111011010000011111000000000
000001000000000000000000000000000000000011110000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000001001000100000000111100000000000000000001000000000
000010000000010000000100000000001011000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000100001010000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000000000000000000001000000000
000000001000000001000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000101011110000011111000000000
000000000000000000000000000000000000000011110000010000
000010100000010000000000000111000000000000001000000000
000001000010100000000000000000100000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000001000000000000001111000000000000000000
000000100000000000000000000111000000000000001000000000
000000001100000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000001100001001000000000000111000000000000001000000000
000010000000000011000000000000100000000000000000000000

.logic_tile 8 20
000000000000001000000000000111000000000000001000000000
000000001010000101000000000000001000000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000001000000000000000000000111100000000000001000000000
000010000000000000000000000000100000000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000100001000000000000001111000000000000000000
000000000000000000000011100111100000000000001000000000
000010100001000000000000000000100000000000000000000000

.logic_tile 9 20
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000010000000111000001000000001000000000
000010100010000000000000000000101011000000000000000000
000000000000000000000000000111101000001100111000000000
000000001100000000000000000000000000110011000011000001
000000000000000000000000000011001001001100111010000000
000000000000000000000010010000101101110011000000000100
000010000000000101000000010011101000001100111000000100
000001000000000000000011010000001101110011000001000000
000000000000000101000010100011001000001100111010000100
000001000000000000000000000000101111110011000010000000
000010100001010000000010100011001000001100111010000000
000001000000100000000010100000001101110011000011000000
000000101000000000000000000000001000111100001010000100
000000000010000101000010100000000000111100000010100100

.logic_tile 10 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000110001101111010100000110100000000
110000000000000000000000001111101011111000110000000001
000000000000001000000000010000011101001100110000000000
000000000000001011000010001111001111110011000000000000
000000000000000000000000000000000000000000000100000100
000000000000001101000000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110110000001111001100110000000000
000000000000000000000110000000011100110011000000000000
010000000000000000000110110000000000000000000000000000
100000000000000000000011000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000011000010110000001110000000000000000000
000000000000000000000010100011000000000000001000000000
000000000000001101000100000000100000000000000000000000
000000000000001101000010100000000000000000001000000000
000000000000000011100100000000001110000000000000000000
000000000000000101000000000000001000111100001000000000
000000000000000000100010110000000000111100000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000001000000000000111111100000011111000000000
000000000000000001000000000000011000000011110000010000
000000000000000000000000000111001100000011111000000000
000000000000000000000000000000101100000011110000000000
000000000000000000000000000000000000000000001000000000
000000000100000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000000001100000000000000000000000001000000000
000001000000000101000000000000001110000000000000000000
000000000000000000000110100111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000111000000000000000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000111000000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000001000010000101101001001100111000000000
000000000000000001000000000000101101110011000000000000
000000000000000000000000000101101000001100111000000100
000000000000000000000010000000001000110011000000000000
000000000000000000000010000011001001001100111000000000
000000000000000000000000000000101101110011000000000000
000000000000000000000010000011101000001100111000000000
000000000000000001000010000000101111110011000000000000
000000000000000001000000000001001000001100111000000100
000000000000000000000000000000001110110011000000000000

.logic_tile 3 21
000000000000000000000000011111001000010100000100100001
000000000000000000000010001001000000000001011011010001
001000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
010000000001010000000000001101100000111111110000000000
010000000110000000000000001011100000010110100000000000
000000000001010000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001111100001000000000100000011
000000000100000000000000001101001001001111001010100011
000010100000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
010000000000011000000000000101111000111110100100000001
100000000000000001000000000000110000111110101010100011

.logic_tile 4 21
000000000000100000000000000111100000000000001000000000
000000000001010000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000001110000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000011100000100000000000000111100000000000001000000000
000010100001010000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001111000000000000000000

.logic_tile 5 21
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000100000000000000101000000000000001000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001110000000000000000000001010000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000101100000000000001000000000
000000001010000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000001000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001000000000000000101100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 8 21
000000000000000000000000000111000000000000001000000000
000000000111000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000110000000000000000111000000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000001000000100000000000010111000000000000001000000000
000010000000010000000011010000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001110000000000000000000001111000000000000000000

.logic_tile 9 21
000000000000000001100000010101011010000011111000000000
000000000000000000000010010000001111000011110000001100
000000000000001000000111100011001000000011111000000000
000000000000001111000000000000011000000011110000000100
000000000001011000000110010001100001000000001000000000
000000000000100001000011110000101101000000000000000000
000000000111001000000110010101001110000011111000000000
000000000000101001000011110000101011000011110000000100
000000000000001001000010000011000001000000001000000000
000000000000000111100100000000001100000000000000000000
000000000000001000000000010111100000000000001000000000
000000000000011011000010100000101101000000000000000000
000000000000000101000111100111111111000011111000000000
000000000000000000000100000000101000000011110000000001
000000000000000101000011110101111111000011111000000000
000000000000000101000010000000101011000011110000000100

.logic_tile 10 21
000000000100000111000000001001000001001111000000000100
000000000100000000100010011101001111101111010000000001
001000000000000001000010000101011011101000010100000000
100000000000000000100100000111011100010110110010000010
010000000000000111000000001101111101111101000100000000
010000000000000000100000001011111011110100001000000001
000000000000000000000110001101101110101100000100000000
000000000000000000000111111001111000111100100000000001
000000000000001000000010000111111011101001010100000001
000010000000001011000100000011011011100101011000000000
000000000001011011100110110101111101110000110100000001
000000000000101011100011010001101111110100011000000000
000000000000000000000110111111011000111001010110000100
000000000000000101000010101101101010101001000010000101
010000000001011101100011110111111010101000010100000000
100000000000100101000010100001011101101001111000000100

.logic_tile 11 21
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000001000000000010011000000000000001000000000
000000000000000101000010100000101000000000000000000000
000000000000000111000110110001001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000101100110100101001000001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000010001001001001100111000000000
000000000000000000000010010000001000110011000000000000
000000000000001000000000000101101000001100111000000000
000000000000001001000000000000101000110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000001010000000000000101001000001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000011000000000000001000000000
000000001010000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000001010101100000000011000000000000001000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 2 22
000010100000011000000010100011101001001100111000000000
000000000000000111000010100000101011110011000000010000
000000000000001000000000000000001000111100001000000000
000000000000000011000010100000000000111100000000000001
000000000001001000000000000000000001000110000000000001
000000000000000001000000000001001000001001000010000000
000000000000000101000111110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111100000000111001011100010000000000001
000000000000010000000000001111001001001000100000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000010001001001100100010000000000000
000000000000000001000000000101101110001000100000000000
000000000000000000000011101111101000101000000000000000
000000000000000000000100001101110000000010100000000100

.logic_tile 3 22
000000000001000000000010100001000000000000001000000000
000000000000100000000100000000100000000000000000001000
000000000000000000000000010111111000000011111000000000
000000000000000101000011010000001100000011110000000001
000000000001011000000000010101011100000011111000000000
000000000000000011000010000000100000000011110000000001
000000000000001000000000000111111000000011111000000000
000000000000000001000000000000011101000011110000000100
000000100000010001100110010101101011000011111000000001
000001001010000000000011010000001110000011110000000000
000000000000001001000010000011000000000000001000000000
000000000000001011000100000000101111000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000011110000101100000000000000000000
000000000000000111000000000111100001000000001000000000
000000000000000000100000000000001101000000000000000000

.logic_tile 4 22
000000000000100000000000000011000000000000001000000000
000000000001000000000000000000100000000000000000010000
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000101100000000000000000011000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001100000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000001110000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001101000000000000000000

.logic_tile 5 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000010000
000000000000000000000000000001100000000000001000000000
000000000001000000000011110000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000100000000000000001100000000000001000000000
000000000000010000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000011100001000000000000001000000000
000000000000000000000100000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000001000000000000000000000001000000000000001000000000
000000001010000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001010000000000000001000000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 8 22
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001001000000000000000000000001000000001000000000
000000000000100000000000000000001011000000000000000000
000000100000000000000011110101100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000010000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 9 22
000000000000000001100110000101011110000011111000000000
000000000000000000000100000000011010000011110000010100
000000000000100000000000000000011110000011111000000000
000000000001000000000000000000011000000011110000000001
000000000000001111100000000000001000111100001000000000
000000000000000001100000000000000000111100000000100000
000000000000000000000011111000011010001100110000000001
000000000000000000000110011101011001110011000001000000
000000000010000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000010101100110110111111111000100000000000100
000001000000100000000010100011101111000000000000000000

.logic_tile 10 22
000000000000000000000000000101100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000000101000000000101011000001100111000000000
000000000000000101000010100000110000110011000000000000
000000000000001101000010100101001001001100111010000000
000000000000000111000000000000001000110011000000000000
000000000000000000000010100101101000001100111010000000
000000000000000000000010100000100000110011000000000000
000000100000000000000000000001101000001100111000000001
000001000000010000000000000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000001000000000000000000000000001000111100001000000000
000010100000000000000000000000000000111100000000000000

.logic_tile 11 22
000010100000000000000000000011001001001100110000000000
000000000000000000000000000000001010110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000001100000000001000000000000001000000000
000000000000000000100000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001010000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 2 23
000010100000000001100000000000000000000000001000000000
000000000000000000100000000000001111000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000001001000011110000101000000000000000000000
000000000000000000000110010101000000000000001000000000
000000000000000000000110010000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000010100111100001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000110100111100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000101000000000001100001000000001000000000
000000000000000000000010010000101101000000000000000000

.logic_tile 3 23
000000000000000000000111100001000000000000001000000000
000000000000000000000100000000101010000000000000010000
000000000000000000000000000011101001011100000000100000
000000000000000000000000001101101110111100000000000000
000000000001100001000000000101111010100000000000000000
000000001011110000100010000011011101000000000000000100
000000000000000000000010000000011010000011110000000000
000000000000000001000010000000010000000011110000000000
000000100000000001000000000000000000000000000000000000
000001000000000001000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010111001100101000000000000000
000000000000000000000010000000100000101000000000000010
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 4 23
000001001110100000000000001000001001001000000000000000
000010100001010000000000000011001011000100000000010100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000011100111001001000011100000000000
000000000000000000000100000101101111000011110000010100
000000000000001111100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000001000000011001011001100010000000000000
000000000010000000000011010001101010001000100001000000
000000000000010000000010000011101111001000100000000000
000000000000100000000010010011101101100010000010000000
000000000000000001000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000010100000000000000110001011011100000000000000000000
000000000000000001000000000111111110000000010000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000011101001000011100000000000
000000000000000000000010111001001101000011110001010000
000000000000000011100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000111000000010001101110100010100000000000
000000000000000000000010000101101110010100010000000000
000000000000001111100000001111111100100000000010000000
000000000000101011000000000001001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000011101101111110011110000000000
000000000000000101100011000101001001000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 23
000000000000001000000011100111001000010100000000000000
000000001010001111000100000101000000000000000001010000
000000000000000111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000100111000010010101001101100000000000000000
000010100000010000000011101101111011000000000001000000
000000100000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001001011000100010000000000000
000000000000000000000000000101101000000100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001010000011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000101000000000010000000000000000001000000000
000000000001011011000011010000001000000000000000001000
000000000000000000000000010001000000000000001000000000
000000000000010000000011010000100000000000000000000000
000000000000000000000110010111100000000000001000000000
000000000000000000000110010000000000000000000000000000
000001000000000001100000010001100000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000000000000000011101011000011111000000000
000000000000000000000000000000111100000011110000000010
000000000000001000000111000101101011000011111000000000
000000000000000001000100000000011101000011110000000010
000000001100000000000000000011100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000001000111000111100001000000001000000000
000000000000000001000100000000101011000000000000000000

.logic_tile 10 23
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000001000000000000000000000000011010000011001000000000
000000000000000000000000000000001010000011000001000000
000000000000000001000010000101101000001100111000000000
000000000000000001000000000000000000110011000000000010
000000000100100011100000010000001001001100111000000000
000000000000000111000011000000001101110011000000000010
000001000000000000000000000000001000001100111000000000
000000100000000000000000000000001010110011000000100000
000001000000000001000010000000001001001100111000000000
000000100000000000000000000000001011110011000000000010
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000100000
000010100000000000000000000000001001001100111000000000
000001000000000000000000000000001100110011000000100000

.logic_tile 11 23
000000000000000000000111010111000000000000001000000000
000000000000000000000010000000100000000000000000001000
000000000000001111000011100011000000000000001000000000
000000000000000001000100000000100000000000000000000000
000000000000000000000111100011011000000011111000000000
000000000000000000000100000000001001000011110000000000
000000000000000011100111010111011010000011111000000000
000000000000010000100110000000110000000011110000000000
000000001110000111000000010011011001000011111000000000
000000000000000000000011100000011000000011110000000000
000000000000000000000110000111101010000011111000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000110000101101000000011111000000000
000000000000000000000011110000110000000011110000000000
000000000000000001100000000000011011000011111000000000
000000000000000000010000000000001101000011110000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000001000111100001000000000
000000000000000001000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000001001100110000000000
000000000000000000000010001111001011110011000000100000

.logic_tile 2 24
000000000000001000000111010111000000000000001000000000
000000000000000101000110000000000000000000000000010000
000000000000000011100000010001001000000000000000000000
000000000000001001000011000011001111001000000000000000
000000000000000001000011100011011100100000000000000000
000000000000000000000010010101111111000000000000000000
000000000000000000000110101011011011110011000000000000
000000000000000000000010010001111110000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000001000110000001101001011111110000000000
000000000000000000100000001001111100110111110000000000
000000000000000000000110000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000000001001101010001000100000000000
000000000000001001000000001101011011010001000000000000

.logic_tile 3 24
000010000000000000000010100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000001100000010111000000000000001000000000
000000000000000000000011010000101101000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000110000001100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000001000010010000000000000000001000000000
000000001010000000000010110000001010000000000000000000
000000000000000001000011110111001101000011111000000000
000000000000000000000110110000111000000011110000100000
000000100000000000000111000111101100000011111000000000
000001000000000000000100000000101111000011110000100000
000000000000000000000000010101111101000011111000000000
000000000000000000000010000000111101000011110000000010

.logic_tile 4 24
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000001100000000000000000101100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000010100111100001000000001000000000
000000000000000001100100000000101010000000000000000000
000000000100000000000111000000000000000000001000000000
000000000000000000000010000000001110000000000000000000
000000000000000011100111000111000000000000001000000000
000000000000000000100100000000100000000000000000000000
000000001100000011100111000011100000000000001000000000
000010000000010000100100000000000000000000000000000000
000000000000000011100111000101100001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 5 24
000000000000000000000000010000000000000000001000000000
000000000000000000000011110000001001000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000001111000000000000001011000000000000000000
000000000000000000000000010101100000000000001000000000
000000001000000000000011100000100000000000000000000000
000000000000001000000000010000001000111100001000000000
000000000000001011000011110000001011111100000000000000
000000000000000000000000001101101000011100000000000000
000000000000000000000000000111001111010100000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000010100101011010100000000000000000
000000000000000000000110011001101011000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000111100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001100100000000000000000
000000000110000000000000001101111001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000101000000000000001000000000
000000000000000111000000000000000000000000000000010000
001000000001010000000000000000000000000000001000000000
100000000000000000000011100000001101000000000000000000
110000000000001001100000001101101000011100000000000000
010000000000001011100000001001101010111100000000100000
000000001110000000000000010001000000010110100100000000
000000000000000000000010100000000000010110100000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000001001111000100000000
000000000000000000000010000000001111001111000000000000

.logic_tile 10 24
000000000000000000000110100001101000001100110000100000
000000000000000000000000000000000000110011000000010000
001000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000001111000000000000
000000000000001101000000000011001111000110000000100000
000000000000000000000000010001011110000001010100000000
000000000000000000000011000000100000000001010000100000
010000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000101011010000011111000000000
000000000000000000000000000000010000000011110000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000001000000001000000000
000000000000000001000011110000001100000000000000001000
001000000000000000000000000111100001000000001000000000
100000000000000000000000000000001111000000000000000000
010000000000000000000000000111100001000000001000000000
010000000000000000000010010000101101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111100000000000001000000000
000001000000000000000000000000101000000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000101000010100000001011000000000000000000
000000000000010000000000000111101000111100001000000000
000000000000000000000000000000100000111100000010000000
010000000000000101000000000000001000000011110100000000
100000000000000000000010000000000000000011111000100000

.logic_tile 3 25
000000000000011000000111010000011010000011111000000000
000000000000000001000110000000011000000011110000010010
000000000000001000000000000000001000111100001000000000
000000000000001011000000000000000000111100000000000000
000000000000000000000000001000011100000000100000100000
000000000000000000000000000101011100000000010000000000
000000000000000011100110010101101111010000000000000001
000000000000000000000011000000101100010000000000000000
000000000000011000000000000000000000000000000000000000
000000001010001101000000000000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000001100000000000000000000000000000000000
000001000100000000100000000000000000000000000000000000
000000000000000000000000001001011000000000000000000000
000000000000000000000000001101101001001000000000000000

.logic_tile 4 25
000000000000000000000110000011000001000000001000000000
000000000000000000000110010000001111000000000000010000
001000000000001000000110000000000000000000001000000000
100000000000001001000000000000001101000000000000000000
000000000000000000000110010000001000111100001000100000
000000000000000000000111100000000000111100000000000000
000000000000000011100000000001000000010110100000000000
000000000000000000100010110000100000010110100000000001
000000000000000011100111000101101011000000010000000101
000000000000000000000000001101111100000000000000000000
000000000000001000000000000001111010111101010010000000
000000000000000111000000000000000000111101010000000000
000000000100000000000000001001000001111111110000000000
000000000100010000000000000101101100011111100000000100
010000000001001000000010001000000001110110110110000000
100000000000100001000000001001001110111001111001000011

.logic_tile 5 25
000000000000000000000000000000000001000000001000000000
000000001100000111000000000000001011000000000000001000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000000000011100111100000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000110110001000001000000001000000000
000000000000000000000011110000001111000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000000001000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001100000000000000000000
000010000000000000000000000101000000000000001000000000
000001000000000001000010000000101010000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000010000000000000000011100101100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000010
000000000000000000000011100101101000001100111000000000
000000000000000000000000000000101101110011000000000010
000000100000000101000010100011101001001100111000000000
000001000000000000000000000000001011110011000000100000
000000000000000101000010100101101001001100111000000000
000000000000000000000010100000101110110011000000100000
000000000000000000000000000001101001001100111000000000
000000000000000000000010100000101101110011000000100000
000000000000000000000000000101101000111100001000000001
000000000000000101000000000000100000111100000000100000

.logic_tile 8 25
000010100000000101000010100011000000000000001000000000
000000000000000000100110010000000000000000000000001000
000000000000000000000010100011001000001100111000000000
000000000000000000000100000000010000110011000000000001
000000000000000000000000000001001000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000001101100000000000001011110011000000000000
000000000000001001000000000001101000001100111000000000
000000000000000011100000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000

.logic_tile 9 25
000000000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000010100000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000100000000000000000001000000010110100010000000
000000000000000000000000000000000000010110100000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000011011000010100000100000000
000000000000000000000000000000110000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000111100000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000111000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111110101001110000011111000000000
000000000000000000000110000000111110000011110000000000
000000000000000011100111110000011100000011111000000000
000000000000000000100010000000011101000011110000000000
000000000000000101000110000011011111000011111000000000
000000000000000000100000000000001100000011110000000000
000000000000001001100000000000011011000011111000000000
000000000000000001000010000000011100000011110000000000
000000000000000101000000000101111000000011111000000000
000000000000000000100010000000100000000011110000000000
000000000000000000000110000111111010000011111000000000
000000000000000001000000000000100000000011110000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000010001101010000011111000100000
000000000000001111000011100000101100000011110000001000
000000000001011000000011110001000001000000001000000000
000000000000101111000111100000101110000000000000000000
000000000000001111100000000101111110101010101000000000
000000000000001111100011110101001101010101010000000000
000000000000001000000000000001100000000000001000000000
000000000000000111000011110000101111000000000000000000
000000010000001000000110110011000000000000001000000000
000000010010000001000010000000101000000000000000000000
000000010000001101100000010011100000000000001000000000
000000010000000101000010100000001011000000000000000000
000000010000000000000000010011100001000000001000000000
000000011000000000000010100000001000000000000000000000
000000010000000000000000000011100001000000001000000000
000000010000001111000000000000101011000000000000000000

.logic_tile 2 26
000000100001000000000000000101000000000000001000000000
000001000000000000000000000000000000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100000000010000000001000110011001000000000
000000000010000001000000000000001100110011000000000000
000000000000000000000000000111001000101010101000000000
000000000000000000000000000000000000101010100000000000
000000010000000001000000000000001001110011001000000000
000000010000000001000000000000001110110011000000000000
000000010000000000000000000111101000101010101000000000
000000010000000000000000000000100000101010100000000000
000000010000000001000010000000001000110011001000000000
000000010000000000100100000000001011110011000000000000
000000010000000001000010000000001000110011001000000000
000000010000000000100100000000001100110011000000000000

.logic_tile 3 26
000010100000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001000000110001111011010010100001110100000
100000000000001001000100000101010000000001011011000011
000010000000000000000110001000001000000100101110000000
000000000100000000000000000001001101001000011011100011
000000001100001000000110011101001000010100001110000001
000000000000001001000110000101100000000001011001000011
000010110000010000000000011000001001000100101110000000
000000010000000000000010000001001100001000011000000111
000010010000001000000000001111101000010100001110000000
000001010000000001000000000101000000000001011000100011
000010110001000001100000001101101000010100001100000000
000000010000000000000000000001100000000001011011100111
010000010000000001100110001111101000010100001110000001
100000010000000000000000000101100000000001011000100110

.logic_tile 4 26
000000100000000000000111100101100000000000001000000000
000001000000000000000100000000000000000000000000001000
001000000000000101100110110000000001000000001000000000
100000000000000111000010100000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000001110101000000000000000000001000000001000000000
000000000001010101000000000000001001000000000000000000
000000010000000101000000000001000000000000001000000000
000000010000001101100000000000101100000000000000000000
000000010000000000000000000000000000000000001000000000
000000011100000000000000000000001100000000000000000000
000000011100000000000000000001001000111100001000000000
000000010000000000000000000000100000111100000000000010
010000010000000000000000000000001000000011110100000010
010000010000000000000000000000000000000011110000000000

.logic_tile 5 26
000010000000000000000000000101000001000000001000000000
000001000000000000000000000000101011000000000000010000
001000000000001101000111100000000000000000001000000000
100000000000001111100100000000001111000000000000000000
000000000000000000000010110000001000111100001000000000
000000000000100000000111110000000000111100000000000100
000000000001000000000111000011111100000010100000000000
000000000000000001000100000000010000000010100000000000
000010010000001000000000001000000000100000010000000000
000001010000000111000011111111001101010000100000000000
000000010011110000000000010000000000000000000000000000
000000010010111111000011110000000000000000000000000000
000000010000001000000000000001111000111111110100000000
000000010010001111000010001101101100111101110010000110
010000010001010000000110000000000001101111010000000000
010000010000100000000100000111001010011111100010000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000100000000000000000000000000000
000000011100010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000010000000000000000000000000000
000001010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000001100010101101101001000000000000100000
000000000000000000000000000101101110000100000000010000
000000000000000000000010110101011101100010000000000000
000000001110000101000010001101111011000100010000000000
000000000000000000000010000111111010001000100000000000
000000000000000111000010100011101110010001000000000000
000000000000000101000010000000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000010000000000000000011101011111100010000000000000
000000010000000101000011001101001010000100010000000000
000000010000101101000010001011011110001111110010000000
000010110001000001000010000011111111111111110000000000
000000010000000101100111011001011100100010000000000000
000000011000000000000110000001111111000100010000000000
000000010000000101000110001011111000100000000000000000
000000011100000101000010001001011000000000000000000000

.logic_tile 8 26
000000001000000000000010100101101000001100110000000000
000000000000000000000010100000100000110011000000010000
001000000001010000000010100001011100110001110110100010
100000001000100101000010101011111111110000010001000100
010000000000000000000011101001001100100000110110000011
110000000000000000000000001011111111111000110000000000
000000000000000101000000011011111010111001010100000010
000000000000000000000010000011101101010110001000000001
000001010000000000000010101001101101101001010110000000
000010010000000101000000001111111101011010101010000000
000000011000000101100000000001111101110001110110000011
000000011100000000000010001011111111110000011000000000
000000010000001000000110111111001100100000110100000010
000000010000000001000010101011011100111000110010000001
010001010000001000000110111001111100101001010100000011
100010010000000101000010100111011101010110011010000000

.logic_tile 9 26
000000000000000001100000010000000001000000001000000000
000000000000000000000010100000001100000000000000001000
000000000000010101100110100011000000000010101010100011
000000000000100000000000000000001000000001010011000110
000000000000000101100110100001001000001100111000000000
000000001010000000000000000000001010110011000000000000
000000000000101000000000000001001000001100111000000000
000000000000010101000000000000101000110011000000000000
000000010000000000000000000001101000001100111000000000
000000010000001101000000000000101110110011000000000000
000000010000000000000000000101001000001100111000000000
000000010000001101000000000000101000110011000000000000
000000010000000001100000000001101000001100111000000000
000000010000000000000000000000001110110011000000000000
000000010000000000000000000111001001001100111000000000
000000010000000000000000000000001010110011000000000000

.logic_tile 10 26
000010000001010000000000000000011110000011111000000000
000001000000100000000000000000001100000011110000010000
000000000000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001011000000000000000000000000000000000000000
000000010000100001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000001000000000000001100000000000001000000000
000000000000000111000000000000101000000000000000010000
000000000000000000000110000011000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000100000000000000000010111001100000011111000000000
000000000000000000000011100000100000000011110000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000010
000000010000001101100000000000000000000000000000000000
000000010000100101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000101000000000000001000110011001000000000
000000000000000000100010000000001001110011000000010000
000000000000000000000010100000001000111100001000000000
000000000000000000000100000000000000111100000000000000
000000000000000000000000000101000000010110100000000000
000000000110000000000010110000100000010110100000000000
000000000000000101000000001000000000010110100000000000
000000000000000000100010111101000000101001010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011010000011110000000000
000000010000000000000000000000000000000011110000000000
000000010000000000000000000001100000010110100000000000
000000010000000000000000000000100000010110100000000000
000000010000000000000000000000000000001111000000000000
000000010000000000000000000000001000001111000000000000

.logic_tile 3 27
000000000000000000000000011101001000010100001100100001
000000000000000000000010001011000000000001011011010010
001000000000000000000000000101001000000101000110100001
100000000000000000000000000000001110000101001011000010
000001000000001001100000000111111100000000000000000000
000010100000000001000000001011101100001000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001111000000011111111100000000000000000000
000000010000001011000011011101011001000000100000000101
000000010000001111000010000000000000000000000000000000
000000010000000011000111110000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000001000011000000000000000000000000000000
010000010000001000000011110111111100000000100000000000
100000010000001011000011001111101100000000000000000000

.logic_tile 4 27
000001000000100000000110000000000001000000001000000000
000000100001000000000000000000001111000000000000001000
000000000000001000000000000111001100000011111010000000
000000000000000001000000000000010000000011110000000001
000000001110000000000000010101001100000011111010000000
000000000000000000000010000000111111000011110000000001
000000000000000001100000000000011100000011111000000000
000000000000000000000000000000001001000011110010000001
000000010000000000000110010000011101000011111000000100
000000010000000000000110010000001000000011110010000001
000000010000001001100110010101111100000011111000000000
000000010000001001100110010000010000000011110010000001
000000010000000001100111100111111100000011111000000001
000000010000000000000000000000110000000011110010000000
000000010000000000000010110000000001000000001000000000
000000010000000101000010000000001110000000000000000000

.logic_tile 5 27
000000000001010111100000010001111111001000000000000000
000000000000100000100010001101001011000000000000000000
000000000000000111100000001001011110100000010000000000
000000000000000101000000001101111011110000100000000000
000000000000001000000010101001011001000000000000000000
000000000000000001000010001101001000000000010000000100
000000000000001001000111100101111111100011110000000000
000000000110000011000010111011001010000011110000000000
000000110000000000000010000000001110000011000000000000
000001010000001111000011100000001101000011000000000000
000000010000000111000000001111000000101001010000000000
000010010000000000000000000011000000000000000000000000
000000010000000001100011100101001111000000010000000000
000000010000000111000111110011011000000000000000000010
000000010000001101000110000011001111010000000000000000
000000010000000001100000001111011110000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000

.logic_tile 7 27
000000000000000111100011100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000111000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000001000000000
000010100001010000000000000000001111000000000000000000
000000000000000111000000010111100000000000001000000000
000000000000000000100011110000000000000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000000000000101111000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000111100101100000000000001000000000
000010110000000000000100000000101011000000000000000000
000000010000000111100111100000000001000000001000000000
000000010000000000100100000000001000000000000000000000

.logic_tile 8 27
000000000000000101000000001011011010101001010100100000
000000000000001101000010101001111111010110010000000100
001000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000001001100110100000000000000000000000000000
110000000000000001100100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000110000000000000010000000000000000000100100000000
000000010000000000000000000000001000000000000000000010
000000010000000000000000000001001010001100110000000000
000000010000000000000000000001100000110011000000100000
000000010000000000000110100101101010001100110000000000
000000010000000000000000000000001010110011000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000001001100000010111101000001100110000000000
000000000000000111100010000000101010110011000000010000
001000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000010000000000101000110001000000001010000100100000000
000000000000000000000000001111001101100000010000000000
000000000000000000000000000011011100010100000100000000
000000000000000000000000000000100000010100000000000000
000000110000000000000000010001001110000011010000000000
000001011010010000000011100000011001000011010000000000
000000010000010000000000000000000000000000000000000000
000000010000000111000010000000000000000000000000000000
000000010000000000000000000111100000011111100001000000
000000010000000000000011101101001000010110100010000000
010000010000001000000010010000000000000000000000000000
010000010000000001000010010000000000000000000000000000

.logic_tile 10 27
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
001000000000000000000000000000011100001100111100000000
100000000000000000000000000000011100110011000010000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000101
000000000000000001100000010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000010000000001100000000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010001010000000110000101101000001100111100000000
000000010000100000000010100000000000110011000000000000
000000010000000000000000010101101000001100111100000000
000000010000000000000010000000100000110011000000000000
110000010000001000000000000000001001001100111100000000
000000010000010001000000000000001101110011000000000000

.logic_tile 11 27
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100001111010000010000000000000
000000000000000000000000001011011001000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000111000000000000001000000000
000000000000000111000011100000000000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000000000011110000101100000000000000000000
000000000000000000000000000111101001001100111000000001
000000000000000000000000000000101001110011000000000000
000000000000000000000000000011001001001100111010000000
000000000000000000000011110000001011110011000000000000
000000000000000001000000000011101001001100111000000000
000000000000001111100000000000101001110011000000000000
000000000000000000000010000001001001001100111000000000
000000000000000000000010000000001011110011000000000000
000000000000001000000000000101101000001100111000000000
000000000000000111000000000000101001110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000010000000101011110011000000100000

.logic_tile 2 28
000000000000000000000111100111100000000000001000000000
000000000000010000000111110000000000000000000000001000
001000000000001101000000000101111100110011001100000000
100000000000000111000010100000101001001100110000000001
010000000000000000000010100101001001110011001100000000
010000000000000000000010100000101000001100110000000000
000000000000000000000010100011001000110011001100000000
000000000000000000000010110000101001001100110000000001
000000000000000000000000010101101001110011001100000000
000000000000000000000011010000101000001100110000000000
000000000000001000000000000001101001110011001100000000
000000000000001011000000000000001000001100110000000000
000000000000000000000000000001001000110011001100000000
000000000000000000000000000000101011001100110000000000
000000000000001000000000000001101000110011001100000000
000000000000001011000000000000101001001100110000000000

.logic_tile 3 28
000000000000000000000010100000000000000000001000000000
000000000000000000000110110000001101000000000000001000
000001000000000101000000000011100000000000001000000000
000000100000001101100000000000000000000000000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000000000000010100000001000001100111000000000
000000000000000000000100000000001110110011000000000100
000000000000000000000000010000001000001100111000000000
000000000000000000000011010000001001110011000000000000
000000000000101000000000000001101000001100111000000000
000000000001010011000000000000000000110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000001011000000000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 4 28
000001000000000111000111000000000001000000001000000000
000010100000000000000100000000001110000000000000010000
000000000000000011100111000000001000111100001000000000
000000000000000000100011100000000000111100000010000000
000000000000100000000011100001101110000000000000000000
000000000001010000000000001101001110100000000000000000
000000000000000111000111010011011010000000000000000000
000000000000000000000110000111111100000000010000000000
000000000000000001100110001001011001110000000000000000
000000000000000000100010000011101001100000010000000000
000000000000000000000110001011111001110100010000000000
000000000000000001000000001101011110010000100000000000
000000001110001001100000000011011100101000000000000000
000000000000001001100000000000110000101000000000000000
000000000000001101100000000101011011001000000000000000
000000000000100001000000000001101001000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000110000000000111100000000001000000001000000000
000000000000000000000100000000001110000000000000000000
000000001100001000000000000011100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000100000000000000000011001000011111010000000
000000000001010000000000000000011100000011110000000000
000000000000001001100000000111111010000011111010000100
000010100000000001100000000000000000000011110000000000
000000000000000000000110000000001000111100001000000000
000000000000000000000100000000000000111100000000000000
000000000000001001100000010000000000001111000000000000
000000000000001001000010010000001010001111000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000111100000000001001000000100000000000000
000000000000000000100000000101001011000000000000010100
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000101011100111100000000000000000000000000000
000000000001001001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001110000000000000000000000000000000000000000
000001000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000001100000010110100000000100
000000000000000000000000000101000000000000000000100000

.logic_tile 8 28
000000000000000001100111010001011010000011111000100001
000000000000000000000011010000101100000011110000001000
000000000000001111100111110001111010000011111000100001
000000000000000011100110000000001000000011110000000000
000000000000001000000010000101000000000000001000000000
000000000000001111000110000000001001000000000000000000
000000000000000111000000010111001011000011111000000000
000000000000000101000011110000111000000011110000000000
000000000001011001000000010001111111000011111000000000
000000000000100001000011010000101100000011110000000000
000000000000001000000000010111111101000011111000000000
000000000000000001000011000000011011000011110000000000
000000000000001000000110000011001111000011111000000000
000000000000001011000000000000001001000011110000000000
000000000000001001100110000111101100000011111000000000
000000000000000011000000000000111011000011110000000000

.logic_tile 9 28
000000000000000000000000000000001111100000000000000000
000010100000010000000011111101011110010000000000000001
001000000000000000000110010000011010000011110100000000
100000000010000000000010010000010000000011110000000010
010000000000000000000110010000011110100000000000000000
010000000000000000000011100111011100010000000000000000
000010000000001001100010001011011100100000000000000000
000000001000001111100000001011101110000000000000000000
000000000000001101000000010111101010000100000000000000
000000000000000101000010100011111110000000000000000000
000000000000001000000110100101111001001000000000000000
000000000000000101000000000011011010000000000000000000
000000000000000101100000011001111100000000000000000000
000000000000000101000010000011111101000001000000000000
000000000100000001100000011001111010000010000000000000
000000001010000000000010100101101100000000000000000000

.logic_tile 10 28
000000000000000001100110000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000001000000000010101101000001100111100000000
000000001000000001000010000000000000110011000000000000
000000000000000001100000000000001001001100111100000001
000000000000000000000000000000001100110011000000000000
000000000000000000000000000111101000001100111100000000
000000001000000000000000000000100000110011000000000000
110000000000000000000110010111101000001100111100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000001011110000000000000000
100000000000000000000000000000011011110000000001000100
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001101001111000001000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000010101101001001100111010000000
000000000000000000000011100000001011110011000000010000
000000000000000000000000000001001000101000010010000000
000000000000000101000010101101101110010010100000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000101000111000000011010101000010000000000
000000000000001111000100001101001110010100100010000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000001100000100000010010000000
000000000000000000000000000111001011110000110000000000
000001000000000000000000001101001110101001010000000000
000010100000001111000000001001100000101000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000001001001100010100001101000110011001100000000
000000000000000001000010100000001111001100110000010000
001000000000001111000010100111001000001100110100000000
100000000000000001000010100001100000110011000000000000
010000000000000000000011110011101110000000000000000000
110001000000000000000010000111011101000000100000000000
000000000000000101000000000111111001000000000000000000
000000000000000101000000001101101111000100000010000000
000000000000100000000110111111101101000000000000000000
000000000001000000000010100111011100000000100000000000
000000000000001101000000000001011001100000000000000000
000000000000000101000000000001011001000000000000000000
000000000000000101100010000101100000010110100000000000
000000000000100000000010100000000000010110100000000000
000000000000000101100110110001011011100000000000000000
000000000000000101000010101001101010000000000000000000

.logic_tile 3 29
000000000000000101000000010000001001001100111000000000
000000000000001101100011100000001101110011000000010000
001001000000000111100000000101001000111001010100100000
100000000000000000100010111111001000010110111001000000
110000000000000001100000000001011010101001010110100000
110000000000001101000000001001000000111110101000000000
000000000000000101000010100001100001101001010110100001
000000000000000101000010100101101000111001110000000000
000000000000001000000000000001011111111100010110000000
000000000000001111000000000000011010111100011000100000
000000000000001000000000011011100000101001010110000000
000000000000000111000010001101001000111001111000100000
000000001010001111100010110001001110101000010110000000
000000000000000001000011110011001000111000100000100000
010000000000000000000000000111011010101000010100000000
100000000000000000000011110001011010110100010010100010

.logic_tile 4 29
000000000000000000000000000101000000000000001000000000
000000000000000000000011100000000000000000000000001000
000000000000001001100000000111000000000000001000000000
000000000000001001100000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000111000010100000001010000000000000000000
000000000000001001000000000001100001000000001000000000
000000000000000011000000000000001111000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000001000000000000001001000000000000000000
000000000000000000000111001011101000011100000000000001
000000001110000001000111110101001011111100000000100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011011100000100000000000000
000000000000000000000010001011011100000000000000000000

.logic_tile 5 29
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000011100111000101000001000000001000000000
000000000000000101000111100000101011000000000000000000
000000000000000111000111000101100001000000001000000000
000000000000000000000100000000101010000000000000000000
000000000000000011100010100001100001000000001000000000
000000000000000000100011100000101001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001011000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000001100110000101000000000000001000000000
000000000000000000100100000000000000000000000000001000
000000000000001001100110000000000000000000001000000000
000000000000001001100100000000001000000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000011110000000000000000001000000000
000000000000001011000010010000001001000000000000000000
000001000000000000000000000111000001000000001000000000
000010100000000000000000000000101000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000010000000101011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 8 29
000000000000000101000010100111011010000011111000000000
000000000000000000100100000000011011000011110000010000
000000001000000000000000000101011010000011111000000000
000000000000001101000000000000010000000011110000000000
000000000000000001100111100000001000111100001000100000
000000000000000000000110110000000000111100000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000100110110000000000000000000000000000
000000000000000000000000001001001011100000000000000000
000000000000000000000000000111111000000000000000000000
000000000000000000000000000101111011000100000000000000
000000000000000000000000000001101011000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000010000101100000010110100100000000
110000000000000000000000000000000000010110100000100000
000000000001001000000000000000000000000000000000000000
000000000110101101000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111111010001000000000000100
000000000000000000000000000001111100000000000011100100
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 10 29
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000001000000000000000001000001100111100000000
100000000000000001000000000000001000110011000000000000
000010100000000000000110000111001000001100111100000000
000001000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000001100110010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000010000001001001100111100000000
000000000000000001000010000000001101110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111011000010000000000000
000000000000000000000000001101011010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000001100101000000000100000
000000000000000000000000000111000000010100000000000011
001000000000000000000000000000000000101001010000000000
100000000000000000000000000011000000010110100010000000
000000000000000000000000000000000000000000000110000001
000000000000000000000000000111000000000010000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000010101000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000001100000000000010101001001010000001010000000000
000000000000000000000000001111110000000011110000000000
001000000000000000000000010101111010011111110000000000
100000000000000000000010001111101101111111110000000000
010000000000000000000111111000000000000000000100000000
110000000000000101000111111001000000000010000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010010000001010000011110000000000
000000000000000000000010100000000000000011110000100000
000000000000000101100010001000000000010110100000000000
000000000000000000000000001011000000101001010000100000
000000000000000000000000010000001110000011110000000000
000001000000000000000010000000010000000011110000100000
000000000000000000000110001000001100001100110000000000
000000000000000000000000000011010000110011000000000000

.logic_tile 3 30
000000000000000000000110001000011010000001010000000000
000000000000001001000000000111000000000010100000000000
001000000000000001100000010000011110000011000000000000
100000000000000000000011010000001101000011000000000000
110000000000001001100000000101011100101001010110100100
110000000000000101000000000011010000111101010000000000
000000000000000000000000010111111000010100000000000000
000000000000000001000011001011010000010110100000000000
000000000000001000000110010000001000111100010100000000
000000000000000001000110000011011000111100100000100100
000000000000000001000110000101001101001101000100000000
000000000000000000000000000000001000001101000000100110
000000000000000000000110100011101101001101000000000000
000000000000000000000000000000011110001101000000000000
010000000000000101100000001000001101001100110000000000
100000000000000000000000000001011011110011000000000000

.logic_tile 4 30
000000000000000000000000000011000000111001110000000000
000000000000000000000010010000001101111001110000000001
001000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000001111100101000000000000000
010000000000000000000000000000010000101000000000000000
000000000000000000000010100101101100101101010000000000
000000000000000000000000000011111111010110100000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000110111101100001111001110100000000
000000000000000000000010111011101000101001011001000100
000010001110000000000000011000000000010110100000000000
000001000000000000000010001011000000101001010010000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000111000000000000000000000000001000000000
000000000000000000000011100000001001000000000000010000
000000000000001000000111100000001000111100001000000000
000000000000000111000100000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011000000001000000000000
000000000000000000000000001001001000000010000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000001000000000000000000000000000001000000000
000000000000001001000000000000001000000000000000010000
000000000000001000000000000101000000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100000001101101001011100000000000000
000000000000000000100000000001101010111100000001000000
000000000000000001100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000111000011101100001100111000000000
000000000000000000000000000000010000110011000000000010
000000000000000000000000010001101001001100111000100000
000000000000000000000011000000101101110011000000000000
000000000000000000000000000000001001001100111000100000
000000001010000000000000000000001111110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000011000000100000110011000000100000
000000000000000000000000010000001000001100111000000000
000000000000000011000010110000001011110011000000100000
000000000000000000000000010111101000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000001000000000000000001000111100001000000000
000000000000001101000011000000000000111100000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010111000000000000001000000000
000000000000000001000011000000101101000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000111000000010000000000000000001000000000
000010101100000111000011010000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000110000000000111000011000000000000001000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100000

.logic_tile 10 30
000000000000000011100010110111001000001100110100000000
000000000000000000000010000000000000110011000000010000
001000000000000111000111101011001011101001010000000000
100000000000000000000100001001101100110110100001000000
000000000000000011100010000101001000000010100000000000
000000000000000001100010100000110000000010100000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000001111001000100000000000000000
000000000000000000000000000001111000000000000000000000
000000000000001000000110000001101010000000000000000000
000000000000000001000000001001001111000000100000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 8 31
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000001010000000010
000000001000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000001110000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000010110000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001001111000000000
000000001000000000
000000000000000000
000100000000000000
100000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000001100
000000001000001000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000010010
000001010000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000011010000000001
000000000000001110
000000000000111000
001000000000000100
000000000000001000
000010000000000000
000011110000000000
000010000000100010
000011110000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000001111000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
001000000000000000
000000000000000000
000000000000000010
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 6 P1B9$SB_IO_OUT_$glb_clk
.sym 7 rst_$glb_sr
.sym 9 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_O_$glb_sr
.sym 3974 vga.count_h[0]
.sym 3976 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 4087 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 4088 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 4089 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 4090 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 4091 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 4092 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 4196 vga.count_h[1]
.sym 4202 vga.count_h[5]
.sym 4205 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 4312 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 4313 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 4348 vga.ball_pos_h[1]
.sym 4379 vga.count_h[6]
.sym 4380 vga.count_h[4]
.sym 4381 vga.count_h[7]
.sym 4422 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 4428 vga.count_h[8]
.sym 4433 vga.count_h[9]
.sym 4874 vga.count_h[3]
.sym 4876 vga.count_h[4]
.sym 4879 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 4882 vga.count_h[0]
.sym 4991 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[31]
.sym 4998 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 5088 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 5093 vga.count_h[5]
.sym 5098 vga.count_h[1]
.sym 5295 vga.count_h[9]
.sym 5302 vga.count_h[8]
.sym 5405 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 5407 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 5616 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 5617 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[11]
.sym 5663 vga.count_h[2]
.sym 5671 vga.ball_pos_h[1]
.sym 5685 vga.count_h[3]
.sym 5696 vga.ball_pos_h[2]
.sym 5705 vga.ball_pos_h[0]
.sym 5709 vga.count_h[6]
.sym 5712 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 5714 vga.ball_pos_h[5]
.sym 5716 vga.ball_pos_h[6]
.sym 5828 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 5829 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 5830 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 5831 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 5832 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 5833 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 5938 locked_SB_LUT4_I3_O
.sym 5940 $PACKER_VCC_NET
.sym 5943 vga.ball_motion_l
.sym 6053 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 6054 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 6056 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 6058 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 6059 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 6119 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 6121 vga.ball_pos_h[3]
.sym 6130 vga.ball_pos_h[0]
.sym 6280 locked_SB_LUT4_I3_O
.sym 6281 pll_PLL$nextnr_LOCK_lut_through_net
.sym 6282 rst
.sym 6344 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 6348 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 6350 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 6386 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 6388 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 6617 rst
.sym 9217 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[3]
.sym 9218 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 9381 $PACKER_VCC_NET
.sym 9508 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 9513 vga.blank_v
.sym 9529 vga.vs_out
.sym 9532 vga.count_h[3]
.sym 9534 vga.count_h[2]
.sym 9535 $PACKER_VCC_NET
.sym 9536 vga.blank_v
.sym 9549 vga.count_h[0]
.sym 9550 vga.count_h[2]
.sym 9551 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 9552 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 9554 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 9555 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 9556 vga.count_h[3]
.sym 9558 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 9559 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 9560 vga.ball_pos_h[1]
.sym 9561 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 9564 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9565 vga.count_h[6]
.sym 9566 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 9567 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 9568 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 9569 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 9570 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 9571 vga.count_h[5]
.sym 9572 vga.count_h[4]
.sym 9573 vga.count_h[1]
.sym 9575 vga.count_h[7]
.sym 9580 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9582 vga.count_h[0]
.sym 9583 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9586 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 9588 vga.count_h[1]
.sym 9589 vga.ball_pos_h[1]
.sym 9592 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 9594 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 9595 vga.count_h[2]
.sym 9596 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 9598 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 9600 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 9601 vga.count_h[3]
.sym 9602 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 9604 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[4]
.sym 9606 vga.count_h[4]
.sym 9607 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 9608 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 9610 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[5]
.sym 9612 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 9613 vga.count_h[5]
.sym 9614 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 9616 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[6]
.sym 9618 vga.count_h[6]
.sym 9619 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 9620 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 9622 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 9624 vga.count_h[7]
.sym 9625 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 9626 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 9656 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 9657 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 9658 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 9659 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 9660 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 9661 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 9666 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 9670 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 9672 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 9674 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 9679 rst
.sym 9690 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[7]
.sym 9695 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 9711 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 9712 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 9718 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 9720 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9722 vga.count_h[9]
.sym 9723 vga.count_h[8]
.sym 9727 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[8]
.sym 9729 vga.count_h[8]
.sym 9730 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 9731 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 9733 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[9]
.sym 9735 vga.count_h[9]
.sym 9736 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 9737 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 9739 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[10]
.sym 9742 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9745 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[11]
.sym 9747 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9751 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[12]
.sym 9754 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9757 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[13]
.sym 9759 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9763 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[14]
.sym 9766 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9769 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[15]
.sym 9771 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9801 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 9802 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9803 P1A9$SB_IO_OUT
.sym 9805 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9807 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 9808 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 9823 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 9829 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 9832 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 9835 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 9837 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[15]
.sym 9859 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9874 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[16]
.sym 9876 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9880 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[17]
.sym 9883 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9886 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[18]
.sym 9888 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9892 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[19]
.sym 9895 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9898 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[20]
.sym 9900 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9904 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[21]
.sym 9907 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9910 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[22]
.sym 9912 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9916 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[23]
.sym 9919 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 9964 $PACKER_VCC_NET
.sym 9967 $PACKER_VCC_NET
.sym 9979 vga.count_h[0]
.sym 9982 vga.ball_pos_h[2]
.sym 9984 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[23]
.sym 9990 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 10021 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[24]
.sym 10023 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 10027 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[25]
.sym 10030 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 10033 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[26]
.sym 10035 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 10039 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[27]
.sym 10042 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 10045 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[28]
.sym 10047 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 10051 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[29]
.sym 10054 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 10057 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[30]
.sym 10059 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 10063 $nextpnr_ICESTORM_LC_7$I3
.sym 10066 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 10096 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 10097 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 10098 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10100 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 10102 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 10120 vga.ball_pos_h[1]
.sym 10121 vga.blank_h
.sym 10122 vga.count_h[2]
.sym 10124 vga.count_h[3]
.sym 10131 $nextpnr_ICESTORM_LC_7$I3
.sym 10136 vga.ball_pos_h[1]
.sym 10150 $PACKER_VCC_NET
.sym 10166 vga.ball_pos_h[2]
.sym 10172 $nextpnr_ICESTORM_LC_7$I3
.sym 10211 vga.ball_pos_h[2]
.sym 10212 vga.ball_pos_h[1]
.sym 10213 $PACKER_VCC_NET
.sym 10248 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 10249 vga.blank_h
.sym 10262 $PACKER_VCC_NET
.sym 10263 $PACKER_VCC_NET
.sym 10271 rst
.sym 10272 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[11]
.sym 10391 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 10392 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 10393 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 10394 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 10395 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 10396 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 10402 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 10404 vga.count_h[0]
.sym 10430 vga.count_h[4]
.sym 10432 vga.count_h[1]
.sym 10434 vga.count_h[6]
.sym 10436 vga.count_h[3]
.sym 10437 vga.count_h[0]
.sym 10438 vga.ball_pos_h[0]
.sym 10439 vga.ball_pos_h[2]
.sym 10440 vga.count_h[5]
.sym 10442 vga.count_h[2]
.sym 10444 vga.count_h[7]
.sym 10446 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 10448 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 10449 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 10450 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 10451 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 10452 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 10456 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 10458 vga.ball_pos_h[1]
.sym 10462 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 10464 vga.count_h[0]
.sym 10465 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 10466 vga.ball_pos_h[0]
.sym 10468 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 10470 vga.count_h[1]
.sym 10471 vga.ball_pos_h[1]
.sym 10474 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 10475 vga.ball_pos_h[2]
.sym 10476 vga.count_h[2]
.sym 10477 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 10478 vga.ball_pos_h[1]
.sym 10480 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[4]
.sym 10482 vga.count_h[3]
.sym 10483 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 10486 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[5]
.sym 10488 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 10489 vga.count_h[4]
.sym 10492 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[6]
.sym 10494 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 10495 vga.count_h[5]
.sym 10498 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[7]
.sym 10500 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 10501 vga.count_h[6]
.sym 10504 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[8]
.sym 10506 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 10507 vga.count_h[7]
.sym 10536 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 10537 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 10538 rst_counter[7]
.sym 10539 rst_counter[3]
.sym 10541 rst_counter[4]
.sym 10542 rst_counter[2]
.sym 10543 rst_counter[8]
.sym 10548 vga.count_h[4]
.sym 10550 vga.count_h[1]
.sym 10552 vga.count_h[5]
.sym 10556 vga.count_h[7]
.sym 10557 vga.count_h[0]
.sym 10558 $PACKER_VCC_NET
.sym 10562 vga.ball_pos_h[7]
.sym 10563 vga.ball_pos_h[4]
.sym 10569 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10570 vga.ball_pos_h[2]
.sym 10572 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[8]
.sym 10577 vga.count_h[8]
.sym 10584 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 10587 vga.count_h[9]
.sym 10593 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 10594 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 10603 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 10609 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[9]
.sym 10611 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 10612 vga.count_h[8]
.sym 10615 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[10]
.sym 10617 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 10618 vga.count_h[9]
.sym 10621 $nextpnr_ICESTORM_LC_58$I3
.sym 10623 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 10625 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 10631 $nextpnr_ICESTORM_LC_58$I3
.sym 10684 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 10685 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10686 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10687 rst_counter_SB_LUT4_O_4_I3
.sym 10688 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10689 rst_counter_SB_LUT4_O_2_I3
.sym 10690 rst_counter_SB_LUT4_O_1_I3
.sym 10697 vga.count_h[9]
.sym 10703 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10705 vga.count_h[8]
.sym 10707 locked_SB_LUT4_I3_O
.sym 10711 rst
.sym 10714 locked_SB_LUT4_I3_O
.sym 10715 vga.ball_pos_h[1]
.sym 10716 rst_counter[1]
.sym 10718 rst_counter[6]
.sym 10724 vga.ball_pos_h[5]
.sym 10726 vga.ball_pos_h[6]
.sym 10730 $PACKER_VCC_NET
.sym 10738 $PACKER_VCC_NET
.sym 10740 vga.ball_pos_h[3]
.sym 10741 vga.ball_pos_h[1]
.sym 10746 vga.ball_pos_h[7]
.sym 10747 vga.ball_pos_h[4]
.sym 10748 vga.ball_pos_h[0]
.sym 10754 vga.ball_pos_h[2]
.sym 10756 $nextpnr_ICESTORM_LC_35$O
.sym 10758 vga.ball_pos_h[0]
.sym 10762 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 10764 $PACKER_VCC_NET
.sym 10765 vga.ball_pos_h[1]
.sym 10768 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 10770 vga.ball_pos_h[2]
.sym 10771 $PACKER_VCC_NET
.sym 10772 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 10774 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 10776 vga.ball_pos_h[3]
.sym 10777 $PACKER_VCC_NET
.sym 10778 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 10780 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 10782 vga.ball_pos_h[4]
.sym 10783 $PACKER_VCC_NET
.sym 10784 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 10786 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 10788 vga.ball_pos_h[5]
.sym 10789 $PACKER_VCC_NET
.sym 10790 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 10792 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 10794 $PACKER_VCC_NET
.sym 10795 vga.ball_pos_h[6]
.sym 10796 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 10798 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 10800 vga.ball_pos_h[7]
.sym 10801 $PACKER_VCC_NET
.sym 10802 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 10830 rst_counter_SB_LUT4_O_I3[2]
.sym 10831 rst_counter_SB_LUT4_O_I3[3]
.sym 10832 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10833 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 10834 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 10835 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 10836 rst_counter[5]
.sym 10837 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 10843 $PACKER_VCC_NET
.sym 10850 $PACKER_VCC_NET
.sym 10854 rst_counter[9]
.sym 10863 rst
.sym 10866 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 10873 vga.ball_pos_h[9]
.sym 10875 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 10877 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 10881 vga.ball_motion_l
.sym 10883 vga.ball_pos_h[8]
.sym 10884 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 10886 $PACKER_VCC_NET
.sym 10895 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10903 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 10905 vga.ball_pos_h[8]
.sym 10906 $PACKER_VCC_NET
.sym 10907 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 10910 vga.ball_motion_l
.sym 10911 vga.ball_pos_h[9]
.sym 10912 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10913 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 10922 vga.ball_motion_l
.sym 10924 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10925 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 10934 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10935 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 10936 vga.ball_motion_l
.sym 10940 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 10941 vga.ball_motion_l
.sym 10943 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10977 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 10978 rst_SB_DFF_Q_D[0]
.sym 10979 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[2]
.sym 10981 rst_counter[1]
.sym 10982 rst_counter[6]
.sym 10983 rst_counter[9]
.sym 10984 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 10989 vga.ball_pos_h[5]
.sym 10991 vga.ball_pos_h[9]
.sym 10993 vga.ball_pos_h[6]
.sym 10995 vga.ball_pos_h[8]
.sym 10997 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 11000 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 11009 locked_SB_LUT4_I3_O
.sym 11035 P1B10$SB_IO_OUT
.sym 11043 rst_SB_DFF_Q_D[0]
.sym 11051 rst_SB_DFF_Q_D[0]
.sym 11054 P1B10$SB_IO_OUT
.sym 11057 P1B10$SB_IO_OUT
.sym 11063 rst_SB_DFF_Q_D[0]
.sym 11098 P1B9$SB_IO_OUT_$glb_clk
.sym 11117 P1B10$SB_IO_OUT
.sym 11140 pll_PLL$nextnr_LOCK_lut_through_net
.sym 11142 rst
.sym 11144 locked_SB_LUT4_I3_O
.sym 11145 vga.ball_motion_l
.sym 11406 P1A9$SB_IO_OUT
.sym 11791 P1A9$SB_IO_OUT
.sym 11795 P1A9$SB_IO_OUT
.sym 12287 P1A9$SB_IO_OUT
.sym 12771 P1A9$SB_IO_OUT
.sym 13266 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 13267 P1A9$SB_IO_OUT
.sym 13390 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 13392 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 13394 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 13396 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 13412 $PACKER_VCC_NET
.sym 13420 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 13422 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 13423 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 13424 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 13426 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 13434 $nextpnr_ICESTORM_LC_40$O
.sym 13437 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 13440 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[1]
.sym 13442 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 13446 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[2]
.sym 13449 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 13452 $nextpnr_ICESTORM_LC_41$I3
.sym 13455 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 13458 $nextpnr_ICESTORM_LC_41$COUT
.sym 13460 $PACKER_VCC_NET
.sym 13462 $nextpnr_ICESTORM_LC_41$I3
.sym 13465 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 13468 $nextpnr_ICESTORM_LC_41$COUT
.sym 13484 vga.vs_out
.sym 13486 vga.vs_out_SB_DFFESR_Q_E
.sym 13487 vga.blank_v_SB_DFFESS_Q_D[2]
.sym 13490 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 13508 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 13509 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 13510 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 13512 vga.ball_pos_h[2]
.sym 13513 vga.ball_pos_h[5]
.sym 13514 vga.ball_pos_h[4]
.sym 13515 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 13516 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 13517 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 13518 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 13519 vga.ball_pos_h[6]
.sym 13541 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 13543 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 13545 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 13546 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 13547 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 13548 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 13549 $PACKER_VCC_NET
.sym 13552 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 13555 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 13557 $nextpnr_ICESTORM_LC_36$O
.sym 13560 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 13563 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 13565 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 13566 $PACKER_VCC_NET
.sym 13569 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 13571 $PACKER_VCC_NET
.sym 13572 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 13575 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 13577 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 13581 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[4]
.sym 13584 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 13587 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[5]
.sym 13590 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 13593 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[6]
.sym 13595 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 13599 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 13602 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 13609 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 13610 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 13611 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 13612 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 13613 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 13614 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 13620 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 13625 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 13626 rst
.sym 13632 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 13633 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 13634 $PACKER_VCC_NET
.sym 13635 vga.ball_pos_h[8]
.sym 13637 vga.ball_pos_h[1]
.sym 13638 vga.ball_pos_h[7]
.sym 13640 vga.ball_pos_h[3]
.sym 13643 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 13659 vga.blank_v_SB_DFFESS_Q_D[2]
.sym 13671 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 13672 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 13680 $nextpnr_ICESTORM_LC_37$I3
.sym 13682 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 13690 $nextpnr_ICESTORM_LC_37$I3
.sym 13718 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 13727 vga.blank_v_SB_DFFESS_Q_D[2]
.sym 13728 P1B9$SB_IO_OUT_$glb_clk
.sym 13729 rst_$glb_sr
.sym 13730 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 13732 vga.count_v_SB_DFFESS_Q_E
.sym 13734 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 13737 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 13745 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 13753 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 13756 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 13757 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 13758 vga.count_h[9]
.sym 13759 vga.count_h[6]
.sym 13761 vga.count_h[7]
.sym 13763 P1A9$SB_IO_OUT
.sym 13764 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 13771 $PACKER_VCC_NET
.sym 13783 vga.ball_pos_h[5]
.sym 13784 vga.ball_pos_h[2]
.sym 13786 vga.ball_pos_h[4]
.sym 13789 vga.ball_pos_h[6]
.sym 13794 $PACKER_VCC_NET
.sym 13795 vga.ball_pos_h[8]
.sym 13797 vga.ball_pos_h[1]
.sym 13798 vga.ball_pos_h[7]
.sym 13800 vga.ball_pos_h[3]
.sym 13803 $nextpnr_ICESTORM_LC_18$O
.sym 13805 vga.ball_pos_h[1]
.sym 13809 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 13811 vga.ball_pos_h[2]
.sym 13812 $PACKER_VCC_NET
.sym 13815 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 13817 $PACKER_VCC_NET
.sym 13818 vga.ball_pos_h[3]
.sym 13819 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 13821 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 13823 vga.ball_pos_h[4]
.sym 13824 $PACKER_VCC_NET
.sym 13825 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 13827 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 13829 vga.ball_pos_h[5]
.sym 13830 $PACKER_VCC_NET
.sym 13831 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 13833 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 13835 vga.ball_pos_h[6]
.sym 13836 $PACKER_VCC_NET
.sym 13837 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 13839 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 13841 $PACKER_VCC_NET
.sym 13842 vga.ball_pos_h[7]
.sym 13843 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 13845 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 13847 $PACKER_VCC_NET
.sym 13848 vga.ball_pos_h[8]
.sym 13849 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 13854 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 13855 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 13856 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 13857 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13870 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 13877 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13878 vga.count_h[4]
.sym 13883 vga.count_h[6]
.sym 13885 vga.count_h[7]
.sym 13887 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 13888 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 13889 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 13894 vga.blank_h
.sym 13896 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 13897 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 13898 vga.blank_v
.sym 13900 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 13902 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 13907 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 13908 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 13909 $PACKER_VCC_NET
.sym 13911 vga.count_h[4]
.sym 13917 vga.ball_pos_h[9]
.sym 13918 vga.count_h[9]
.sym 13919 vga.count_h[6]
.sym 13921 vga.count_h[7]
.sym 13925 vga.count_h[3]
.sym 13926 $nextpnr_ICESTORM_LC_19$I3
.sym 13928 vga.ball_pos_h[9]
.sym 13929 $PACKER_VCC_NET
.sym 13930 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 13936 $nextpnr_ICESTORM_LC_19$I3
.sym 13939 vga.blank_h
.sym 13941 vga.blank_v
.sym 13951 vga.count_h[7]
.sym 13952 vga.count_h[9]
.sym 13953 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 13954 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 13963 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 13964 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 13965 vga.count_h[6]
.sym 13966 vga.count_h[4]
.sym 13969 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 13970 vga.count_h[3]
.sym 13972 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 13977 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 13978 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13979 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 13982 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 13988 $PACKER_VCC_NET
.sym 13994 P1A9$SB_IO_OUT
.sym 13998 vga.blank_h
.sym 14000 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14002 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 14003 vga.ball_pos_h[9]
.sym 14004 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 14005 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14006 vga.ball_pos_h[4]
.sym 14007 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 14008 vga.ball_pos_h[2]
.sym 14009 vga.ball_pos_h[5]
.sym 14010 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 14011 vga.ball_pos_h[6]
.sym 14018 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 14021 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 14023 $PACKER_VCC_NET
.sym 14027 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 14028 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 14031 $PACKER_VCC_NET
.sym 14039 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14040 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 14044 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 14046 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 14047 $PACKER_VCC_NET
.sym 14049 $nextpnr_ICESTORM_LC_64$O
.sym 14052 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 14055 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 14057 $PACKER_VCC_NET
.sym 14058 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 14061 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 14063 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 14067 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 14069 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 14073 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[4]
.sym 14075 $PACKER_VCC_NET
.sym 14076 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 14079 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[5]
.sym 14081 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 14082 $PACKER_VCC_NET
.sym 14085 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[6]
.sym 14087 $PACKER_VCC_NET
.sym 14088 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14091 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[7]
.sym 14093 $PACKER_VCC_NET
.sym 14094 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 14104 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 14105 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14106 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 14118 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 14119 $PACKER_VCC_NET
.sym 14123 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 14124 vga.ball_pos_h[1]
.sym 14125 vga.ball_pos_h[7]
.sym 14126 vga.count_h[1]
.sym 14128 vga.ball_pos_h[1]
.sym 14130 vga.ball_pos_h[0]
.sym 14131 vga.ball_pos_h[8]
.sym 14132 vga.ball_pos_h[3]
.sym 14133 $PACKER_VCC_NET
.sym 14134 vga.count_h[5]
.sym 14135 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[7]
.sym 14140 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[31]
.sym 14142 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 14143 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 14144 vga.ball_pos_h[1]
.sym 14145 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 14146 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 14149 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14150 vga.count_h[1]
.sym 14151 vga.count_h[0]
.sym 14154 vga.ball_pos_h[0]
.sym 14155 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 14157 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 14158 vga.count_h[5]
.sym 14159 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14161 vga.count_h[8]
.sym 14163 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14164 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14166 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[11]
.sym 14167 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14168 vga.count_h[2]
.sym 14172 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[8]
.sym 14174 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14179 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 14180 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[31]
.sym 14181 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[11]
.sym 14182 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[8]
.sym 14185 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14186 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 14187 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14188 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14191 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 14192 vga.count_h[5]
.sym 14193 vga.count_h[2]
.sym 14194 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 14203 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 14204 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 14205 vga.count_h[8]
.sym 14206 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 14215 vga.ball_pos_h[0]
.sym 14216 vga.ball_pos_h[1]
.sym 14217 vga.count_h[1]
.sym 14218 vga.count_h[0]
.sym 14222 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14223 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 14224 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14225 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 14229 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 14246 vga.count_h[6]
.sym 14247 vga.count_h[8]
.sym 14248 vga.count_h[7]
.sym 14249 vga.count_h[9]
.sym 14254 vga.count_h[2]
.sym 14263 vga.count_h[8]
.sym 14265 vga.blank_h_SB_DFFESS_Q_E
.sym 14273 vga.count_h[9]
.sym 14283 vga.count_h[4]
.sym 14285 vga.count_h[6]
.sym 14286 vga.count_h[7]
.sym 14292 vga.count_h[5]
.sym 14293 $PACKER_VCC_NET
.sym 14295 $nextpnr_ICESTORM_LC_23$O
.sym 14298 vga.count_h[4]
.sym 14301 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 14303 vga.count_h[5]
.sym 14304 $PACKER_VCC_NET
.sym 14307 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 14309 $PACKER_VCC_NET
.sym 14310 vga.count_h[6]
.sym 14313 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 14316 vga.count_h[7]
.sym 14319 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 14321 $PACKER_VCC_NET
.sym 14322 vga.count_h[8]
.sym 14325 $nextpnr_ICESTORM_LC_24$I3
.sym 14328 vga.count_h[9]
.sym 14331 $nextpnr_ICESTORM_LC_24$COUT
.sym 14333 $PACKER_VCC_NET
.sym 14335 $nextpnr_ICESTORM_LC_24$I3
.sym 14341 $nextpnr_ICESTORM_LC_24$COUT
.sym 14342 vga.blank_h_SB_DFFESS_Q_E
.sym 14343 P1B9$SB_IO_OUT_$glb_clk
.sym 14344 rst_$glb_sr
.sym 14346 vga.count_h[1]
.sym 14347 vga.count_h[2]
.sym 14348 vga.count_h[3]
.sym 14349 vga.count_h[4]
.sym 14350 vga.count_h[5]
.sym 14351 vga.count_h[6]
.sym 14352 vga.count_h[7]
.sym 14361 vga.blank_h_SB_DFFESS_Q_E
.sym 14365 vga.count_h[0]
.sym 14370 vga.count_h[4]
.sym 14374 vga.count_h[6]
.sym 14376 vga.count_h[7]
.sym 14394 vga.ball_pos_h[1]
.sym 14397 vga.ball_pos_h[7]
.sym 14402 vga.ball_pos_h[3]
.sym 14403 vga.ball_pos_h[8]
.sym 14411 vga.ball_pos_h[4]
.sym 14413 vga.ball_pos_h[2]
.sym 14415 vga.ball_pos_h[5]
.sym 14417 vga.ball_pos_h[6]
.sym 14418 $nextpnr_ICESTORM_LC_31$O
.sym 14420 vga.ball_pos_h[1]
.sym 14424 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 14426 vga.ball_pos_h[2]
.sym 14430 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 14433 vga.ball_pos_h[3]
.sym 14434 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 14436 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 14438 vga.ball_pos_h[4]
.sym 14440 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 14442 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 14445 vga.ball_pos_h[5]
.sym 14446 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 14448 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 14450 vga.ball_pos_h[6]
.sym 14452 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 14454 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 14457 vga.ball_pos_h[7]
.sym 14458 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 14460 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 14463 vga.ball_pos_h[8]
.sym 14464 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 14468 vga.count_h[8]
.sym 14469 vga.count_h[9]
.sym 14470 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 14472 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14475 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 14481 vga.count_h[6]
.sym 14483 vga.count_h[3]
.sym 14487 rst
.sym 14489 vga.count_h[1]
.sym 14491 vga.count_h[2]
.sym 14493 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14495 vga.ball_pos_h[9]
.sym 14497 vga.ball_pos_h[4]
.sym 14499 vga.ball_pos_h[2]
.sym 14501 vga.ball_pos_h[5]
.sym 14503 vga.ball_pos_h[6]
.sym 14504 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 14510 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 14511 vga.ball_pos_h[9]
.sym 14516 rst_counter_SB_LUT4_O_1_I3
.sym 14519 rst_counter_SB_LUT4_O_6_I3[0]
.sym 14522 rst_counter_SB_LUT4_O_6_I3[3]
.sym 14523 rst_counter_SB_LUT4_O_2_I3
.sym 14541 $nextpnr_ICESTORM_LC_32$I3
.sym 14544 vga.ball_pos_h[9]
.sym 14545 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 14551 $nextpnr_ICESTORM_LC_32$I3
.sym 14555 rst_counter_SB_LUT4_O_6_I3[0]
.sym 14560 rst_counter_SB_LUT4_O_2_I3
.sym 14575 rst_counter_SB_LUT4_O_6_I3[3]
.sym 14579 rst_counter_SB_LUT4_O_1_I3
.sym 14586 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 14593 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14594 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14595 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14596 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 14597 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 14598 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 14606 $PACKER_VCC_NET
.sym 14612 vga.count_h[9]
.sym 14615 vga.ball_pos_h[8]
.sym 14617 vga.ball_pos_h[7]
.sym 14620 vga.ball_pos_h[1]
.sym 14622 $PACKER_VCC_NET
.sym 14624 vga.ball_pos_h[3]
.sym 14625 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 14626 vga.ball_pos_h[0]
.sym 14634 locked_SB_LUT4_I3_O
.sym 14635 $PACKER_VCC_NET
.sym 14636 $PACKER_VCC_NET
.sym 14637 rst_counter[4]
.sym 14638 rst_counter[2]
.sym 14642 rst_counter[7]
.sym 14643 rst_counter[3]
.sym 14646 rst_counter[5]
.sym 14647 rst_counter[8]
.sym 14650 rst_counter[6]
.sym 14652 rst_counter[9]
.sym 14660 rst_counter[9]
.sym 14664 $nextpnr_ICESTORM_LC_63$O
.sym 14666 rst_counter[9]
.sym 14670 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14672 rst_counter[8]
.sym 14673 $PACKER_VCC_NET
.sym 14674 rst_counter[9]
.sym 14676 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 14678 rst_counter[7]
.sym 14679 $PACKER_VCC_NET
.sym 14680 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14682 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 14684 rst_counter[6]
.sym 14685 $PACKER_VCC_NET
.sym 14686 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 14688 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 14690 rst_counter[5]
.sym 14691 $PACKER_VCC_NET
.sym 14692 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 14694 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 14696 $PACKER_VCC_NET
.sym 14697 rst_counter[4]
.sym 14698 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 14700 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 14702 $PACKER_VCC_NET
.sym 14703 rst_counter[3]
.sym 14704 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 14706 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 14708 rst_counter[2]
.sym 14709 $PACKER_VCC_NET
.sym 14710 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 14711 locked_SB_LUT4_I3_O
.sym 14712 P1B9$SB_IO_OUT_$glb_clk
.sym 14714 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 14715 vga.ball_pos_h[9]
.sym 14716 vga.ball_pos_h[4]
.sym 14717 vga.ball_pos_h[2]
.sym 14718 vga.ball_pos_h[5]
.sym 14719 vga.ball_pos_h[6]
.sym 14720 vga.ball_pos_h[8]
.sym 14721 vga.ball_pos_h[7]
.sym 14730 locked_SB_LUT4_I3_O
.sym 14740 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14741 rst_counter_SB_LUT4_O_6_I3[1]
.sym 14750 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 14755 rst_counter_SB_LUT4_O_I3[2]
.sym 14756 rst_counter_SB_LUT4_O_I3[3]
.sym 14757 rst_counter_SB_LUT4_O_6_I3[0]
.sym 14758 rst_counter_SB_LUT4_O_6_I3[1]
.sym 14759 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 14760 rst_counter[1]
.sym 14761 rst_counter_SB_LUT4_O_2_I3
.sym 14762 rst_counter_SB_LUT4_O_1_I3
.sym 14765 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14766 locked_SB_LUT4_I3_O
.sym 14767 rst_counter_SB_LUT4_O_4_I3
.sym 14768 rst_counter_SB_LUT4_O_6_I3[3]
.sym 14773 vga.ball_pos_h[4]
.sym 14774 vga.ball_pos_h[2]
.sym 14775 vga.ball_pos_h[5]
.sym 14776 vga.ball_pos_h[0]
.sym 14780 vga.ball_pos_h[9]
.sym 14781 vga.ball_pos_h[1]
.sym 14782 $PACKER_VCC_NET
.sym 14783 vga.ball_pos_h[3]
.sym 14784 vga.ball_pos_h[6]
.sym 14785 vga.ball_pos_h[8]
.sym 14786 vga.ball_pos_h[7]
.sym 14787 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 14789 rst_counter[1]
.sym 14790 $PACKER_VCC_NET
.sym 14791 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 14794 rst_counter_SB_LUT4_O_I3[3]
.sym 14795 $PACKER_VCC_NET
.sym 14797 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 14800 vga.ball_pos_h[9]
.sym 14801 vga.ball_pos_h[0]
.sym 14802 vga.ball_pos_h[4]
.sym 14803 vga.ball_pos_h[1]
.sym 14806 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14807 vga.ball_pos_h[7]
.sym 14808 vga.ball_pos_h[8]
.sym 14809 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 14812 vga.ball_pos_h[6]
.sym 14813 vga.ball_pos_h[3]
.sym 14814 vga.ball_pos_h[5]
.sym 14815 vga.ball_pos_h[2]
.sym 14818 rst_counter_SB_LUT4_O_I3[3]
.sym 14819 rst_counter_SB_LUT4_O_I3[2]
.sym 14820 rst_counter_SB_LUT4_O_1_I3
.sym 14821 rst_counter_SB_LUT4_O_2_I3
.sym 14825 rst_counter_SB_LUT4_O_4_I3
.sym 14830 rst_counter_SB_LUT4_O_6_I3[1]
.sym 14831 rst_counter_SB_LUT4_O_6_I3[0]
.sym 14832 rst_counter_SB_LUT4_O_4_I3
.sym 14833 rst_counter_SB_LUT4_O_6_I3[3]
.sym 14834 locked_SB_LUT4_I3_O
.sym 14835 P1B9$SB_IO_OUT_$glb_clk
.sym 14837 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 14838 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 14839 vga.ball_pos_h[1]
.sym 14840 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 14841 vga.ball_pos_h[3]
.sym 14842 vga.ball_pos_h[0]
.sym 14843 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 14844 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 14852 vga.ball_pos_h[2]
.sym 14854 vga.ball_pos_h[7]
.sym 14857 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 14859 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 14860 vga.ball_pos_h[4]
.sym 14862 vga.ball_pos_h[3]
.sym 14864 vga.ball_pos_h[0]
.sym 14881 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 14884 rst_counter[9]
.sym 14886 rst_counter_SB_LUT4_O_I3[2]
.sym 14888 vga.ball_motion_l
.sym 14889 locked_SB_LUT4_I3_O
.sym 14891 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 14893 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 14896 vga.ball_pos_h[1]
.sym 14897 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 14899 vga.ball_pos_h[0]
.sym 14901 rst_counter_SB_LUT4_O_6_I3[1]
.sym 14904 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[2]
.sym 14909 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 14911 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 14912 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 14914 vga.ball_motion_l
.sym 14917 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[2]
.sym 14918 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 14919 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 14920 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 14923 rst_counter[9]
.sym 14938 rst_counter_SB_LUT4_O_I3[2]
.sym 14941 rst_counter_SB_LUT4_O_6_I3[1]
.sym 14950 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[2]
.sym 14953 vga.ball_pos_h[0]
.sym 14956 vga.ball_pos_h[1]
.sym 14957 locked_SB_LUT4_I3_O
.sym 14958 P1B9$SB_IO_OUT_$glb_clk
.sym 14969 locked_SB_LUT4_I3_O
.sym 14979 vga.ball_pos_h[1]
.sym 15093 P1A9$SB_IO_OUT
.sym 15483 P1A9$SB_IO_OUT
.sym 15493 P1A9$SB_IO_OUT
.sym 16710 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 16711 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 16956 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 17221 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 17225 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 17249 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 17253 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 17254 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17255 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17256 $PACKER_VCC_NET
.sym 17259 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 17261 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 17262 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 17263 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 17265 $nextpnr_ICESTORM_LC_0$O
.sym 17267 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17271 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 17273 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 17277 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17279 $PACKER_VCC_NET
.sym 17280 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17283 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17285 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 17289 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 17291 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 17295 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 17298 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 17301 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 17303 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 17307 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 17309 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 17318 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 17319 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[4]
.sym 17320 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[5]
.sym 17340 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 17342 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 17346 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 17347 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17348 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 17350 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17351 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 17356 rst
.sym 17358 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 17359 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17362 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 17363 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 17374 vga.vs_out_SB_DFFESR_Q_E
.sym 17375 vga.blank_v_SB_DFFESS_Q_D[2]
.sym 17378 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17380 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17381 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 17384 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[3]
.sym 17385 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 17386 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 17389 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 17390 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 17391 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 17392 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 17401 rst
.sym 17402 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 17404 vga.blank_v_SB_DFFESS_Q_D[2]
.sym 17408 rst
.sym 17409 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[3]
.sym 17410 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 17425 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17426 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17427 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 17428 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17435 vga.vs_out_SB_DFFESR_Q_E
.sym 17436 P1B9$SB_IO_OUT_$glb_clk
.sym 17437 rst_$glb_sr
.sym 17459 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 17464 rst
.sym 17465 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17467 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 17481 vga.count_v_SB_DFFESS_Q_E
.sym 17482 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17483 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17490 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17493 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 17494 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17498 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17505 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 17507 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 17508 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 17510 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 17511 $nextpnr_ICESTORM_LC_39$O
.sym 17514 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17517 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 17519 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17523 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 17524 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17525 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 17527 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 17529 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 17530 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17532 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17533 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 17535 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 17536 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17537 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 17539 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 17541 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 17542 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17543 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 17545 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 17547 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 17548 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17549 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 17551 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 17553 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 17554 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17555 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 17557 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 17558 vga.count_v_SB_DFFESS_Q_E
.sym 17559 P1B9$SB_IO_OUT_$glb_clk
.sym 17560 rst_$glb_sr
.sym 17572 vga.ball_pos_h[1]
.sym 17575 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 17579 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 17581 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17583 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 17584 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 17585 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17586 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 17588 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17590 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 17591 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17592 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 17593 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 17594 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 17596 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 17597 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 17604 vga.count_v_SB_DFFESS_Q_E
.sym 17608 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17616 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 17617 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17624 rst
.sym 17626 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 17630 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17635 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17636 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 17638 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 17647 rst
.sym 17648 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 17659 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17660 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17661 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17678 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17680 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17681 vga.count_v_SB_DFFESS_Q_E
.sym 17682 P1B9$SB_IO_OUT_$glb_clk
.sym 17683 rst_$glb_sr
.sym 17696 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 17706 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17708 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17709 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 17713 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17716 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 17718 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 17719 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17728 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 17729 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17731 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17733 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 17735 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 17737 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17742 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 17743 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17744 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17745 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17746 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 17748 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17751 $PACKER_VCC_NET
.sym 17754 $PACKER_VCC_NET
.sym 17757 $nextpnr_ICESTORM_LC_47$O
.sym 17759 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 17763 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 17765 $PACKER_VCC_NET
.sym 17766 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 17767 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 17769 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 17771 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 17773 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 17775 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 17777 $PACKER_VCC_NET
.sym 17778 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17779 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17781 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 17783 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17784 $PACKER_VCC_NET
.sym 17785 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 17787 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 17789 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17790 $PACKER_VCC_NET
.sym 17793 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 17795 $PACKER_VCC_NET
.sym 17796 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17799 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 17801 $PACKER_VCC_NET
.sym 17802 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 17831 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17832 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 17834 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17836 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[9]
.sym 17840 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 17842 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 17843 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 17851 $PACKER_VCC_NET
.sym 17857 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17858 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17860 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 17862 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 17863 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17864 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 17865 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 17866 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 17870 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 17874 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 17876 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 17880 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 17882 $PACKER_VCC_NET
.sym 17883 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17887 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 17888 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 17889 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 17890 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 17893 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 17894 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 17895 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 17896 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 17902 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17918 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 17920 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 17949 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 17955 rst
.sym 17956 vga.count_h[1]
.sym 17957 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17958 vga.count_h[2]
.sym 17960 vga.count_h[3]
.sym 17962 vga.count_h[4]
.sym 17964 vga.count_h[5]
.sym 17965 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 17974 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 17976 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17977 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17980 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17986 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17988 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 17989 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 17990 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 17992 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 17993 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 17994 $PACKER_VCC_NET
.sym 17998 $PACKER_VCC_NET
.sym 18001 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18003 $nextpnr_ICESTORM_LC_8$O
.sym 18005 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 18009 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 18011 $PACKER_VCC_NET
.sym 18012 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 18015 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 18017 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 18018 $PACKER_VCC_NET
.sym 18021 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 18023 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 18024 $PACKER_VCC_NET
.sym 18027 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[4]
.sym 18030 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 18033 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[5]
.sym 18035 $PACKER_VCC_NET
.sym 18036 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 18037 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 18039 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[6]
.sym 18041 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18042 $PACKER_VCC_NET
.sym 18043 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 18045 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[7]
.sym 18047 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 18048 $PACKER_VCC_NET
.sym 18049 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 18055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[9]
.sym 18056 P1B8$SB_IO_OUT
.sym 18057 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18058 vga.blank_h_SB_DFFESS_Q_E
.sym 18059 vga.hs_out_SB_DFFSR_Q_R
.sym 18060 vga.count_h[0]
.sym 18077 vga.count_h[8]
.sym 18078 vga.count_h[6]
.sym 18079 vga.count_h[9]
.sym 18080 vga.count_h[7]
.sym 18082 vga.hs_out_SB_DFFSR_Q_R
.sym 18085 vga.hs_out_SB_DFFSR_Q_R
.sym 18088 vga.count_h[3]
.sym 18089 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[7]
.sym 18094 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18096 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 18097 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 18098 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 18107 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 18108 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 18109 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 18110 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 18115 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 18117 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 18119 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 18126 $nextpnr_ICESTORM_LC_9$I3
.sym 18129 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18130 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 18136 $nextpnr_ICESTORM_LC_9$I3
.sym 18139 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 18141 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 18142 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 18146 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 18147 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 18148 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 18169 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 18170 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 18171 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 18172 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 18182 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 18183 vga.hs_out
.sym 18204 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18205 vga.count_h[8]
.sym 18206 vga.count_h[7]
.sym 18207 vga.count_h[9]
.sym 18210 vga.count_h[1]
.sym 18221 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18224 vga.count_h[0]
.sym 18228 vga.count_h[3]
.sym 18229 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18231 vga.count_h[6]
.sym 18232 vga.count_h[0]
.sym 18235 vga.count_h[2]
.sym 18237 vga.count_h[4]
.sym 18242 vga.count_h[1]
.sym 18246 vga.count_h[5]
.sym 18248 vga.count_h[7]
.sym 18249 $nextpnr_ICESTORM_LC_51$O
.sym 18251 vga.count_h[0]
.sym 18255 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 18256 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18257 vga.count_h[1]
.sym 18259 vga.count_h[0]
.sym 18261 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 18262 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18264 vga.count_h[2]
.sym 18265 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 18267 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 18268 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18269 vga.count_h[3]
.sym 18271 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 18273 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 18274 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18276 vga.count_h[4]
.sym 18277 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 18279 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 18280 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18281 vga.count_h[5]
.sym 18283 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 18285 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 18286 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18287 vga.count_h[6]
.sym 18289 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 18291 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 18292 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18293 vga.count_h[7]
.sym 18295 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 18297 P1B9$SB_IO_OUT_$glb_clk
.sym 18298 rst_$glb_sr
.sym 18300 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18301 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 18302 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 18303 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 18304 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 18305 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 18315 vga.count_h[1]
.sym 18317 vga.count_h[2]
.sym 18319 $PACKER_VCC_NET
.sym 18321 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 18324 vga.count_h[2]
.sym 18326 vga.count_h[3]
.sym 18328 vga.count_h[4]
.sym 18330 vga.count_h[5]
.sym 18332 vga.count_h[6]
.sym 18333 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 18334 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 18335 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 18342 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 18348 vga.count_h[8]
.sym 18349 vga.count_h[9]
.sym 18355 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 18356 vga.ball_pos_h[5]
.sym 18357 vga.ball_pos_h[1]
.sym 18358 vga.ball_pos_h[6]
.sym 18360 vga.ball_pos_h[4]
.sym 18361 vga.ball_pos_h[3]
.sym 18362 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18363 vga.ball_pos_h[7]
.sym 18364 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18366 vga.ball_pos_h[9]
.sym 18368 vga.ball_pos_h[8]
.sym 18370 vga.ball_pos_h[2]
.sym 18371 vga.ball_pos_h[0]
.sym 18372 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 18373 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18374 vga.count_h[8]
.sym 18376 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 18380 vga.count_h[9]
.sym 18381 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18382 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 18385 vga.ball_pos_h[6]
.sym 18386 vga.ball_pos_h[2]
.sym 18387 vga.ball_pos_h[5]
.sym 18388 vga.ball_pos_h[3]
.sym 18397 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 18398 vga.ball_pos_h[8]
.sym 18399 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 18400 vga.ball_pos_h[7]
.sym 18415 vga.ball_pos_h[9]
.sym 18416 vga.ball_pos_h[0]
.sym 18417 vga.ball_pos_h[1]
.sym 18418 vga.ball_pos_h[4]
.sym 18420 P1B9$SB_IO_OUT_$glb_clk
.sym 18421 rst_$glb_sr
.sym 18423 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 18424 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18425 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 18426 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 18427 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 18428 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 18429 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 18434 vga.count_h[8]
.sym 18435 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 18438 vga.count_h[9]
.sym 18439 vga.count_h[2]
.sym 18443 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18445 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 18449 vga.ball_pos_h[7]
.sym 18450 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 18451 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 18452 $PACKER_VCC_NET
.sym 18454 rst
.sym 18456 vga.ball_pos_h[0]
.sym 18457 vga.ball_pos_h[2]
.sym 18465 vga.ball_pos_h[4]
.sym 18466 vga.ball_pos_h[2]
.sym 18467 vga.ball_pos_h[5]
.sym 18468 vga.ball_pos_h[6]
.sym 18478 vga.ball_pos_h[7]
.sym 18481 vga.ball_pos_h[0]
.sym 18483 vga.ball_pos_h[1]
.sym 18487 vga.ball_pos_h[3]
.sym 18495 $nextpnr_ICESTORM_LC_38$O
.sym 18498 vga.ball_pos_h[0]
.sym 18501 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 18503 vga.ball_pos_h[1]
.sym 18507 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 18509 vga.ball_pos_h[2]
.sym 18511 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 18513 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 18516 vga.ball_pos_h[3]
.sym 18517 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 18519 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 18522 vga.ball_pos_h[4]
.sym 18523 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 18525 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 18527 vga.ball_pos_h[5]
.sym 18529 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 18531 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 18533 vga.ball_pos_h[6]
.sym 18535 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 18537 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 18539 vga.ball_pos_h[7]
.sym 18541 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 18550 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 18552 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 18557 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 18561 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 18570 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18581 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 18586 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18587 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18588 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 18591 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 18592 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 18594 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18595 vga.ball_pos_h[9]
.sym 18598 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 18599 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 18600 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 18601 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 18602 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 18606 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 18608 vga.ball_pos_h[8]
.sym 18610 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 18611 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 18612 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 18613 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 18616 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 18618 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 18621 vga.ball_pos_h[8]
.sym 18622 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 18625 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 18626 vga.ball_pos_h[9]
.sym 18627 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18628 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 18631 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 18632 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18634 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 18637 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18638 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 18639 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 18644 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18645 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 18646 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 18649 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 18650 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 18651 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18655 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 18656 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18657 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18658 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 18661 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18662 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 18663 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18664 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 18665 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 18666 P1B9$SB_IO_OUT_$glb_clk
.sym 18667 rst_$glb_sr
.sym 18668 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 18670 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 18671 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 18673 vga.ball_motion_l
.sym 18674 P1B7$SB_IO_OUT
.sym 18682 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 18695 vga.ball_motion_l
.sym 18702 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 18709 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 18712 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 18714 vga.ball_pos_h[0]
.sym 18715 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18717 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 18718 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18721 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 18723 $PACKER_VCC_NET
.sym 18725 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18727 vga.ball_pos_h[1]
.sym 18728 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 18730 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18732 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 18736 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 18738 vga.ball_motion_l
.sym 18742 vga.ball_motion_l
.sym 18745 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 18750 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 18751 vga.ball_motion_l
.sym 18754 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18755 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 18757 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 18760 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 18761 vga.ball_motion_l
.sym 18763 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18766 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18768 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 18769 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 18773 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18774 vga.ball_pos_h[0]
.sym 18775 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 18779 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18780 vga.ball_motion_l
.sym 18781 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 18784 vga.ball_pos_h[0]
.sym 18786 $PACKER_VCC_NET
.sym 18787 vga.ball_pos_h[1]
.sym 18788 vga.ball_pos_h_SB_DFFESR_Q_E
.sym 18789 P1B9$SB_IO_OUT_$glb_clk
.sym 18790 rst_$glb_sr
.sym 18800 P1B7$SB_IO_OUT
.sym 18817 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 20926 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 20927 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 21048 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 21058 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 21152 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[6]
.sym 21153 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[7]
.sym 21190 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 21191 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[4]
.sym 21192 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[5]
.sym 21196 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 21197 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 21198 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 21204 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 21205 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 21207 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 21208 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 21209 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 21210 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[7]
.sym 21212 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 21213 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 21214 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 21215 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 21216 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 21217 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[6]
.sym 21218 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 21219 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[0]
.sym 21221 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 21222 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 21225 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[1]
.sym 21227 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 21228 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 21231 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[2]
.sym 21233 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 21234 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 21237 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[3]
.sym 21239 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 21240 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 21241 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 21243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[4]
.sym 21245 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 21246 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[4]
.sym 21247 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 21249 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[5]
.sym 21251 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 21252 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[5]
.sym 21253 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 21255 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[6]
.sym 21257 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[6]
.sym 21258 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 21261 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[7]
.sym 21263 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 21264 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[7]
.sym 21269 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[8]
.sym 21281 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 21285 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 21289 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 21290 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 21299 $PACKER_VCC_NET
.sym 21303 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21305 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[7]
.sym 21322 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21326 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 21334 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[8]
.sym 21342 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[8]
.sym 21344 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[8]
.sym 21345 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 21348 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[9]
.sym 21351 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21354 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[10]
.sym 21356 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21360 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[11]
.sym 21363 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21366 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[12]
.sym 21368 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21372 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[13]
.sym 21375 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21378 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[14]
.sym 21380 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21384 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[15]
.sym 21387 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21407 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 21412 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21415 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 21416 vga.vs_out
.sym 21422 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[10]
.sym 21428 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[15]
.sym 21463 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21465 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[16]
.sym 21467 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21471 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[17]
.sym 21474 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21477 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[18]
.sym 21479 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21483 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[19]
.sym 21486 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21489 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[20]
.sym 21491 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21495 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[21]
.sym 21498 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21501 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[22]
.sym 21503 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21507 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[23]
.sym 21510 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21525 vga.hs_out
.sym 21531 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 21533 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 21535 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 21537 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 21544 $PACKER_VCC_NET
.sym 21550 $PACKER_VCC_NET
.sym 21551 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[23]
.sym 21575 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21588 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[24]
.sym 21590 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21594 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[25]
.sym 21597 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21600 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[26]
.sym 21602 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21606 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[27]
.sym 21609 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21612 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[28]
.sym 21614 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21618 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[29]
.sym 21621 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21624 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[30]
.sym 21626 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21630 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[31]
.sym 21633 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 21638 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 21642 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 21643 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21645 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 21652 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 21654 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 21656 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 21662 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 21671 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 21673 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 21674 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[31]
.sym 21694 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[10]
.sym 21699 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[9]
.sym 21712 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[9]
.sym 21714 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[10]
.sym 21715 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[31]
.sym 21764 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 21765 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 21773 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 21774 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 21775 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 21777 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 21779 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 21781 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 21782 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 21784 vga.hs_out_SB_DFFSR_Q_R
.sym 21786 vga.count_h[4]
.sym 21788 vga.count_h[0]
.sym 21789 $PACKER_VCC_NET
.sym 21792 vga.count_h[7]
.sym 21796 $PACKER_VCC_NET
.sym 21814 $PACKER_VCC_NET
.sym 21815 $PACKER_VCC_NET
.sym 21817 vga.count_h[0]
.sym 21820 $PACKER_VCC_NET
.sym 21821 vga.count_h[1]
.sym 21823 vga.count_h[6]
.sym 21825 vga.count_h[7]
.sym 21827 vga.count_h[4]
.sym 21829 vga.count_h[5]
.sym 21831 vga.count_h[2]
.sym 21833 vga.count_h[3]
.sym 21834 $nextpnr_ICESTORM_LC_4$O
.sym 21837 vga.count_h[0]
.sym 21840 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[1]
.sym 21842 $PACKER_VCC_NET
.sym 21843 vga.count_h[1]
.sym 21846 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2]
.sym 21848 $PACKER_VCC_NET
.sym 21849 vga.count_h[2]
.sym 21852 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[3]
.sym 21854 vga.count_h[3]
.sym 21855 $PACKER_VCC_NET
.sym 21858 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[4]
.sym 21861 vga.count_h[4]
.sym 21864 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[5]
.sym 21866 vga.count_h[5]
.sym 21870 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[6]
.sym 21872 vga.count_h[6]
.sym 21876 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[7]
.sym 21878 $PACKER_VCC_NET
.sym 21879 vga.count_h[7]
.sym 21898 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 21899 vga.count_h[9]
.sym 21902 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 21905 vga.count_h[7]
.sym 21907 vga.count_h[8]
.sym 21908 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21909 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 21911 vga.count_h[8]
.sym 21913 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21915 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 21916 vga.vs_out
.sym 21917 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21920 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[7]
.sym 21927 vga.vs_out
.sym 21928 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 21929 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 21932 vga.count_h[0]
.sym 21935 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 21936 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 21938 rst
.sym 21939 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 21942 vga.count_h[8]
.sym 21944 vga.count_h[9]
.sym 21945 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 21953 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 21956 $PACKER_VCC_NET
.sym 21957 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[8]
.sym 21959 vga.count_h[8]
.sym 21960 $PACKER_VCC_NET
.sym 21963 $nextpnr_ICESTORM_LC_5$I3
.sym 21966 vga.count_h[9]
.sym 21973 $nextpnr_ICESTORM_LC_5$I3
.sym 21977 vga.vs_out
.sym 21982 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 21983 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 21984 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 21985 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 21989 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 21991 rst
.sym 21994 rst
.sym 21995 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 21996 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 22000 vga.count_h[0]
.sym 22002 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 22005 P1B9$SB_IO_OUT_$glb_clk
.sym 22006 rst_$glb_sr
.sym 22009 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[9]
.sym 22010 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 22011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[3]
.sym 22013 P1B4$SB_IO_OUT
.sym 22014 vga.red_SB_DFFSR_Q_R
.sym 22021 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 22022 vga.count_h[5]
.sym 22034 P1B8$SB_IO_OUT
.sym 22036 P1B4$SB_IO_OUT
.sym 22042 vga.count_h[0]
.sym 22051 $PACKER_VCC_NET
.sym 22052 vga.hs_out_SB_DFFSR_Q_R
.sym 22053 vga.count_h[5]
.sym 22054 vga.count_h[6]
.sym 22055 vga.count_h[7]
.sym 22060 vga.count_h[4]
.sym 22064 vga.count_h[8]
.sym 22065 vga.count_h[9]
.sym 22080 $nextpnr_ICESTORM_LC_2$O
.sym 22082 vga.count_h[4]
.sym 22086 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 22089 vga.count_h[5]
.sym 22092 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22095 vga.count_h[6]
.sym 22098 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 22101 vga.count_h[7]
.sym 22104 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 22106 $PACKER_VCC_NET
.sym 22107 vga.count_h[8]
.sym 22110 $nextpnr_ICESTORM_LC_3$I3
.sym 22113 vga.count_h[9]
.sym 22116 $nextpnr_ICESTORM_LC_3$COUT
.sym 22118 $PACKER_VCC_NET
.sym 22120 $nextpnr_ICESTORM_LC_3$I3
.sym 22126 $nextpnr_ICESTORM_LC_3$COUT
.sym 22128 P1B9$SB_IO_OUT_$glb_clk
.sym 22129 vga.hs_out_SB_DFFSR_Q_R
.sym 22130 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 22131 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 22132 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22133 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 22134 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 22135 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 22136 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 22137 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 22143 P1B4$SB_IO_OUT
.sym 22144 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 22147 vga.red_SB_DFFSR_Q_R
.sym 22151 $PACKER_VCC_NET
.sym 22153 vga.red_SB_DFFSR_Q_R
.sym 22154 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[9]
.sym 22158 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 22162 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22163 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 22164 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22174 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 22175 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 22181 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 22184 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 22189 vga.count_h[2]
.sym 22190 vga.count_h[3]
.sym 22191 vga.count_h[4]
.sym 22192 vga.count_h[5]
.sym 22193 vga.count_h[6]
.sym 22194 vga.count_h[7]
.sym 22196 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22198 $PACKER_VCC_NET
.sym 22199 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 22201 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 22202 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 22203 $nextpnr_ICESTORM_LC_52$O
.sym 22206 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 22209 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 22211 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22213 vga.count_h[2]
.sym 22215 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 22217 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 22218 $PACKER_VCC_NET
.sym 22219 vga.count_h[3]
.sym 22221 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 22224 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 22225 vga.count_h[4]
.sym 22227 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 22230 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 22231 vga.count_h[5]
.sym 22233 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 22235 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 22237 vga.count_h[6]
.sym 22239 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 22241 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 22243 vga.count_h[7]
.sym 22245 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 22248 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 22257 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 22258 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 22259 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 22260 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 22265 vga.count_h[6]
.sym 22267 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 22269 vga.count_h[7]
.sym 22271 vga.count_h[3]
.sym 22273 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 22275 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 22277 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22278 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 22280 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 22281 vga.count_h[4]
.sym 22282 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 22283 vga.count_h[5]
.sym 22284 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 22286 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 22287 $PACKER_VCC_NET
.sym 22289 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 22295 vga.count_h[4]
.sym 22297 vga.count_h[1]
.sym 22299 vga.count_h[2]
.sym 22300 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 22301 vga.count_h[7]
.sym 22305 vga.count_h[5]
.sym 22307 vga.count_h[6]
.sym 22308 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 22309 vga.count_h[3]
.sym 22311 vga.count_h[9]
.sym 22312 vga.count_h[0]
.sym 22313 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 22314 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[9]
.sym 22317 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 22318 vga.count_h[8]
.sym 22319 vga.count_h[9]
.sym 22322 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 22323 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 22326 $nextpnr_ICESTORM_LC_53$I3
.sym 22329 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 22336 $nextpnr_ICESTORM_LC_53$I3
.sym 22339 vga.count_h[5]
.sym 22340 vga.count_h[2]
.sym 22341 vga.count_h[9]
.sym 22342 vga.count_h[8]
.sym 22345 vga.count_h[8]
.sym 22346 vga.count_h[0]
.sym 22347 vga.count_h[9]
.sym 22348 vga.count_h[3]
.sym 22351 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[9]
.sym 22352 vga.count_h[1]
.sym 22353 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 22354 vga.count_h[2]
.sym 22357 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 22358 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[9]
.sym 22359 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 22360 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 22364 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 22366 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 22369 vga.count_h[4]
.sym 22370 vga.count_h[5]
.sym 22371 vga.count_h[7]
.sym 22372 vga.count_h[6]
.sym 22388 vga.count_h[9]
.sym 22390 vga.count_h[8]
.sym 22392 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 22395 vga.count_h[1]
.sym 22402 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 22405 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 22406 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 22419 $PACKER_VCC_NET
.sym 22421 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 22422 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 22425 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 22427 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 22429 vga.count_h[4]
.sym 22430 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 22433 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 22434 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22437 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22439 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 22440 vga.ball_motion_l
.sym 22444 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 22447 $PACKER_VCC_NET
.sym 22449 $nextpnr_ICESTORM_LC_1$O
.sym 22451 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 22455 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 22457 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 22461 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 22464 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 22467 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 22469 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 22470 $PACKER_VCC_NET
.sym 22473 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[4]
.sym 22475 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 22476 $PACKER_VCC_NET
.sym 22480 vga.count_h[4]
.sym 22481 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22482 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 22483 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[4]
.sym 22492 vga.ball_motion_l
.sym 22493 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 22494 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 22495 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 22500 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 22506 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 22512 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 22531 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 22542 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 22545 vga.ball_motion_l
.sym 22555 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 22557 rst
.sym 22558 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 22562 vga.hs_out
.sym 22563 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 22566 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 22574 rst
.sym 22575 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 22586 vga.ball_motion_l
.sym 22588 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 22591 rst
.sym 22592 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 22593 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 22594 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 22603 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 22604 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 22605 vga.ball_motion_l
.sym 22609 vga.hs_out
.sym 22619 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 22620 P1B9$SB_IO_OUT_$glb_clk
.sym 22621 rst_$glb_sr
.sym 22631 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 22632 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 22697 P1A9$SB_IO_OUT
.sym 22715 P1A9$SB_IO_OUT
.sym 22899 P1B4$SB_IO_OUT
.sym 23285 P1B4$SB_IO_OUT
.sym 23777 P1B4$SB_IO_OUT
.sym 24269 P1B4$SB_IO_OUT
.sym 24763 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 24765 P1B4$SB_IO_OUT
.sym 24882 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 25020 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 25022 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 25024 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[6]
.sym 25029 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 25030 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[4]
.sym 25031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[5]
.sym 25033 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 25035 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25036 $PACKER_VCC_NET
.sym 25042 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 25044 $PACKER_VCC_NET
.sym 25049 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[7]
.sym 25050 $nextpnr_ICESTORM_LC_20$O
.sym 25053 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 25056 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 25058 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 25062 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 25064 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25068 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 25070 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 25074 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[4]
.sym 25076 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[4]
.sym 25077 $PACKER_VCC_NET
.sym 25080 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[5]
.sym 25082 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[5]
.sym 25083 $PACKER_VCC_NET
.sym 25086 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[6]
.sym 25088 $PACKER_VCC_NET
.sym 25089 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[6]
.sym 25090 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 25092 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[7]
.sym 25094 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[7]
.sym 25095 $PACKER_VCC_NET
.sym 25096 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 25114 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 25116 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 25118 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 25136 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[7]
.sym 25152 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25153 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 25165 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[8]
.sym 25173 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[8]
.sym 25175 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[8]
.sym 25177 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 25179 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[9]
.sym 25181 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25185 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[10]
.sym 25188 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25191 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[11]
.sym 25193 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25197 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[12]
.sym 25200 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25203 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[13]
.sym 25205 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25209 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[14]
.sym 25212 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25215 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[15]
.sym 25217 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25235 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 25237 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 25240 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 25241 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 25242 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 25243 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 25245 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 25251 vga.paddle_r_pos_v[0]
.sym 25255 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25256 P1B4$SB_IO_OUT
.sym 25259 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[15]
.sym 25272 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25296 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[16]
.sym 25298 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25302 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[17]
.sym 25305 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25308 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[18]
.sym 25310 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25314 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[19]
.sym 25317 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25320 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[20]
.sym 25322 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25326 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[21]
.sym 25329 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25332 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[22]
.sym 25334 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25338 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[23]
.sym 25341 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25361 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 25364 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25368 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25373 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 25374 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 25375 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 25376 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 25378 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 25382 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[23]
.sym 25393 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25419 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[24]
.sym 25422 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25425 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[25]
.sym 25427 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25431 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[26]
.sym 25434 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25437 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[27]
.sym 25439 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25443 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[28]
.sym 25446 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25449 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[29]
.sym 25451 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25455 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[30]
.sym 25458 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25461 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 25463 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25485 $PACKER_VCC_NET
.sym 25489 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 25505 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 25513 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 25514 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 25515 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 25519 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 25523 vga.paddle_r_pos_v[0]
.sym 25527 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25528 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25532 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 25533 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 25534 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 25535 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 25536 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 25538 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 25541 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 25543 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 25544 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 25545 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 25546 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 25567 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 25568 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 25569 vga.paddle_r_pos_v[0]
.sym 25570 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 25573 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25574 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 25575 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 25576 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 25585 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 25586 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25587 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 25588 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 25605 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 25606 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 25608 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[10]
.sym 25609 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 25614 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 25616 vga.count_h[6]
.sym 25618 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 25621 P1A9$SB_IO_OUT
.sym 25622 vga.count_h[1]
.sym 25624 vga.count_h[2]
.sym 25626 vga.count_h[3]
.sym 25635 vga.count_h[7]
.sym 25637 vga.count_h[8]
.sym 25643 $PACKER_VCC_NET
.sym 25645 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 25647 vga.count_h[9]
.sym 25660 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 25662 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 25665 $nextpnr_ICESTORM_LC_42$O
.sym 25668 vga.count_h[7]
.sym 25671 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 25673 vga.count_h[8]
.sym 25674 $PACKER_VCC_NET
.sym 25677 $nextpnr_ICESTORM_LC_43$I3
.sym 25679 vga.count_h[9]
.sym 25683 $nextpnr_ICESTORM_LC_43$COUT
.sym 25686 $PACKER_VCC_NET
.sym 25687 $nextpnr_ICESTORM_LC_43$I3
.sym 25690 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 25691 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 25692 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 25693 $nextpnr_ICESTORM_LC_43$COUT
.sym 25729 $PACKER_VCC_NET
.sym 25733 $PACKER_VCC_NET
.sym 25740 P1B4$SB_IO_OUT
.sym 25742 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 25743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 25745 vga.count_h[9]
.sym 25749 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 25756 $PACKER_VCC_NET
.sym 25761 vga.count_h[4]
.sym 25764 $PACKER_VCC_NET
.sym 25767 vga.count_h[7]
.sym 25770 vga.count_h[5]
.sym 25771 vga.count_h[0]
.sym 25776 vga.count_h[6]
.sym 25782 vga.count_h[1]
.sym 25784 vga.count_h[2]
.sym 25786 vga.count_h[3]
.sym 25788 $nextpnr_ICESTORM_LC_33$O
.sym 25791 vga.count_h[0]
.sym 25794 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 25797 vga.count_h[1]
.sym 25800 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 25802 vga.count_h[2]
.sym 25806 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 25808 $PACKER_VCC_NET
.sym 25809 vga.count_h[3]
.sym 25812 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[4]
.sym 25814 vga.count_h[4]
.sym 25818 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[5]
.sym 25821 vga.count_h[5]
.sym 25824 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[6]
.sym 25827 vga.count_h[6]
.sym 25830 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[7]
.sym 25832 vga.count_h[7]
.sym 25833 $PACKER_VCC_NET
.sym 25861 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 25863 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 25874 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[7]
.sym 25883 vga.red_SB_DFFSR_Q_R
.sym 25884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 25886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 25889 $PACKER_VCC_NET
.sym 25890 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 25891 P1A9$SB_IO_OUT
.sym 25894 vga.count_h[8]
.sym 25895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 25897 vga.count_h[1]
.sym 25899 vga.count_h[2]
.sym 25901 vga.count_h[3]
.sym 25903 rst
.sym 25905 vga.count_h[9]
.sym 25910 vga.count_h[0]
.sym 25911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[8]
.sym 25913 $PACKER_VCC_NET
.sym 25914 vga.count_h[8]
.sym 25917 $nextpnr_ICESTORM_LC_34$I3
.sym 25920 vga.count_h[9]
.sym 25927 $nextpnr_ICESTORM_LC_34$I3
.sym 25931 vga.count_h[2]
.sym 25933 vga.count_h[3]
.sym 25936 vga.count_h[0]
.sym 25938 vga.count_h[1]
.sym 25948 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 25949 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 25950 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 25951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 25954 rst
.sym 25956 P1A9$SB_IO_OUT
.sym 25959 P1B9$SB_IO_OUT_$glb_clk
.sym 25960 vga.red_SB_DFFSR_Q_R
.sym 25977 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 25980 $PACKER_VCC_NET
.sym 26003 vga.count_h[3]
.sym 26004 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 26006 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[3]
.sym 26007 vga.count_h[6]
.sym 26010 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 26012 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 26013 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 26014 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 26015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 26016 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 26017 vga.count_h[7]
.sym 26018 vga.count_h[8]
.sym 26020 vga.count_h[5]
.sym 26021 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 26023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 26026 vga.count_h[4]
.sym 26027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 26028 vga.count_h[9]
.sym 26029 vga.count_h[2]
.sym 26030 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 26031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 26033 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 26035 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 26036 vga.count_h[6]
.sym 26037 vga.count_h[7]
.sym 26038 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 26041 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 26042 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 26043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 26044 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 26047 vga.count_h[7]
.sym 26048 vga.count_h[3]
.sym 26049 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[3]
.sym 26050 vga.count_h[6]
.sym 26053 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 26054 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 26055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 26056 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 26061 vga.count_h[5]
.sym 26062 vga.count_h[4]
.sym 26065 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 26066 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 26071 vga.count_h[8]
.sym 26072 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 26073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[3]
.sym 26074 vga.count_h[9]
.sym 26077 vga.count_h[9]
.sym 26078 vga.count_h[8]
.sym 26079 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 26080 vga.count_h[2]
.sym 26132 vga.count_h[8]
.sym 26133 vga.count_h[1]
.sym 26138 vga.count_h[9]
.sym 26145 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 26146 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 26152 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 26153 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 26154 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 26155 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 26157 $nextpnr_ICESTORM_LC_16$O
.sym 26160 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 26163 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 26166 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 26169 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 26171 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 26175 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 26178 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 26181 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[4]
.sym 26184 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 26185 vga.count_h[8]
.sym 26187 $nextpnr_ICESTORM_LC_17$I3
.sym 26189 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 26191 vga.count_h[9]
.sym 26197 $nextpnr_ICESTORM_LC_17$I3
.sym 26202 vga.count_h[1]
.sym 26221 $PACKER_VCC_NET
.sym 26225 P1B4$SB_IO_OUT
.sym 26229 P1B8$SB_IO_OUT
.sym 26251 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 26252 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 26253 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 26254 $PACKER_VCC_NET
.sym 26255 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 26257 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 26259 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 26261 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 26262 $PACKER_VCC_NET
.sym 26263 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 26280 $nextpnr_ICESTORM_LC_21$O
.sym 26283 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 26286 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 26288 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 26289 $PACKER_VCC_NET
.sym 26292 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 26294 $PACKER_VCC_NET
.sym 26295 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 26298 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 26300 $PACKER_VCC_NET
.sym 26301 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 26304 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[4]
.sym 26306 $PACKER_VCC_NET
.sym 26307 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 26310 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[5]
.sym 26313 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 26316 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[6]
.sym 26318 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 26322 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 26324 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 26325 $PACKER_VCC_NET
.sym 26364 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 26366 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[7]
.sym 26372 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 26373 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 26375 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 26378 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 26403 $nextpnr_ICESTORM_LC_22$I3
.sym 26406 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 26413 $nextpnr_ICESTORM_LC_22$I3
.sym 26446 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 26448 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 26449 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 26463 pll_PLL$nextnr_LOCK_lut_through_net
.sym 26470 rst
.sym 26528 P1B4$SB_IO_OUT
.sym 26531 P1A9$SB_IO_OUT
.sym 26542 P1A9$SB_IO_OUT
.sym 26552 P1B4$SB_IO_OUT
.sym 26586 P1B4$SB_IO_OUT
.sym 26701 P1A9$SB_IO_OUT
.sym 26710 P1A9$SB_IO_OUT
.sym 28405 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 28406 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 28453 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 28463 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 28501 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 28545 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 28549 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 28560 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 28565 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 28566 $PACKER_VCC_NET
.sym 28646 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 28652 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 28656 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 28755 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 28759 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 28760 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 28761 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 28762 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 28764 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 28767 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 28769 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 28807 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 28809 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 28810 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 28812 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 28854 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 28860 $PACKER_VCC_NET
.sym 28862 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 28868 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 28870 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 28872 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 28911 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 28951 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 28954 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 28957 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 28958 vga.paddle_r_pos_v[0]
.sym 28959 $PACKER_VCC_NET
.sym 28961 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 28963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 28964 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 28965 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 28974 $PACKER_VCC_NET
.sym 29013 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 29014 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 29015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 29016 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 29017 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 29018 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 29069 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 29113 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 29114 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 29115 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 29117 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 29118 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 29119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 29120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29167 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 29170 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 29171 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 29172 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 29174 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 29176 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 29177 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 29257 vga.paddle_l_pos_v[7]
.sym 29259 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 29261 vga.paddle_l_pos_v[6]
.sym 29267 rst
.sym 29270 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 29271 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29317 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 29324 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29362 $PACKER_VCC_NET
.sym 29371 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 29380 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 29382 $PACKER_VCC_NET
.sym 29467 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29469 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 29483 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29523 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29574 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 29728 P1A9$SB_IO_OUT
.sym 29731 P1B4$SB_IO_OUT
.sym 29742 P1B4$SB_IO_OUT
.sym 29746 P1A9$SB_IO_OUT
.sym 29785 P1A9$SB_IO_OUT
.sym 31909 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 31918 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 31919 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32012 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32013 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32032 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 32038 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 32055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32064 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 32068 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 32069 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 32072 $PACKER_VCC_NET
.sym 32073 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 32074 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 32076 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32077 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32078 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32079 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32080 $PACKER_VCC_NET
.sym 32081 $nextpnr_ICESTORM_LC_46$O
.sym 32083 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32087 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 32089 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 32093 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 32095 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 32099 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 32101 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32105 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[4]
.sym 32107 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32108 $PACKER_VCC_NET
.sym 32111 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[5]
.sym 32113 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32114 $PACKER_VCC_NET
.sym 32117 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[6]
.sym 32119 $PACKER_VCC_NET
.sym 32120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32121 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 32123 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 32125 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 32126 $PACKER_VCC_NET
.sym 32127 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 32159 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 32167 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 32180 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 32199 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32200 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 32204 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[8]
.sym 32206 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 32208 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 32210 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[9]
.sym 32212 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32216 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[10]
.sym 32219 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32222 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[11]
.sym 32224 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32228 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[12]
.sym 32231 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32234 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[13]
.sym 32236 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32240 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[14]
.sym 32243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32246 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[15]
.sym 32248 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32270 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 32272 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 32274 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 32278 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32289 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32290 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[15]
.sym 32309 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32327 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[16]
.sym 32329 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32333 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[17]
.sym 32336 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32339 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[18]
.sym 32341 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32345 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[19]
.sym 32348 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32351 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[20]
.sym 32353 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32357 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[21]
.sym 32360 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32363 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[22]
.sym 32365 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32369 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[23]
.sym 32372 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32399 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 32406 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 32410 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32412 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 32413 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[23]
.sym 32421 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32450 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[24]
.sym 32452 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32456 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[25]
.sym 32459 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32462 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[26]
.sym 32464 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32468 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[27]
.sym 32471 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32474 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[28]
.sym 32476 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32480 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[29]
.sym 32483 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32486 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[30]
.sym 32488 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32492 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 32495 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32500 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 32502 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 32504 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 32517 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32525 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[10]
.sym 32528 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 32530 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 32535 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32536 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 32543 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 32546 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 32548 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 32550 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 32551 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 32553 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 32554 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 32561 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 32562 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 32563 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 32565 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 32566 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 32570 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 32574 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 32575 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 32576 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 32577 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 32586 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 32587 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 32588 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 32589 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 32592 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 32593 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 32594 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 32595 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 32604 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 32605 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 32606 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 32607 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 32629 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 32642 vga.paddle_r_pos_v[1]
.sym 32649 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 32650 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 32653 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 32666 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 32674 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 32675 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 32676 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 32709 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 32710 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 32711 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 32712 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 32747 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 32748 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 32749 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 32750 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 32751 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 32752 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 32753 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 32766 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32771 vga.paddle_l_pos_v[1]
.sym 32772 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 32773 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 32776 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32777 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 32780 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 32781 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32794 $PACKER_VCC_NET
.sym 32802 $PACKER_VCC_NET
.sym 32804 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 32806 vga.paddle_l_pos_v[5]
.sym 32808 vga.paddle_l_pos_v[6]
.sym 32809 vga.paddle_l_pos_v[8]
.sym 32810 vga.paddle_l_pos_v[4]
.sym 32813 vga.paddle_l_pos_v[3]
.sym 32815 vga.paddle_l_pos_v[7]
.sym 32819 $nextpnr_ICESTORM_LC_29$O
.sym 32821 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 32825 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32827 $PACKER_VCC_NET
.sym 32828 vga.paddle_l_pos_v[3]
.sym 32831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 32833 vga.paddle_l_pos_v[4]
.sym 32835 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32837 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 32839 $PACKER_VCC_NET
.sym 32840 vga.paddle_l_pos_v[5]
.sym 32841 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 32843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 32845 vga.paddle_l_pos_v[6]
.sym 32846 $PACKER_VCC_NET
.sym 32847 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 32849 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 32851 $PACKER_VCC_NET
.sym 32852 vga.paddle_l_pos_v[7]
.sym 32853 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 32855 $nextpnr_ICESTORM_LC_30$I3
.sym 32857 $PACKER_VCC_NET
.sym 32858 vga.paddle_l_pos_v[8]
.sym 32859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 32861 $nextpnr_ICESTORM_LC_30$COUT
.sym 32863 $PACKER_VCC_NET
.sym 32865 $nextpnr_ICESTORM_LC_30$I3
.sym 32869 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 32870 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 32871 vga.paddle_l_pos_v[3]
.sym 32872 vga.paddle_l_pos_v[5]
.sym 32873 vga.paddle_l_pos_v[7]
.sym 32874 vga.paddle_l_pos_v[6]
.sym 32875 vga.paddle_l_pos_v[8]
.sym 32876 vga.paddle_l_pos_v[4]
.sym 32894 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32895 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 32896 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 32898 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 32902 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 32904 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 32905 $nextpnr_ICESTORM_LC_30$COUT
.sym 32911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32913 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 32914 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 32916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32917 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32918 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 32920 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 32921 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 32922 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 32923 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 32924 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 32925 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 32926 vga.paddle_l_pos_v[1]
.sym 32928 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 32930 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 32931 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32932 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 32933 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 32935 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 32936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 32937 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 32938 vga.paddle_l_pos_v[0]
.sym 32939 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32940 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 32941 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32943 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 32944 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 32945 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32946 $nextpnr_ICESTORM_LC_30$COUT
.sym 32949 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 32950 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 32951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 32952 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 32955 vga.paddle_l_pos_v[1]
.sym 32956 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 32957 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 32958 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 32967 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 32968 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 32969 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 32970 vga.paddle_l_pos_v[0]
.sym 32973 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32974 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 32975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 32976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 32980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 32981 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 32982 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 32985 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 32986 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 32987 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32988 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32992 vga.paddle_l_pos_v[1]
.sym 32996 vga.paddle_l_pos_v[0]
.sym 32997 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32998 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 33005 vga.paddle_l_pos_v[8]
.sym 33006 $PACKER_VCC_NET
.sym 33009 vga.paddle_l_pos_v[4]
.sym 33013 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 33015 vga.paddle_l_pos_v[3]
.sym 33021 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[10]
.sym 33025 vga.paddle_l_pos_v[1]
.sym 33034 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 33036 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 33038 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 33044 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 33046 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 33047 $PACKER_VCC_NET
.sym 33060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 33062 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 33064 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 33065 $nextpnr_ICESTORM_LC_6$O
.sym 33067 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 33071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 33073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 33077 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 33080 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 33083 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 33085 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 33089 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[4]
.sym 33091 $PACKER_VCC_NET
.sym 33092 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 33095 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[5]
.sym 33098 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 33101 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[6]
.sym 33103 $PACKER_VCC_NET
.sym 33104 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 33107 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 33110 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 33115 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 33116 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 33118 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 33119 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 33120 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 33121 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 33122 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 33123 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 33129 P2_2$SB_IO_IN
.sym 33132 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 33134 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 33138 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 33139 P1B4$SB_IO_OUT
.sym 33142 vga.paddle_l_pos_v[7]
.sym 33144 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 33145 $PACKER_VCC_NET
.sym 33146 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 33148 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 33150 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[5]
.sym 33151 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 33157 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 33160 vga.paddle_l_pos_v[0]
.sym 33164 vga.paddle_l_pos_v[1]
.sym 33165 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 33167 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 33189 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 33190 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 33191 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 33192 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 33231 vga.paddle_l_pos_v[1]
.sym 33232 vga.paddle_l_pos_v[0]
.sym 33238 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 33239 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 33240 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[10]
.sym 33242 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 33243 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 33252 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 33253 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 33257 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 33260 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 33280 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 33282 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 33283 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 33284 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 33286 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 33287 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 33291 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 33293 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 33294 $PACKER_VCC_NET
.sym 33305 $PACKER_VCC_NET
.sym 33311 $nextpnr_ICESTORM_LC_25$O
.sym 33313 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 33317 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 33320 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 33323 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 33325 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 33329 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 33332 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 33335 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 33337 $PACKER_VCC_NET
.sym 33338 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 33341 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 33343 $PACKER_VCC_NET
.sym 33344 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 33347 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 33349 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 33350 $PACKER_VCC_NET
.sym 33353 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 33355 $PACKER_VCC_NET
.sym 33356 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 33362 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 33363 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 33364 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 33365 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 33366 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[5]
.sym 33367 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 33368 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[7]
.sym 33369 P2_2$SB_IO_IN
.sym 33381 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 33397 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 33402 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 33406 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 33411 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 33415 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 33416 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 33434 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 33437 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 33440 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 33442 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 33447 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 33448 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 33449 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 33450 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 33523 P1B7$SB_IO_OUT
.sym 33557 P1B7$SB_IO_OUT
.sym 33559 P1B4$SB_IO_OUT
.sym 33577 P1B4$SB_IO_OUT
.sym 35745 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 35747 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 35748 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 35750 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 35865 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 35866 P2_4$SB_IO_IN
.sym 35867 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 35883 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 35885 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35886 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 35887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 35888 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 35889 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 35892 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 35893 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 35894 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 35895 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 35896 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 35897 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 35900 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 35905 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 35907 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 35908 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 35909 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 35910 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 35911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 35912 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 35914 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35915 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 35918 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 35920 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 35921 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 35924 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 35926 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 35927 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 35930 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 35932 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 35933 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 35934 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 35936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 35938 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 35939 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 35940 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 35942 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 35944 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 35945 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 35946 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 35948 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 35950 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 35951 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 35954 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 35956 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 35957 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 35964 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 35965 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 35966 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 35967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 35968 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 35969 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 35972 vga.paddle_l_pos_v[6]
.sym 35974 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 35975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 35981 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 35982 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 35983 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 35993 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 35997 $PACKER_VCC_NET
.sym 35998 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 36003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 36027 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 36034 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36035 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 36037 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 36038 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 36041 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 36043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36047 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 36050 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36053 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 36055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 36062 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36065 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 36067 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 36074 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36077 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 36079 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36085 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 36086 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 36088 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 36091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 36092 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 36096 vga.paddle_l_pos_v[8]
.sym 36098 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 36100 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 36102 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 36111 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 36113 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 36115 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 36116 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 36117 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[10]
.sym 36118 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 36119 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 36120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 36121 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 36152 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36158 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 36160 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36164 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 36167 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36170 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 36172 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36176 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 36179 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36182 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 36184 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36188 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 36191 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36194 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 36196 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36200 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 36203 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36208 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 36209 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 36210 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[10]
.sym 36211 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 36215 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 36218 vga.paddle_l_pos_v[4]
.sym 36223 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 36224 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 36226 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36229 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 36231 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 36232 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 36234 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 36239 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 36240 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 36241 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 36243 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 36244 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 36263 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36264 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36281 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 36283 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36287 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 36289 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36293 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 36296 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36299 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 36301 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36305 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 36307 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36311 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 36313 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36317 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 36320 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36323 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 36326 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36335 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 36336 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 36349 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 36359 P2_4$SB_IO_IN
.sym 36363 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 36365 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 36367 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 36372 vga.paddle_r_pos_v[1]
.sym 36375 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 36377 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 36381 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 36382 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 36383 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 36385 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 36387 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 36391 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 36396 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[10]
.sym 36405 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 36406 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[10]
.sym 36408 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 36417 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 36418 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 36419 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 36420 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 36429 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 36430 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 36431 vga.paddle_r_pos_v[1]
.sym 36432 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 36456 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 36457 vga.right_down_1d
.sym 36461 vga.right_up_1d
.sym 36464 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 36468 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 36471 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 36473 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 36481 $PACKER_VCC_NET
.sym 36483 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 36486 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36488 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36497 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36498 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36510 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36514 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36564 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36565 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36566 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36567 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36579 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 36581 vga.right_up_pressed
.sym 36588 vga.paddle_l_pos_v[3]
.sym 36603 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36607 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 36608 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36609 vga.paddle_l_pos_v[0]
.sym 36610 vga.paddle_l_pos_v[3]
.sym 36611 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36619 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 36620 vga.paddle_l_pos_v[0]
.sym 36621 vga.paddle_l_pos_v[5]
.sym 36625 vga.paddle_l_pos_v[4]
.sym 36628 vga.paddle_l_pos_v[3]
.sym 36630 vga.paddle_l_pos_v[7]
.sym 36631 vga.paddle_l_pos_v[6]
.sym 36634 vga.paddle_l_pos_v[1]
.sym 36635 vga.paddle_l_pos_v[0]
.sym 36650 $nextpnr_ICESTORM_LC_44$O
.sym 36652 vga.paddle_l_pos_v[0]
.sym 36656 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 36658 vga.paddle_l_pos_v[1]
.sym 36660 vga.paddle_l_pos_v[0]
.sym 36662 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 36664 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 36666 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 36668 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 36671 vga.paddle_l_pos_v[3]
.sym 36672 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 36674 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 36676 vga.paddle_l_pos_v[4]
.sym 36678 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 36680 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 36683 vga.paddle_l_pos_v[5]
.sym 36684 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 36686 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 36689 vga.paddle_l_pos_v[6]
.sym 36690 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 36692 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 36695 vga.paddle_l_pos_v[7]
.sym 36696 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 36701 $PACKER_VCC_NET
.sym 36702 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 36703 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 36704 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 36705 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 36706 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 36707 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 36710 vga.paddle_l_pos_v[5]
.sym 36723 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 36724 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 36726 vga.paddle_l_pos_v[6]
.sym 36727 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 36730 vga.paddle_l_pos_v[4]
.sym 36732 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 36735 $PACKER_VCC_NET
.sym 36736 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 36743 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 36744 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 36745 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 36747 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 36748 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 36752 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36754 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 36755 vga.paddle_l_pos_v[8]
.sym 36757 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 36760 vga.left_down_pressed
.sym 36762 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 36763 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36765 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 36767 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 36768 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 36769 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 36771 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 36772 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 36775 vga.paddle_l_pos_v[8]
.sym 36777 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 36780 vga.left_down_pressed
.sym 36781 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 36782 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 36783 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36786 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36787 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 36788 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 36789 vga.left_down_pressed
.sym 36792 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 36793 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36794 vga.left_down_pressed
.sym 36795 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 36798 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 36799 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 36800 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36801 vga.left_down_pressed
.sym 36804 vga.left_down_pressed
.sym 36805 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 36806 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 36807 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36810 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36811 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 36812 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 36813 vga.left_down_pressed
.sym 36816 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 36817 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 36818 vga.left_down_pressed
.sym 36819 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36820 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36821 P1B9$SB_IO_OUT_$glb_clk
.sym 36822 rst_$glb_sr
.sym 36823 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 36825 vga.left_up_pressed
.sym 36826 vga.left_down_pressed
.sym 36827 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 36829 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36836 P1B4$SB_IO_OUT
.sym 36843 vga.red_SB_DFFSR_Q_R
.sym 36844 $PACKER_VCC_NET
.sym 36845 vga.paddle_l_pos_v[7]
.sym 36850 vga.paddle_l_pos_v[5]
.sym 36852 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36854 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 36856 vga.paddle_l_pos_v[8]
.sym 36864 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36865 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 36866 vga.paddle_l_pos_v[3]
.sym 36870 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 36872 vga.paddle_l_pos_v[1]
.sym 36873 $PACKER_VCC_NET
.sym 36875 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36876 vga.paddle_l_pos_v[0]
.sym 36878 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36883 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36891 vga.left_down_pressed
.sym 36897 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 36898 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36899 vga.left_down_pressed
.sym 36900 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36923 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36927 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 36928 vga.paddle_l_pos_v[3]
.sym 36930 $PACKER_VCC_NET
.sym 36934 vga.paddle_l_pos_v[0]
.sym 36935 $PACKER_VCC_NET
.sym 36936 vga.paddle_l_pos_v[1]
.sym 36943 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36944 P1B9$SB_IO_OUT_$glb_clk
.sym 36945 rst_$glb_sr
.sym 36946 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1[1]
.sym 36947 vga.left_up_1d
.sym 36948 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[0]
.sym 36949 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[2]
.sym 36950 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 36951 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[1]
.sym 36952 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 36953 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 36959 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36970 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 36972 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 36973 $PACKER_VCC_NET
.sym 36976 rst
.sym 36978 vga.left_down_1d
.sym 36988 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 36989 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 36990 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 36991 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 36992 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 36993 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 36994 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 36995 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 36997 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 36998 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 36999 vga.paddle_l_pos_v[0]
.sym 37000 vga.paddle_l_pos_v[1]
.sym 37001 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 37003 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 37004 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 37005 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[5]
.sym 37007 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 37009 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 37011 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 37014 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 37015 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 37016 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 37018 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 37019 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 37021 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 37022 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 37023 vga.paddle_l_pos_v[0]
.sym 37025 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 37027 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 37028 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 37029 vga.paddle_l_pos_v[1]
.sym 37031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 37033 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 37034 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 37037 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4]
.sym 37039 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 37040 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 37041 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 37043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[5]
.sym 37045 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 37046 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 37047 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 37049 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 37051 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 37052 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 37053 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 37055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[7]
.sym 37057 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 37058 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 37059 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 37061 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[8]
.sym 37063 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 37064 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 37065 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[5]
.sym 37071 vga.left_down_1d
.sym 37075 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 37092 vga.interval_counter[0]
.sym 37095 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 37098 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 37102 vga.paddle_l_pos_v[3]
.sym 37105 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[8]
.sym 37111 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 37113 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 37114 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 37119 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 37120 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 37121 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 37123 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[5]
.sym 37124 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 37125 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[7]
.sym 37134 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 37139 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 37142 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[9]
.sym 37144 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 37145 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 37146 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 37148 $nextpnr_ICESTORM_LC_45$I3
.sym 37150 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 37152 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[7]
.sym 37158 $nextpnr_ICESTORM_LC_45$I3
.sym 37167 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 37168 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 37169 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 37170 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 37173 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 37174 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[7]
.sym 37175 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 37176 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[5]
.sym 37199 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 37205 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 37216 P1B8$SB_IO_OUT
.sym 37218 vga.paddle_l_pos_v[6]
.sym 37221 P1B4$SB_IO_OUT
.sym 37224 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 37227 vga.paddle_l_pos_v[4]
.sym 37240 $PACKER_VCC_NET
.sym 37243 vga.paddle_l_pos_v[7]
.sym 37251 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 37253 vga.paddle_l_pos_v[3]
.sym 37255 vga.paddle_l_pos_v[4]
.sym 37259 vga.paddle_l_pos_v[6]
.sym 37261 vga.paddle_l_pos_v[8]
.sym 37263 vga.paddle_l_pos_v[5]
.sym 37265 $nextpnr_ICESTORM_LC_54$O
.sym 37268 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 37271 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 37273 vga.paddle_l_pos_v[3]
.sym 37275 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 37277 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 37279 $PACKER_VCC_NET
.sym 37280 vga.paddle_l_pos_v[4]
.sym 37281 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 37283 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[4]
.sym 37286 vga.paddle_l_pos_v[5]
.sym 37287 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 37289 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[5]
.sym 37291 vga.paddle_l_pos_v[6]
.sym 37293 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[4]
.sym 37295 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[6]
.sym 37298 vga.paddle_l_pos_v[7]
.sym 37299 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[5]
.sym 37301 $nextpnr_ICESTORM_LC_55$I3
.sym 37303 vga.paddle_l_pos_v[8]
.sym 37305 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[6]
.sym 37311 $nextpnr_ICESTORM_LC_55$I3
.sym 37325 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_O
.sym 37339 vga.paddle_l_pos_v[5]
.sym 37340 vga.paddle_l_pos_v[8]
.sym 37352 P1B4$SB_IO_OUT
.sym 37360 P1B7$SB_IO_OUT
.sym 37363 P1B4$SB_IO_OUT
.sym 37370 P1B4$SB_IO_OUT
.sym 37384 P1B7$SB_IO_OUT
.sym 37390 P1B4$SB_IO_OUT
.sym 37393 P1A9$SB_IO_OUT
.sym 37407 P1A9$SB_IO_OUT
.sym 37412 P1B4$SB_IO_OUT
.sym 38817 P2_4$SB_IO_IN
.sym 38820 P2_4$SB_IO_IN
.sym 39694 vga.right_down_pressed
.sym 39795 vga.paddle_r_pos_v[1]
.sym 39796 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 39797 vga.paddle_r_pos_v[0]
.sym 39799 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 39824 $PACKER_VCC_NET
.sym 39848 $PACKER_VCC_NET
.sym 39851 vga.paddle_r_pos_v[8]
.sym 39852 $PACKER_VCC_NET
.sym 39855 vga.paddle_r_pos_v[6]
.sym 39857 vga.paddle_r_pos_v[5]
.sym 39860 vga.paddle_r_pos_v[7]
.sym 39861 vga.paddle_r_pos_v[3]
.sym 39862 vga.paddle_r_pos_v[4]
.sym 39864 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 39866 $nextpnr_ICESTORM_LC_56$O
.sym 39868 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 39872 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 39874 vga.paddle_r_pos_v[3]
.sym 39875 $PACKER_VCC_NET
.sym 39878 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 39880 vga.paddle_r_pos_v[4]
.sym 39882 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 39884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[4]
.sym 39886 $PACKER_VCC_NET
.sym 39887 vga.paddle_r_pos_v[5]
.sym 39888 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 39890 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[5]
.sym 39892 vga.paddle_r_pos_v[6]
.sym 39893 $PACKER_VCC_NET
.sym 39894 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[4]
.sym 39896 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[6]
.sym 39898 $PACKER_VCC_NET
.sym 39899 vga.paddle_r_pos_v[7]
.sym 39900 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[5]
.sym 39902 $nextpnr_ICESTORM_LC_57$I3
.sym 39904 vga.paddle_r_pos_v[8]
.sym 39905 $PACKER_VCC_NET
.sym 39906 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[6]
.sym 39912 $nextpnr_ICESTORM_LC_57$I3
.sym 39916 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39917 vga.paddle_r_pos_v[8]
.sym 39918 vga.paddle_r_pos_v[7]
.sym 39919 vga.paddle_r_pos_v[3]
.sym 39920 vga.paddle_r_pos_v[4]
.sym 39921 vga.paddle_r_pos_v[6]
.sym 39922 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 39923 vga.paddle_r_pos_v[5]
.sym 39930 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 39934 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 39941 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 39944 vga.paddle_r_pos_v[0]
.sym 39945 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 39947 vga.paddle_r_pos_v[5]
.sym 39948 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 39949 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 39950 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 39951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 39958 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 39959 vga.paddle_r_pos_v[1]
.sym 39961 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 39964 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 39965 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 39967 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 39968 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 39969 vga.paddle_r_pos_v[0]
.sym 39971 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 39972 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 39973 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 39974 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 39976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 39977 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 39979 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 39982 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39984 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 39985 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 39986 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 39987 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 39988 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 39989 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[1]
.sym 39991 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 39992 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 39993 vga.paddle_r_pos_v[0]
.sym 39995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]
.sym 39997 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 39998 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 39999 vga.paddle_r_pos_v[1]
.sym 40001 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[3]
.sym 40003 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 40004 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40007 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[4]
.sym 40009 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 40010 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 40011 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40013 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[5]
.sym 40015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 40016 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 40019 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[6]
.sym 40021 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 40022 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 40025 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[7]
.sym 40027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 40028 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 40029 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 40031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[8]
.sym 40033 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 40034 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 40035 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40040 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40041 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 40042 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40043 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 40044 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40045 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40046 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 40052 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40063 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 40064 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 40065 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 40071 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40072 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 40073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 40074 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 40075 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[8]
.sym 40081 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 40083 vga.paddle_r_pos_v[3]
.sym 40088 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 40089 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 40094 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40095 $PACKER_VCC_NET
.sym 40097 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40109 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40110 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40111 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 40112 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[9]
.sym 40114 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 40115 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 40116 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40118 $nextpnr_ICESTORM_LC_26$I3
.sym 40121 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 40122 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 40128 $nextpnr_ICESTORM_LC_26$I3
.sym 40131 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40133 vga.paddle_r_pos_v[3]
.sym 40134 $PACKER_VCC_NET
.sym 40155 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40156 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 40157 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40158 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40163 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 40164 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 40165 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40166 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 40167 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 40168 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 40169 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 40177 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40183 $PACKER_VCC_NET
.sym 40185 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 40186 vga.right_down_pressed
.sym 40195 vga.paddle_r_pos_v[8]
.sym 40196 P2_3$SB_IO_IN
.sym 40203 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 40205 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 40209 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 40213 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 40214 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40216 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 40217 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 40223 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 40226 $PACKER_VCC_NET
.sym 40231 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40232 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 40234 $PACKER_VCC_NET
.sym 40235 $nextpnr_ICESTORM_LC_11$O
.sym 40238 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 40241 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 40243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 40247 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 40249 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40253 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 40255 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 40259 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 40261 $PACKER_VCC_NET
.sym 40262 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 40263 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 40265 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 40267 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 40268 $PACKER_VCC_NET
.sym 40269 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40271 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 40273 $PACKER_VCC_NET
.sym 40274 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 40277 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 40279 $PACKER_VCC_NET
.sym 40280 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 40285 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 40290 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 40291 vga.right_down_pressed
.sym 40293 P2_4$SB_IO_IN
.sym 40295 $PACKER_VCC_NET
.sym 40299 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 40301 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 40310 vga.paddle_l_pos_v[7]
.sym 40311 $PACKER_VCC_NET
.sym 40312 rst
.sym 40318 vga.paddle_l_pos_v[6]
.sym 40321 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 40326 P2_4$SB_IO_IN
.sym 40332 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 40334 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 40335 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 40340 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 40344 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40345 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 40356 P2_3$SB_IO_IN
.sym 40358 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 40360 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 40364 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 40367 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 40371 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 40372 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 40373 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 40374 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 40378 P2_4$SB_IO_IN
.sym 40403 P2_3$SB_IO_IN
.sym 40405 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40406 P1B9$SB_IO_OUT_$glb_clk
.sym 40410 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 40411 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 40412 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 40413 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 40414 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 40415 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 40439 $PACKER_VCC_NET
.sym 40440 P2_4$SB_IO_IN
.sym 40450 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40453 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 40456 vga.right_up_1d
.sym 40468 P2_3$SB_IO_IN
.sym 40495 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40507 P2_3$SB_IO_IN
.sym 40509 vga.right_up_1d
.sym 40529 P1B9$SB_IO_OUT_$glb_clk
.sym 40530 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 40531 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 40532 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 40547 vga.paddle_l_pos_v[5]
.sym 40549 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 40551 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 40556 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 40557 vga.left_up_1d
.sym 40561 P2_1$SB_IO_IN
.sym 40566 P2_1$SB_IO_IN
.sym 40573 $PACKER_VCC_NET
.sym 40574 vga.paddle_l_pos_v[3]
.sym 40577 vga.paddle_l_pos_v[6]
.sym 40579 vga.paddle_l_pos_v[4]
.sym 40581 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 40583 vga.paddle_l_pos_v[5]
.sym 40584 vga.paddle_l_pos_v[7]
.sym 40588 vga.paddle_l_pos_v[1]
.sym 40592 vga.paddle_l_pos_v[0]
.sym 40597 $PACKER_VCC_NET
.sym 40604 $nextpnr_ICESTORM_LC_59$O
.sym 40607 vga.paddle_l_pos_v[0]
.sym 40610 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40612 vga.paddle_l_pos_v[1]
.sym 40613 $PACKER_VCC_NET
.sym 40616 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 40618 $PACKER_VCC_NET
.sym 40619 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 40620 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40622 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 40624 vga.paddle_l_pos_v[3]
.sym 40625 $PACKER_VCC_NET
.sym 40626 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 40628 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 40630 vga.paddle_l_pos_v[4]
.sym 40631 $PACKER_VCC_NET
.sym 40632 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 40634 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 40636 vga.paddle_l_pos_v[5]
.sym 40637 $PACKER_VCC_NET
.sym 40638 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 40640 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 40642 vga.paddle_l_pos_v[6]
.sym 40643 $PACKER_VCC_NET
.sym 40644 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 40646 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 40648 $PACKER_VCC_NET
.sym 40649 vga.paddle_l_pos_v[7]
.sym 40650 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 40655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 40656 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40657 vga.interval_counter[3]
.sym 40658 vga.interval_counter[4]
.sym 40659 vga.interval_counter[5]
.sym 40660 vga.interval_counter[6]
.sym 40661 vga.interval_counter[7]
.sym 40670 $PACKER_VCC_NET
.sym 40680 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40690 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 40695 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40696 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 40697 vga.left_up_pressed
.sym 40699 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 40704 $PACKER_VCC_NET
.sym 40706 vga.left_down_pressed
.sym 40713 P2_2$SB_IO_IN
.sym 40715 vga.left_down_1d
.sym 40717 vga.left_up_1d
.sym 40721 rst
.sym 40723 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 40725 vga.paddle_l_pos_v[8]
.sym 40726 P2_1$SB_IO_IN
.sym 40729 vga.paddle_l_pos_v[8]
.sym 40730 $PACKER_VCC_NET
.sym 40731 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 40740 P2_1$SB_IO_IN
.sym 40742 vga.left_up_1d
.sym 40747 P2_2$SB_IO_IN
.sym 40749 vga.left_down_1d
.sym 40753 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 40754 vga.left_up_pressed
.sym 40755 rst
.sym 40764 vga.left_down_pressed
.sym 40765 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 40766 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40775 P1B9$SB_IO_OUT_$glb_clk
.sym 40776 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 40777 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 40778 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 40779 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40780 vga.interval_counter[11]
.sym 40781 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40782 vga.interval_counter[13]
.sym 40783 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 40784 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40799 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40801 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40802 vga.paddle_l_pos_v[7]
.sym 40803 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 40809 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1[1]
.sym 40820 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40824 vga.interval_counter[6]
.sym 40825 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 40828 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 40829 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[2]
.sym 40830 vga.interval_counter[0]
.sym 40831 vga.interval_counter[5]
.sym 40833 P2_1$SB_IO_IN
.sym 40834 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 40835 vga.interval_counter[17]
.sym 40836 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40838 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40841 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40842 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 40843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 40844 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[0]
.sym 40847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[1]
.sym 40848 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 40851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[2]
.sym 40853 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[1]
.sym 40854 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[0]
.sym 40860 P2_1$SB_IO_IN
.sym 40863 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 40865 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 40866 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 40869 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 40872 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 40876 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 40877 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 40878 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 40881 vga.interval_counter[17]
.sym 40882 vga.interval_counter[5]
.sym 40883 vga.interval_counter[0]
.sym 40884 vga.interval_counter[6]
.sym 40887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40888 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 40889 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40890 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40893 vga.interval_counter[0]
.sym 40894 vga.interval_counter[6]
.sym 40895 vga.interval_counter[17]
.sym 40896 vga.interval_counter[5]
.sym 40897 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40898 P1B9$SB_IO_OUT_$glb_clk
.sym 40900 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 40901 vga.interval_counter[17]
.sym 40902 vga.interval_counter[18]
.sym 40903 vga.interval_counter[19]
.sym 40904 vga.interval_counter[20]
.sym 40905 vga.interval_counter[21]
.sym 40906 vga.interval_counter[22]
.sym 40907 vga.interval_counter[23]
.sym 40912 P1B4$SB_IO_OUT
.sym 40914 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 40916 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40933 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 40945 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 40952 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40953 P2_2$SB_IO_IN
.sym 40955 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 40957 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 40971 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 40987 P2_2$SB_IO_IN
.sym 41010 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 41011 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 41012 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 41013 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 41020 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 41021 P1B9$SB_IO_OUT_$glb_clk
.sym 41023 vga.interval_counter[24]
.sym 41024 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_O
.sym 41025 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 41026 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 41028 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1[2]
.sym 41029 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 41072 vga.paddle_l_pos_v[7]
.sym 41074 $PACKER_VCC_NET
.sym 41075 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 41077 vga.paddle_l_pos_v[3]
.sym 41080 vga.paddle_l_pos_v[5]
.sym 41081 vga.paddle_l_pos_v[8]
.sym 41082 vga.paddle_l_pos_v[4]
.sym 41090 $PACKER_VCC_NET
.sym 41091 vga.paddle_l_pos_v[6]
.sym 41096 $nextpnr_ICESTORM_LC_48$O
.sym 41099 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 41102 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 41104 vga.paddle_l_pos_v[3]
.sym 41108 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 41110 $PACKER_VCC_NET
.sym 41111 vga.paddle_l_pos_v[4]
.sym 41114 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 41116 vga.paddle_l_pos_v[5]
.sym 41117 $PACKER_VCC_NET
.sym 41120 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 41123 vga.paddle_l_pos_v[6]
.sym 41126 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 41129 vga.paddle_l_pos_v[7]
.sym 41132 $nextpnr_ICESTORM_LC_49$I3
.sym 41134 vga.paddle_l_pos_v[8]
.sym 41142 $nextpnr_ICESTORM_LC_49$I3
.sym 41156 rst
.sym 41162 pll_PLL$nextnr_LOCK_lut_through_net
.sym 41191 P1B4$SB_IO_OUT
.sym 41194 P1B8$SB_IO_OUT
.sym 41209 P1B4$SB_IO_OUT
.sym 41212 P1B8$SB_IO_OUT
.sym 42405 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43527 vga.paddle_r_pos_v[8]
.sym 43631 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43649 $PACKER_VCC_NET
.sym 43653 $PACKER_VCC_NET
.sym 43676 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 43677 vga.right_down_pressed
.sym 43679 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 43681 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 43685 vga.paddle_r_pos_v[0]
.sym 43691 vga.paddle_r_pos_v[1]
.sym 43692 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43695 $PACKER_VCC_NET
.sym 43696 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43710 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43711 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 43712 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 43713 vga.right_down_pressed
.sym 43716 vga.paddle_r_pos_v[1]
.sym 43718 $PACKER_VCC_NET
.sym 43719 vga.paddle_r_pos_v[0]
.sym 43722 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 43736 vga.paddle_r_pos_v[0]
.sym 43737 vga.paddle_r_pos_v[1]
.sym 43744 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43745 P1B9$SB_IO_OUT_$glb_clk
.sym 43746 rst_$glb_sr
.sym 43749 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 43750 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 43751 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 43752 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 43753 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 43754 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 43771 vga.paddle_r_pos_v[4]
.sym 43772 vga.paddle_r_pos_v[1]
.sym 43773 vga.paddle_r_pos_v[6]
.sym 43775 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 43777 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 43779 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43781 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 43789 vga.right_down_pressed
.sym 43790 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43793 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 43795 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 43797 vga.right_down_pressed
.sym 43802 vga.right_down_pressed
.sym 43803 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43804 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 43807 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 43808 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 43809 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 43810 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 43811 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 43812 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 43814 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 43815 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 43816 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 43817 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 43818 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 43819 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 43821 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43822 vga.right_down_pressed
.sym 43823 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 43827 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 43828 vga.right_down_pressed
.sym 43829 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 43830 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43833 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 43834 vga.right_down_pressed
.sym 43835 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43836 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 43839 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 43840 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43841 vga.right_down_pressed
.sym 43842 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 43845 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 43846 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 43847 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43848 vga.right_down_pressed
.sym 43851 vga.right_down_pressed
.sym 43852 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43853 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 43854 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 43857 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43858 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 43859 vga.right_down_pressed
.sym 43860 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 43863 vga.right_down_pressed
.sym 43864 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 43865 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 43866 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43867 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43868 P1B9$SB_IO_OUT_$glb_clk
.sym 43869 rst_$glb_sr
.sym 43870 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 43883 vga.right_down_pressed
.sym 43886 vga.paddle_r_pos_v[8]
.sym 43889 P2_3$SB_IO_IN
.sym 43890 vga.right_down_pressed
.sym 43894 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 43895 vga.paddle_r_pos_v[7]
.sym 43897 vga.paddle_r_pos_v[3]
.sym 43903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 43913 vga.paddle_r_pos_v[7]
.sym 43915 vga.paddle_r_pos_v[4]
.sym 43916 vga.paddle_r_pos_v[6]
.sym 43917 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 43919 $PACKER_VCC_NET
.sym 43920 vga.paddle_r_pos_v[8]
.sym 43922 vga.paddle_r_pos_v[3]
.sym 43925 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 43926 vga.paddle_r_pos_v[5]
.sym 43943 $nextpnr_ICESTORM_LC_61$O
.sym 43945 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 43949 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 43951 vga.paddle_r_pos_v[3]
.sym 43953 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 43955 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 43957 $PACKER_VCC_NET
.sym 43958 vga.paddle_r_pos_v[4]
.sym 43959 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 43961 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 43963 vga.paddle_r_pos_v[5]
.sym 43965 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 43967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 43969 vga.paddle_r_pos_v[6]
.sym 43971 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 43973 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 43975 vga.paddle_r_pos_v[7]
.sym 43977 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 43979 $nextpnr_ICESTORM_LC_62$I3
.sym 43982 vga.paddle_r_pos_v[8]
.sym 43983 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 43989 $nextpnr_ICESTORM_LC_62$I3
.sym 43995 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43996 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 43997 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 43998 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 43999 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 44000 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 44015 $PACKER_VCC_NET
.sym 44027 vga.paddle_r_pos_v[8]
.sym 44042 vga.paddle_r_pos_v[1]
.sym 44043 vga.paddle_r_pos_v[4]
.sym 44045 vga.paddle_r_pos_v[6]
.sym 44046 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 44047 vga.paddle_r_pos_v[0]
.sym 44048 vga.paddle_r_pos_v[5]
.sym 44055 vga.paddle_r_pos_v[7]
.sym 44057 vga.paddle_r_pos_v[3]
.sym 44066 $nextpnr_ICESTORM_LC_60$O
.sym 44069 vga.paddle_r_pos_v[0]
.sym 44072 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44075 vga.paddle_r_pos_v[1]
.sym 44076 vga.paddle_r_pos_v[0]
.sym 44078 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 44080 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 44082 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44084 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 44087 vga.paddle_r_pos_v[3]
.sym 44088 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 44090 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 44093 vga.paddle_r_pos_v[4]
.sym 44094 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 44096 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 44099 vga.paddle_r_pos_v[5]
.sym 44100 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 44102 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 44105 vga.paddle_r_pos_v[6]
.sym 44106 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 44108 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 44111 vga.paddle_r_pos_v[7]
.sym 44112 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 44116 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 44117 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 44133 P2_4$SB_IO_IN
.sym 44136 vga.paddle_r_pos_v[5]
.sym 44142 vga.paddle_l_pos_v[3]
.sym 44145 $PACKER_VCC_NET
.sym 44146 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 44148 vga.paddle_l_pos_v[4]
.sym 44152 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 44160 vga.right_down_1d
.sym 44162 vga.paddle_r_pos_v[8]
.sym 44170 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 44174 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 44177 vga.right_up_pressed
.sym 44183 rst
.sym 44185 P2_4$SB_IO_IN
.sym 44191 vga.paddle_r_pos_v[8]
.sym 44193 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 44220 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 44221 vga.right_up_pressed
.sym 44222 rst
.sym 44227 vga.right_down_1d
.sym 44229 P2_4$SB_IO_IN
.sym 44237 P1B9$SB_IO_OUT_$glb_clk
.sym 44238 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 44258 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 44281 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44285 vga.paddle_l_pos_v[6]
.sym 44290 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 44291 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 44293 vga.paddle_l_pos_v[7]
.sym 44294 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 44295 vga.paddle_l_pos_v[5]
.sym 44297 $PACKER_VCC_NET
.sym 44299 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 44300 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 44301 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 44302 vga.paddle_l_pos_v[3]
.sym 44305 $PACKER_VCC_NET
.sym 44306 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 44308 vga.paddle_l_pos_v[4]
.sym 44311 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 44312 $nextpnr_ICESTORM_LC_14$O
.sym 44314 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44318 vga.left_up_pressed_SB_LUT4_I2_I1[1]
.sym 44320 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 44324 vga.left_up_pressed_SB_LUT4_I2_I1[2]
.sym 44326 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 44327 $PACKER_VCC_NET
.sym 44328 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 44330 vga.left_up_pressed_SB_LUT4_I2_I1[3]
.sym 44333 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 44334 vga.paddle_l_pos_v[3]
.sym 44336 vga.left_up_pressed_SB_LUT4_I2_I1[4]
.sym 44338 $PACKER_VCC_NET
.sym 44339 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 44340 vga.paddle_l_pos_v[4]
.sym 44342 vga.left_up_pressed_SB_LUT4_I2_I1[5]
.sym 44345 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 44346 vga.paddle_l_pos_v[5]
.sym 44348 vga.left_up_pressed_SB_LUT4_I2_I1[6]
.sym 44350 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 44352 vga.paddle_l_pos_v[6]
.sym 44354 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 44356 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 44358 vga.paddle_l_pos_v[7]
.sym 44398 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 44419 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 44431 vga.paddle_l_pos_v[8]
.sym 44435 $nextpnr_ICESTORM_LC_15$I3
.sym 44438 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 44439 vga.paddle_l_pos_v[8]
.sym 44445 $nextpnr_ICESTORM_LC_15$I3
.sym 44488 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 44529 vga.interval_counter[3]
.sym 44539 vga.interval_counter[5]
.sym 44540 vga.interval_counter[6]
.sym 44543 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 44548 vga.interval_counter[0]
.sym 44549 vga.interval_counter[7]
.sym 44552 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44554 vga.interval_counter[4]
.sym 44558 $nextpnr_ICESTORM_LC_50$O
.sym 44561 vga.interval_counter[0]
.sym 44564 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 44567 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 44568 vga.interval_counter[0]
.sym 44570 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 44572 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44574 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 44576 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 44579 vga.interval_counter[3]
.sym 44580 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 44582 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 44584 vga.interval_counter[4]
.sym 44586 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 44588 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 44590 vga.interval_counter[5]
.sym 44592 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 44594 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 44596 vga.interval_counter[6]
.sym 44598 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 44600 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 44603 vga.interval_counter[7]
.sym 44604 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 44606 P1B9$SB_IO_OUT_$glb_clk
.sym 44607 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_O_$glb_sr
.sym 44609 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 44614 vga.interval_counter[0]
.sym 44624 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 44633 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44634 vga.interval_counter[13]
.sym 44643 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 44644 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 44650 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 44652 vga.interval_counter[11]
.sym 44661 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 44665 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 44667 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44670 vga.interval_counter[13]
.sym 44679 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 44680 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 44681 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 44684 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 44685 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 44687 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 44690 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 44691 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 44693 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 44696 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44697 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 44699 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 44702 vga.interval_counter[11]
.sym 44703 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 44705 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 44707 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 44709 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 44711 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 44714 vga.interval_counter[13]
.sym 44715 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 44717 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 44719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 44721 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 44723 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 44725 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 44727 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 44729 P1B9$SB_IO_OUT_$glb_clk
.sym 44730 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_O_$glb_sr
.sym 44737 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 44745 P2_1$SB_IO_IN
.sym 44752 P2_1$SB_IO_IN
.sym 44767 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 44773 vga.interval_counter[17]
.sym 44776 vga.interval_counter[20]
.sym 44783 vga.interval_counter[19]
.sym 44793 vga.interval_counter[21]
.sym 44794 vga.interval_counter[22]
.sym 44795 vga.interval_counter[23]
.sym 44796 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 44798 vga.interval_counter[18]
.sym 44804 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 44806 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 44808 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 44810 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 44813 vga.interval_counter[17]
.sym 44814 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 44816 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 44818 vga.interval_counter[18]
.sym 44820 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 44822 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 44824 vga.interval_counter[19]
.sym 44826 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 44828 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 44831 vga.interval_counter[20]
.sym 44832 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 44834 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 44837 vga.interval_counter[21]
.sym 44838 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 44840 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 44843 vga.interval_counter[22]
.sym 44844 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 44846 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 44849 vga.interval_counter[23]
.sym 44850 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 44852 P1B9$SB_IO_OUT_$glb_clk
.sym 44853 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_O_$glb_sr
.sym 44890 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 44896 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44897 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 44898 vga.interval_counter[19]
.sym 44900 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 44902 rst
.sym 44903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44904 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1[1]
.sym 44905 vga.interval_counter[18]
.sym 44906 vga.interval_counter[13]
.sym 44913 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 44916 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1[2]
.sym 44919 vga.interval_counter[24]
.sym 44922 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 44929 vga.interval_counter[24]
.sym 44931 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 44934 rst
.sym 44935 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 44936 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1[2]
.sym 44937 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1[1]
.sym 44941 vga.interval_counter[18]
.sym 44943 vga.interval_counter[19]
.sym 44946 vga.interval_counter[24]
.sym 44947 vga.interval_counter[13]
.sym 44958 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 44959 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 44960 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44961 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 44964 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 44965 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 44966 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 44967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44975 P1B9$SB_IO_OUT_$glb_clk
.sym 44976 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_O_$glb_sr
.sym 47512 $PACKER_VCC_NET
.sym 47514 vga.paddle_r_pos_v[7]
.sym 47516 vga.paddle_r_pos_v[4]
.sym 47519 vga.paddle_r_pos_v[5]
.sym 47520 $PACKER_VCC_NET
.sym 47521 vga.paddle_r_pos_v[8]
.sym 47523 vga.paddle_r_pos_v[3]
.sym 47525 vga.paddle_r_pos_v[6]
.sym 47526 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 47528 $nextpnr_ICESTORM_LC_12$O
.sym 47530 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 47534 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 47536 vga.paddle_r_pos_v[3]
.sym 47540 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 47542 $PACKER_VCC_NET
.sym 47543 vga.paddle_r_pos_v[4]
.sym 47546 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 47548 $PACKER_VCC_NET
.sym 47549 vga.paddle_r_pos_v[5]
.sym 47552 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 47555 vga.paddle_r_pos_v[6]
.sym 47558 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 47560 vga.paddle_r_pos_v[7]
.sym 47564 $nextpnr_ICESTORM_LC_13$I3
.sym 47567 vga.paddle_r_pos_v[8]
.sym 47574 $nextpnr_ICESTORM_LC_13$I3
.sym 47620 $PACKER_VCC_NET
.sym 47623 vga.paddle_r_pos_v[4]
.sym 47625 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 47628 $PACKER_VCC_NET
.sym 47629 vga.paddle_r_pos_v[7]
.sym 47630 vga.paddle_r_pos_v[3]
.sym 47632 vga.paddle_r_pos_v[6]
.sym 47634 vga.paddle_r_pos_v[5]
.sym 47637 vga.paddle_r_pos_v[1]
.sym 47639 vga.paddle_r_pos_v[0]
.sym 47651 $nextpnr_ICESTORM_LC_10$O
.sym 47654 vga.paddle_r_pos_v[0]
.sym 47657 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47659 vga.paddle_r_pos_v[1]
.sym 47660 $PACKER_VCC_NET
.sym 47663 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47665 $PACKER_VCC_NET
.sym 47666 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 47667 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47669 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 47671 vga.paddle_r_pos_v[3]
.sym 47672 $PACKER_VCC_NET
.sym 47673 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47675 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 47677 $PACKER_VCC_NET
.sym 47678 vga.paddle_r_pos_v[4]
.sym 47679 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 47681 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 47683 vga.paddle_r_pos_v[5]
.sym 47684 $PACKER_VCC_NET
.sym 47685 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 47687 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 47689 $PACKER_VCC_NET
.sym 47690 vga.paddle_r_pos_v[6]
.sym 47691 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 47693 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 47695 $PACKER_VCC_NET
.sym 47696 vga.paddle_r_pos_v[7]
.sym 47697 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 47737 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 47755 $PACKER_VCC_NET
.sym 47759 vga.paddle_r_pos_v[8]
.sym 47776 vga.paddle_r_pos_v[8]
.sym 47777 $PACKER_VCC_NET
.sym 47778 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 47867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47868 vga.paddle_r_pos_v[6]
.sym 47869 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 47870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 47872 vga.paddle_r_pos_v[4]
.sym 47876 vga.paddle_r_pos_v[5]
.sym 47878 vga.paddle_r_pos_v[7]
.sym 47879 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 47880 vga.paddle_r_pos_v[3]
.sym 47882 $PACKER_VCC_NET
.sym 47883 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 47888 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 47891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 47892 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 47894 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 47897 $nextpnr_ICESTORM_LC_27$O
.sym 47899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 47903 vga.right_up_pressed_SB_LUT4_I2_I1[1]
.sym 47905 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 47909 vga.right_up_pressed_SB_LUT4_I2_I1[2]
.sym 47911 $PACKER_VCC_NET
.sym 47912 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47913 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 47915 vga.right_up_pressed_SB_LUT4_I2_I1[3]
.sym 47917 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 47919 vga.paddle_r_pos_v[3]
.sym 47921 vga.right_up_pressed_SB_LUT4_I2_I1[4]
.sym 47923 $PACKER_VCC_NET
.sym 47924 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 47925 vga.paddle_r_pos_v[4]
.sym 47927 vga.right_up_pressed_SB_LUT4_I2_I1[5]
.sym 47929 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 47931 vga.paddle_r_pos_v[5]
.sym 47933 vga.right_up_pressed_SB_LUT4_I2_I1[6]
.sym 47935 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 47937 vga.paddle_r_pos_v[6]
.sym 47939 vga.right_up_pressed_SB_LUT4_I2_I1[7]
.sym 47942 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 47943 vga.paddle_r_pos_v[7]
.sym 47968 vga.paddle_r_pos_v[4]
.sym 47983 vga.right_up_pressed_SB_LUT4_I2_I1[7]
.sym 47996 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 48002 vga.paddle_r_pos_v[8]
.sym 48020 $nextpnr_ICESTORM_LC_28$I3
.sym 48022 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 48024 vga.paddle_r_pos_v[8]
.sym 48030 $nextpnr_ICESTORM_LC_28$I3
.sym 48360 vga.interval_counter[3]
.sym 48361 vga.interval_counter[4]
.sym 48372 vga.interval_counter[7]
.sym 48376 vga.interval_counter[11]
.sym 48408 vga.interval_counter[11]
.sym 48409 vga.interval_counter[4]
.sym 48410 vga.interval_counter[3]
.sym 48411 vga.interval_counter[7]
.sym 48453 P2_2$SB_IO_IN
.sym 48491 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 48494 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 48502 vga.interval_counter[0]
.sym 48521 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 48522 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 48551 vga.interval_counter[0]
.sym 48560 P1B9$SB_IO_OUT_$glb_clk
.sym 48561 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_O_$glb_sr
.sym 48615 vga.interval_counter[20]
.sym 48616 vga.interval_counter[21]
.sym 48617 vga.interval_counter[22]
.sym 48618 vga.interval_counter[23]
.sym 48672 vga.interval_counter[23]
.sym 48673 vga.interval_counter[20]
.sym 48674 vga.interval_counter[21]
.sym 48675 vga.interval_counter[22]
.sym 48688 $PACKER_GND_NET
.sym 48810 P1B9$SB_IO_OUT
.sym 48819 $PACKER_GND_NET
.sym 48880 P1B9$SB_IO_OUT
.sym 52168 $PACKER_VCC_NET
.sym 52170 P1B4$SB_IO_OUT
.sym 52541 P1B4$SB_IO_OUT
.sym 52682 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_O
.sym 52683 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_O
.sym 52700 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_O
.sym 52711 P1B9$SB_IO_OUT
.sym 56479 rst
.sym 56489 pll_PLL$nextnr_LOCK_lut_through_net
.sym 56514 P1B9$SB_IO_OUT
.sym 56518 P1B4$SB_IO_OUT
.sym 56529 P1B4$SB_IO_OUT
.sym 56534 P1B9$SB_IO_OUT
.sym 59209 P2_3$SB_IO_IN
.sym 60075 P2_1$SB_IO_IN
.sym 63775 P2_2$SB_IO_IN
.sym 63788 P1B4$SB_IO_OUT
.sym 63791 $PACKER_VCC_NET
.sym 64172 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64198 $PACKER_GND_NET
.sym 67997 P1B4$SB_IO_OUT
.sym 67999 $PACKER_VCC_NET
.sym 68005 $PACKER_VCC_NET
.sym 68006 P1B9$SB_IO_OUT
.sym 68009 P1B4$SB_IO_OUT
.sym 68017 P1B9$SB_IO_OUT
.sym 68023 P1B4$SB_IO_OUT
.sym 68025 $PACKER_VCC_NET
.sym 68033 P1B9$SB_IO_OUT
.sym 68187 P2_3$SB_IO_IN
.sym 70343 P2_3$SB_IO_IN
.sym 71693 P2_1$SB_IO_IN
.sym 71794 P2_1$SB_IO_IN
.sym 71827 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71831 rst
.sym 71837 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71861 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71865 rst
.sym 71913 P2_3$SB_IO_IN
.sym 73297 P2_3$SB_IO_IN
.sym 75406 P2_2$SB_IO_IN
.sym 75625 P2_2$SB_IO_IN
.sym 78732 P2_2$SB_IO_IN
.sym 78867 rst
.sym 78880 rst
.sym 79049 P2_4$SB_IO_IN
.sym 82775 P2_4$SB_IO_IN
.sym 84159 P2_4$SB_IO_IN
.sym 104002 vga.count_h[0]
.sym 104003 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 104006 vga.count_h[1]
.sym 104007 vga.ball_pos_h[1]
.sym 104010 vga.count_h[2]
.sym 104011 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 104012 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 104014 vga.count_h[3]
.sym 104015 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 104016 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 104018 vga.count_h[4]
.sym 104019 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 104020 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 104022 vga.count_h[5]
.sym 104023 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 104024 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 104026 vga.count_h[6]
.sym 104027 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 104028 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 104030 vga.count_h[7]
.sym 104031 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 104032 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 104034 vga.count_h[8]
.sym 104035 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 104036 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 104038 vga.count_h[9]
.sym 104039 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 104040 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 104043 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104047 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104051 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104055 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104059 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104063 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104067 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104071 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104075 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104079 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104083 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104087 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104091 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104095 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104099 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104103 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104107 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104111 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104115 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104119 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104123 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104127 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 104132 $nextpnr_ICESTORM_LC_7$I3
.sym 104158 vga.ball_pos_h[2]
.sym 104159 $PACKER_VCC_NET
.sym 104160 vga.ball_pos_h[1]
.sym 104194 vga.count_h[0]
.sym 104195 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 104196 vga.ball_pos_h[0]
.sym 104198 vga.count_h[1]
.sym 104199 vga.ball_pos_h[1]
.sym 104201 vga.ball_pos_h[2]
.sym 104202 vga.count_h[2]
.sym 104203 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 104204 vga.ball_pos_h[1]
.sym 104206 vga.count_h[3]
.sym 104207 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 104210 vga.count_h[4]
.sym 104211 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 104214 vga.count_h[5]
.sym 104215 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 104218 vga.count_h[6]
.sym 104219 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 104222 vga.count_h[7]
.sym 104223 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 104226 vga.count_h[8]
.sym 104227 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 104230 vga.count_h[9]
.sym 104231 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 104235 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 104236 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[9]
.sym 104240 $nextpnr_ICESTORM_LC_58$I3
.sym 104258 vga.ball_pos_h[0]
.sym 104262 vga.ball_pos_h[1]
.sym 104263 $PACKER_VCC_NET
.sym 104266 vga.ball_pos_h[2]
.sym 104267 $PACKER_VCC_NET
.sym 104268 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 104270 vga.ball_pos_h[3]
.sym 104271 $PACKER_VCC_NET
.sym 104272 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 104274 vga.ball_pos_h[4]
.sym 104275 $PACKER_VCC_NET
.sym 104276 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 104278 vga.ball_pos_h[5]
.sym 104279 $PACKER_VCC_NET
.sym 104280 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 104282 vga.ball_pos_h[6]
.sym 104283 $PACKER_VCC_NET
.sym 104284 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 104286 vga.ball_pos_h[7]
.sym 104287 $PACKER_VCC_NET
.sym 104288 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 104290 vga.ball_pos_h[8]
.sym 104291 $PACKER_VCC_NET
.sym 104292 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 104293 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 104294 vga.ball_pos_h[9]
.sym 104295 vga.ball_motion_l
.sym 104296 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 104302 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 104303 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 104304 vga.ball_motion_l
.sym 104310 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 104311 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 104312 vga.ball_motion_l
.sym 104314 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 104315 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 104316 vga.ball_motion_l
.sym 104323 rst_SB_DFF_Q_D[0]
.sym 104324 P1B10$SB_IO_OUT
.sym 104328 P1B10$SB_IO_OUT
.sym 104329 rst_SB_DFF_Q_D[0]
.sym 104898 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 104902 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 104906 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 104910 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 104914 $PACKER_VCC_NET
.sym 104916 $nextpnr_ICESTORM_LC_41$I3
.sym 104919 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 104920 $nextpnr_ICESTORM_LC_41$COUT
.sym 104930 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 104934 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 104935 $PACKER_VCC_NET
.sym 104938 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 104939 $PACKER_VCC_NET
.sym 104942 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 104946 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 104950 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 104954 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 104958 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 104962 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 104968 $nextpnr_ICESTORM_LC_37$I3
.sym 104985 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 104994 vga.ball_pos_h[1]
.sym 104998 vga.ball_pos_h[2]
.sym 104999 $PACKER_VCC_NET
.sym 105002 vga.ball_pos_h[3]
.sym 105003 $PACKER_VCC_NET
.sym 105004 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 105006 vga.ball_pos_h[4]
.sym 105007 $PACKER_VCC_NET
.sym 105008 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 105010 vga.ball_pos_h[5]
.sym 105011 $PACKER_VCC_NET
.sym 105012 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 105014 vga.ball_pos_h[6]
.sym 105015 $PACKER_VCC_NET
.sym 105016 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 105018 vga.ball_pos_h[7]
.sym 105019 $PACKER_VCC_NET
.sym 105020 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 105022 vga.ball_pos_h[8]
.sym 105023 $PACKER_VCC_NET
.sym 105024 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 105026 vga.ball_pos_h[9]
.sym 105027 $PACKER_VCC_NET
.sym 105028 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 105032 $nextpnr_ICESTORM_LC_19$I3
.sym 105035 vga.blank_h
.sym 105036 vga.blank_v
.sym 105041 vga.count_h[7]
.sym 105042 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[7]
.sym 105043 vga.count_h[9]
.sym 105044 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[9]
.sym 105049 vga.count_h[4]
.sym 105050 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[4]
.sym 105051 vga.count_h[6]
.sym 105052 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[6]
.sym 105054 vga.count_h[3]
.sym 105055 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 105056 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 105058 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 105062 $PACKER_VCC_NET
.sym 105063 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 105067 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 105071 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 105074 $PACKER_VCC_NET
.sym 105075 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105078 $PACKER_VCC_NET
.sym 105079 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 105082 $PACKER_VCC_NET
.sym 105083 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105086 $PACKER_VCC_NET
.sym 105087 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105091 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105093 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[8]
.sym 105094 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1[11]
.sym 105095 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[31]
.sym 105096 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[8]
.sym 105097 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105098 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 105099 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105100 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105101 vga.count_h[2]
.sym 105102 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 105103 vga.count_h[5]
.sym 105104 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[5]
.sym 105109 vga.count_h[8]
.sym 105110 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[8]
.sym 105111 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 105112 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 105117 vga.count_h[0]
.sym 105118 vga.ball_pos_h[0]
.sym 105119 vga.count_h[1]
.sym 105120 vga.ball_pos_h[1]
.sym 105122 vga.count_h[4]
.sym 105126 vga.count_h[5]
.sym 105127 $PACKER_VCC_NET
.sym 105130 vga.count_h[6]
.sym 105131 $PACKER_VCC_NET
.sym 105134 vga.count_h[7]
.sym 105138 vga.count_h[8]
.sym 105139 $PACKER_VCC_NET
.sym 105142 vga.count_h[9]
.sym 105146 $PACKER_VCC_NET
.sym 105148 $nextpnr_ICESTORM_LC_24$I3
.sym 105152 $nextpnr_ICESTORM_LC_24$COUT
.sym 105154 vga.ball_pos_h[1]
.sym 105159 vga.ball_pos_h[2]
.sym 105163 vga.ball_pos_h[3]
.sym 105164 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 105167 vga.ball_pos_h[4]
.sym 105168 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 105171 vga.ball_pos_h[5]
.sym 105172 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 105175 vga.ball_pos_h[6]
.sym 105176 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 105179 vga.ball_pos_h[7]
.sym 105180 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 105183 vga.ball_pos_h[8]
.sym 105184 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 105187 vga.ball_pos_h[9]
.sym 105188 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 105192 $nextpnr_ICESTORM_LC_32$I3
.sym 105196 rst_counter_SB_LUT4_O_6_I3[0]
.sym 105200 rst_counter_SB_LUT4_O_2_I3
.sym 105208 rst_counter_SB_LUT4_O_6_I3[3]
.sym 105212 rst_counter_SB_LUT4_O_1_I3
.sym 105216 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 105218 rst_counter[9]
.sym 105222 rst_counter[8]
.sym 105223 $PACKER_VCC_NET
.sym 105224 rst_counter[9]
.sym 105226 rst_counter[7]
.sym 105227 $PACKER_VCC_NET
.sym 105228 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 105230 rst_counter[6]
.sym 105231 $PACKER_VCC_NET
.sym 105232 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 105234 rst_counter[5]
.sym 105235 $PACKER_VCC_NET
.sym 105236 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 105238 rst_counter[4]
.sym 105239 $PACKER_VCC_NET
.sym 105240 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 105242 rst_counter[3]
.sym 105243 $PACKER_VCC_NET
.sym 105244 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 105246 rst_counter[2]
.sym 105247 $PACKER_VCC_NET
.sym 105248 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 105250 rst_counter[1]
.sym 105251 $PACKER_VCC_NET
.sym 105252 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 105253 rst_counter_SB_LUT4_O_I3[3]
.sym 105255 $PACKER_VCC_NET
.sym 105256 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 105257 vga.ball_pos_h[0]
.sym 105258 vga.ball_pos_h[1]
.sym 105259 vga.ball_pos_h[9]
.sym 105260 vga.ball_pos_h[4]
.sym 105261 vga.ball_pos_h[7]
.sym 105262 vga.ball_pos_h[8]
.sym 105263 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105264 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 105265 vga.ball_pos_h[2]
.sym 105266 vga.ball_pos_h[3]
.sym 105267 vga.ball_pos_h[5]
.sym 105268 vga.ball_pos_h[6]
.sym 105269 rst_counter_SB_LUT4_O_2_I3
.sym 105270 rst_counter_SB_LUT4_O_1_I3
.sym 105271 rst_counter_SB_LUT4_O_I3[2]
.sym 105272 rst_counter_SB_LUT4_O_I3[3]
.sym 105276 rst_counter_SB_LUT4_O_4_I3
.sym 105277 rst_counter_SB_LUT4_O_6_I3[0]
.sym 105278 rst_counter_SB_LUT4_O_6_I3[1]
.sym 105279 rst_counter_SB_LUT4_O_4_I3
.sym 105280 rst_counter_SB_LUT4_O_6_I3[3]
.sym 105282 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105283 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 105284 vga.ball_motion_l
.sym 105285 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 105286 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 105287 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[2]
.sym 105288 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 105289 rst_counter[9]
.sym 105300 rst_counter_SB_LUT4_O_I3[2]
.sym 105304 rst_counter_SB_LUT4_O_6_I3[1]
.sym 105308 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[2]
.sym 105311 vga.ball_pos_h[1]
.sym 105312 vga.ball_pos_h[0]
.sym 105858 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 105862 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 105866 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 105867 $PACKER_VCC_NET
.sym 105870 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 105874 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 105878 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 105882 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 105886 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 105889 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 105890 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 105891 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 105892 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 105898 rst
.sym 105899 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 105900 vga.blank_v_SB_DFFESS_Q_D[2]
.sym 105902 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 105903 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[3]
.sym 105904 rst
.sym 105913 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 105914 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 105915 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 105916 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 105922 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 105927 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 105929 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105931 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 105932 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 105933 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105935 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 105936 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 105937 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105939 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 105940 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 105941 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105943 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 105944 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 105945 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105947 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 105948 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 105949 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105951 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 105952 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 105953 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105955 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 105956 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 105963 rst
.sym 105964 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 105969 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105971 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 105972 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 105983 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 105984 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 105986 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 105990 $PACKER_VCC_NET
.sym 105991 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 105992 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 105995 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 105996 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 105998 $PACKER_VCC_NET
.sym 105999 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106000 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 106002 $PACKER_VCC_NET
.sym 106003 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106004 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 106006 $PACKER_VCC_NET
.sym 106007 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106010 $PACKER_VCC_NET
.sym 106011 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106014 $PACKER_VCC_NET
.sym 106015 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106018 $PACKER_VCC_NET
.sym 106019 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106021 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 106022 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 106023 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 106024 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 106025 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 106026 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 106027 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 106028 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 106032 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 106043 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 106044 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 106050 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 106054 $PACKER_VCC_NET
.sym 106055 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 106058 $PACKER_VCC_NET
.sym 106059 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 106062 $PACKER_VCC_NET
.sym 106063 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106067 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106070 $PACKER_VCC_NET
.sym 106071 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106072 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 106074 $PACKER_VCC_NET
.sym 106075 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106076 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 106078 $PACKER_VCC_NET
.sym 106079 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106080 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 106083 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106084 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 106088 $nextpnr_ICESTORM_LC_9$I3
.sym 106090 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 106091 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 106092 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 106094 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 106095 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 106096 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 106109 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 106110 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 106111 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 106112 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 106114 vga.count_h[0]
.sym 106117 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106119 vga.count_h[1]
.sym 106120 vga.count_h[0]
.sym 106121 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106123 vga.count_h[2]
.sym 106124 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 106125 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106127 vga.count_h[3]
.sym 106128 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 106129 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106131 vga.count_h[4]
.sym 106132 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 106133 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106135 vga.count_h[5]
.sym 106136 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 106137 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106139 vga.count_h[6]
.sym 106140 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 106141 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106143 vga.count_h[7]
.sym 106144 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 106145 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106147 vga.count_h[8]
.sym 106148 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 106149 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106151 vga.count_h[9]
.sym 106152 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 106153 vga.ball_pos_h[5]
.sym 106154 vga.ball_pos_h[6]
.sym 106155 vga.ball_pos_h[2]
.sym 106156 vga.ball_pos_h[3]
.sym 106161 vga.ball_pos_h[7]
.sym 106162 vga.ball_pos_h[8]
.sym 106163 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 106164 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 106173 vga.ball_pos_h[9]
.sym 106174 vga.ball_pos_h[0]
.sym 106175 vga.ball_pos_h[4]
.sym 106176 vga.ball_pos_h[1]
.sym 106178 vga.ball_pos_h[0]
.sym 106183 vga.ball_pos_h[1]
.sym 106187 vga.ball_pos_h[2]
.sym 106188 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 106191 vga.ball_pos_h[3]
.sym 106192 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 106195 vga.ball_pos_h[4]
.sym 106196 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 106199 vga.ball_pos_h[5]
.sym 106200 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 106203 vga.ball_pos_h[6]
.sym 106204 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 106207 vga.ball_pos_h[7]
.sym 106208 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 106211 vga.ball_pos_h[8]
.sym 106212 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 106213 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106214 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 106215 vga.ball_pos_h[9]
.sym 106216 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 106218 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106219 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 106220 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 106222 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106223 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 106224 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 106226 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106227 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 106228 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 106230 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106231 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 106232 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 106233 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 106234 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106235 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106236 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 106237 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 106238 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106239 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106240 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 106243 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 106244 vga.ball_motion_l
.sym 106247 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 106248 vga.ball_motion_l
.sym 106250 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106251 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106252 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 106254 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 106255 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 106256 vga.ball_motion_l
.sym 106258 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106259 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106260 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 106262 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
.sym 106263 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106264 vga.ball_pos_h[0]
.sym 106266 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 106267 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 106268 vga.ball_motion_l
.sym 106270 vga.ball_pos_h[1]
.sym 106271 $PACKER_VCC_NET
.sym 106272 vga.ball_pos_h[0]
.sym 106850 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 106851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 106854 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 106855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 106858 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 106859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 106862 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 106863 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 106864 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 106866 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 106867 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[4]
.sym 106868 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 106870 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 106871 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[5]
.sym 106872 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 106874 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 106875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[6]
.sym 106878 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 106879 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[7]
.sym 106882 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 106883 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[8]
.sym 106887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106907 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106911 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106915 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106919 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106923 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106927 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106931 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106935 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106939 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106943 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106947 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106951 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106955 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106959 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106963 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106971 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106975 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 106978 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[10]
.sym 106979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I2[9]
.sym 106980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I3[31]
.sym 107010 vga.count_h[0]
.sym 107014 vga.count_h[1]
.sym 107015 $PACKER_VCC_NET
.sym 107018 vga.count_h[2]
.sym 107019 $PACKER_VCC_NET
.sym 107022 vga.count_h[3]
.sym 107023 $PACKER_VCC_NET
.sym 107026 vga.count_h[4]
.sym 107030 vga.count_h[5]
.sym 107034 vga.count_h[6]
.sym 107038 vga.count_h[7]
.sym 107039 $PACKER_VCC_NET
.sym 107042 vga.count_h[8]
.sym 107043 $PACKER_VCC_NET
.sym 107046 vga.count_h[9]
.sym 107052 $nextpnr_ICESTORM_LC_5$I3
.sym 107056 vga.vs_out
.sym 107057 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 107058 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 107059 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 107060 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 107063 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 107064 rst
.sym 107066 rst
.sym 107067 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 107068 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 107071 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 107072 vga.count_h[0]
.sym 107074 vga.count_h[4]
.sym 107078 vga.count_h[5]
.sym 107082 vga.count_h[6]
.sym 107086 vga.count_h[7]
.sym 107090 vga.count_h[8]
.sym 107091 $PACKER_VCC_NET
.sym 107094 vga.count_h[9]
.sym 107098 $PACKER_VCC_NET
.sym 107100 $nextpnr_ICESTORM_LC_3$I3
.sym 107104 $nextpnr_ICESTORM_LC_3$COUT
.sym 107106 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 107111 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107112 vga.count_h[2]
.sym 107114 $PACKER_VCC_NET
.sym 107115 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 107116 vga.count_h[3]
.sym 107119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 107120 vga.count_h[4]
.sym 107123 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 107124 vga.count_h[5]
.sym 107127 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 107128 vga.count_h[6]
.sym 107131 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 107132 vga.count_h[7]
.sym 107135 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 107139 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 107144 $nextpnr_ICESTORM_LC_53$I3
.sym 107145 vga.count_h[5]
.sym 107146 vga.count_h[2]
.sym 107147 vga.count_h[9]
.sym 107148 vga.count_h[8]
.sym 107149 vga.count_h[8]
.sym 107150 vga.count_h[3]
.sym 107151 vga.count_h[9]
.sym 107152 vga.count_h[0]
.sym 107153 vga.count_h[2]
.sym 107154 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[9]
.sym 107155 vga.count_h[1]
.sym 107156 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 107157 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[9]
.sym 107158 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 107159 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 107160 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 107163 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 107164 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 107165 vga.count_h[7]
.sym 107166 vga.count_h[4]
.sym 107167 vga.count_h[5]
.sym 107168 vga.count_h[6]
.sym 107170 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 107175 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 107179 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 107182 $PACKER_VCC_NET
.sym 107183 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 107186 $PACKER_VCC_NET
.sym 107187 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 107189 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 107190 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 107191 vga.count_h[4]
.sym 107192 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[4]
.sym 107197 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 107198 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 107199 vga.ball_motion_l
.sym 107200 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 107203 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107204 rst
.sym 107211 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 107212 vga.ball_motion_l
.sym 107213 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 107214 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 107215 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107216 rst
.sym 107222 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 107223 vga.ball_motion_l
.sym 107224 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 107228 vga.hs_out
.sym 107810 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 107815 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 107819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 107823 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 107826 $PACKER_VCC_NET
.sym 107827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[4]
.sym 107830 $PACKER_VCC_NET
.sym 107831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[5]
.sym 107834 $PACKER_VCC_NET
.sym 107835 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[6]
.sym 107836 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 107838 $PACKER_VCC_NET
.sym 107839 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[7]
.sym 107840 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 107843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[8]
.sym 107844 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 107847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107855 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107863 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107879 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107883 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107907 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107911 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107915 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107919 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107923 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107927 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107931 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107935 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107937 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 107938 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 107939 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 107940 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 107953 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 107954 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 107955 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 107956 vga.paddle_r_pos_v[0]
.sym 107957 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 107958 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 107959 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 107960 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 107965 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 107966 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.sym 107967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 107968 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 107970 vga.count_h[7]
.sym 107974 vga.count_h[8]
.sym 107975 $PACKER_VCC_NET
.sym 107978 vga.count_h[9]
.sym 107982 $PACKER_VCC_NET
.sym 107984 $nextpnr_ICESTORM_LC_43$I3
.sym 107985 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 107986 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 107987 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[5]
.sym 107988 $nextpnr_ICESTORM_LC_43$COUT
.sym 108002 vga.count_h[0]
.sym 108006 vga.count_h[1]
.sym 108010 vga.count_h[2]
.sym 108014 vga.count_h[3]
.sym 108015 $PACKER_VCC_NET
.sym 108018 vga.count_h[4]
.sym 108022 vga.count_h[5]
.sym 108026 vga.count_h[6]
.sym 108030 vga.count_h[7]
.sym 108031 $PACKER_VCC_NET
.sym 108034 vga.count_h[8]
.sym 108035 $PACKER_VCC_NET
.sym 108038 vga.count_h[9]
.sym 108044 $nextpnr_ICESTORM_LC_34$I3
.sym 108047 vga.count_h[2]
.sym 108048 vga.count_h[3]
.sym 108051 vga.count_h[0]
.sym 108052 vga.count_h[1]
.sym 108057 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 108058 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 108059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 108060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 108063 rst
.sym 108064 P1A9$SB_IO_OUT
.sym 108065 vga.count_h[7]
.sym 108066 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108067 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 108068 vga.count_h[6]
.sym 108069 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 108070 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 108071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 108072 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 108073 vga.count_h[7]
.sym 108074 vga.count_h[6]
.sym 108075 vga.count_h[3]
.sym 108076 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[3]
.sym 108077 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 108078 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 108079 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 108080 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 108083 vga.count_h[4]
.sym 108084 vga.count_h[5]
.sym 108087 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 108088 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 108089 vga.count_h[9]
.sym 108090 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I1[3]
.sym 108091 vga.count_h[8]
.sym 108092 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 108093 vga.count_h[8]
.sym 108094 vga.count_h[9]
.sym 108095 vga.count_h[2]
.sym 108096 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 108098 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 108103 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 108107 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 108111 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 108115 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 108116 vga.count_h[8]
.sym 108119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 108120 vga.count_h[9]
.sym 108124 $nextpnr_ICESTORM_LC_17$I3
.sym 108128 vga.count_h[1]
.sym 108130 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 108134 $PACKER_VCC_NET
.sym 108135 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108138 $PACKER_VCC_NET
.sym 108139 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 108142 $PACKER_VCC_NET
.sym 108143 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 108146 $PACKER_VCC_NET
.sym 108147 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 108151 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 108155 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 108158 $PACKER_VCC_NET
.sym 108159 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 108163 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 108168 $nextpnr_ICESTORM_LC_22$I3
.sym 108190 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 108191 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 108192 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 108770 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 108775 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 108779 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 108783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 108786 $PACKER_VCC_NET
.sym 108787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 108790 $PACKER_VCC_NET
.sym 108791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 108794 $PACKER_VCC_NET
.sym 108795 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 108796 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 108798 $PACKER_VCC_NET
.sym 108799 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 108800 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 108803 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 108804 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 108807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108811 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108815 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108823 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108835 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108839 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108847 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108851 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108863 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108867 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108871 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108879 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108883 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108891 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 108897 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 108898 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 108899 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 108900 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 108905 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 108906 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 108907 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 108908 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[8]
.sym 108909 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 108910 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 108911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 108912 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 108917 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 108918 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 108919 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 108920 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 108937 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 108938 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 108939 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 108940 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 108962 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 108966 vga.paddle_l_pos_v[3]
.sym 108967 $PACKER_VCC_NET
.sym 108970 vga.paddle_l_pos_v[4]
.sym 108972 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 108974 vga.paddle_l_pos_v[5]
.sym 108975 $PACKER_VCC_NET
.sym 108976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 108978 vga.paddle_l_pos_v[6]
.sym 108979 $PACKER_VCC_NET
.sym 108980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 108982 vga.paddle_l_pos_v[7]
.sym 108983 $PACKER_VCC_NET
.sym 108984 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 108986 vga.paddle_l_pos_v[8]
.sym 108987 $PACKER_VCC_NET
.sym 108988 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 108990 $PACKER_VCC_NET
.sym 108992 $nextpnr_ICESTORM_LC_30$I3
.sym 108993 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 108994 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 108995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 108996 $nextpnr_ICESTORM_LC_30$COUT
.sym 108997 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 108998 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 108999 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 109000 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 109001 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 109002 vga.paddle_l_pos_v[1]
.sym 109003 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 109004 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 109009 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 109010 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 109011 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 109012 vga.paddle_l_pos_v[0]
.sym 109013 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 109014 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 109015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109016 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109017 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 109018 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 109019 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 109020 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 109021 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109022 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109024 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 109026 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 109035 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[3]
.sym 109039 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 109042 $PACKER_VCC_NET
.sym 109043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[5]
.sym 109047 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[7]
.sym 109050 $PACKER_VCC_NET
.sym 109051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[8]
.sym 109055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_I1[8]
.sym 109057 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 109058 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 109059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 109060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 109087 vga.paddle_l_pos_v[0]
.sym 109088 vga.paddle_l_pos_v[1]
.sym 109090 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109095 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 109099 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 109103 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 109106 $PACKER_VCC_NET
.sym 109107 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 109110 $PACKER_VCC_NET
.sym 109111 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 109114 $PACKER_VCC_NET
.sym 109115 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 109118 $PACKER_VCC_NET
.sym 109119 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 109123 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 109127 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 109129 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 109130 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 109131 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 109132 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 109730 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 109731 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109734 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 109735 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 109738 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 109739 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 109742 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 109743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 109744 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 109746 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 109747 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 109748 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 109750 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 109751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 109752 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 109754 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 109755 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 109758 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 109759 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 109762 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 109763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 109767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109771 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109775 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109795 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109799 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109803 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109811 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109815 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109823 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109835 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109839 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109847 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109851 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109858 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 109859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[10]
.sym 109860 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 109865 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 109866 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 109867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 109868 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 109873 vga.paddle_r_pos_v[1]
.sym 109874 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 109875 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 109876 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[6]
.sym 109913 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 109914 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109915 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 109916 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 109922 vga.paddle_l_pos_v[0]
.sym 109927 vga.paddle_l_pos_v[1]
.sym 109928 vga.paddle_l_pos_v[0]
.sym 109931 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 109932 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 109935 vga.paddle_l_pos_v[3]
.sym 109936 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 109939 vga.paddle_l_pos_v[4]
.sym 109940 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 109943 vga.paddle_l_pos_v[5]
.sym 109944 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 109947 vga.paddle_l_pos_v[6]
.sym 109948 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 109951 vga.paddle_l_pos_v[7]
.sym 109952 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 109955 vga.paddle_l_pos_v[8]
.sym 109956 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 109957 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 109958 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 109959 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 109960 vga.left_down_pressed
.sym 109961 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 109962 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 109963 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 109964 vga.left_down_pressed
.sym 109965 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 109966 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 109967 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 109968 vga.left_down_pressed
.sym 109969 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 109970 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 109971 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 109972 vga.left_down_pressed
.sym 109973 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 109974 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 109975 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 109976 vga.left_down_pressed
.sym 109977 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 109978 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 109979 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 109980 vga.left_down_pressed
.sym 109981 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 109982 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 109983 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 109984 vga.left_down_pressed
.sym 109985 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 109986 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 109987 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 109988 vga.left_down_pressed
.sym 110001 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110006 vga.paddle_l_pos_v[3]
.sym 110007 $PACKER_VCC_NET
.sym 110008 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 110010 vga.paddle_l_pos_v[1]
.sym 110011 $PACKER_VCC_NET
.sym 110012 vga.paddle_l_pos_v[0]
.sym 110018 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 110019 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110020 vga.paddle_l_pos_v[0]
.sym 110022 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 110023 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 110024 vga.paddle_l_pos_v[1]
.sym 110026 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 110027 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 110030 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 110031 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 110032 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 110034 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 110035 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 110036 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 110038 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 110039 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 110040 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 110042 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 110043 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 110044 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 110046 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 110047 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 110048 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[5]
.sym 110050 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 110051 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 110052 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 110055 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 110056 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[7]
.sym 110060 $nextpnr_ICESTORM_LC_45$I3
.sym 110065 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 110066 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 110067 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 110068 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[4]
.sym 110069 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 110070 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[6]
.sym 110071 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[7]
.sym 110072 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[5]
.sym 110082 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 110087 vga.paddle_l_pos_v[3]
.sym 110088 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 110090 $PACKER_VCC_NET
.sym 110091 vga.paddle_l_pos_v[4]
.sym 110092 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 110095 vga.paddle_l_pos_v[5]
.sym 110096 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 110099 vga.paddle_l_pos_v[6]
.sym 110100 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[4]
.sym 110103 vga.paddle_l_pos_v[7]
.sym 110104 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[5]
.sym 110107 vga.paddle_l_pos_v[8]
.sym 110108 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[6]
.sym 110112 $nextpnr_ICESTORM_LC_55$I3
.sym 110722 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110726 vga.paddle_r_pos_v[3]
.sym 110727 $PACKER_VCC_NET
.sym 110730 vga.paddle_r_pos_v[4]
.sym 110732 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
.sym 110734 vga.paddle_r_pos_v[5]
.sym 110735 $PACKER_VCC_NET
.sym 110736 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.sym 110738 vga.paddle_r_pos_v[6]
.sym 110739 $PACKER_VCC_NET
.sym 110740 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[4]
.sym 110742 vga.paddle_r_pos_v[7]
.sym 110743 $PACKER_VCC_NET
.sym 110744 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[5]
.sym 110746 vga.paddle_r_pos_v[8]
.sym 110747 $PACKER_VCC_NET
.sym 110748 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[6]
.sym 110752 $nextpnr_ICESTORM_LC_57$I3
.sym 110754 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 110755 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 110756 vga.paddle_r_pos_v[0]
.sym 110758 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[1]
.sym 110759 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 110760 vga.paddle_r_pos_v[1]
.sym 110762 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[2]
.sym 110763 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110766 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[3]
.sym 110767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 110768 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110770 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[4]
.sym 110771 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 110774 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_1_I2[0]
.sym 110775 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 110778 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[6]
.sym 110779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 110780 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 110782 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[7]
.sym 110783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 110784 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 110786 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI[8]
.sym 110787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 110788 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 110792 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 110796 $nextpnr_ICESTORM_LC_26$I3
.sym 110798 vga.paddle_r_pos_v[3]
.sym 110799 $PACKER_VCC_NET
.sym 110800 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110813 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110814 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110815 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 110816 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 110818 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 110823 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 110827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 110834 $PACKER_VCC_NET
.sym 110835 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 110836 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 110838 $PACKER_VCC_NET
.sym 110839 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 110840 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 110842 $PACKER_VCC_NET
.sym 110843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 110846 $PACKER_VCC_NET
.sym 110847 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 110851 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 110855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 110857 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 110858 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 110859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 110860 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 110864 P2_4$SB_IO_IN
.sym 110880 P2_3$SB_IO_IN
.sym 110892 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 110899 P2_3$SB_IO_IN
.sym 110900 vga.right_up_1d
.sym 110914 vga.paddle_l_pos_v[0]
.sym 110918 vga.paddle_l_pos_v[1]
.sym 110919 $PACKER_VCC_NET
.sym 110922 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 110923 $PACKER_VCC_NET
.sym 110924 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 110926 vga.paddle_l_pos_v[3]
.sym 110927 $PACKER_VCC_NET
.sym 110928 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 110930 vga.paddle_l_pos_v[4]
.sym 110931 $PACKER_VCC_NET
.sym 110932 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 110934 vga.paddle_l_pos_v[5]
.sym 110935 $PACKER_VCC_NET
.sym 110936 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 110938 vga.paddle_l_pos_v[6]
.sym 110939 $PACKER_VCC_NET
.sym 110940 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 110942 vga.paddle_l_pos_v[7]
.sym 110943 $PACKER_VCC_NET
.sym 110944 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 110946 vga.paddle_l_pos_v[8]
.sym 110947 $PACKER_VCC_NET
.sym 110948 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 110955 P2_1$SB_IO_IN
.sym 110956 vga.left_up_1d
.sym 110959 P2_2$SB_IO_IN
.sym 110960 vga.left_down_1d
.sym 110962 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 110963 vga.left_up_pressed
.sym 110964 rst
.sym 110970 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 110971 vga.left_down_pressed
.sym 110972 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 110978 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[0]
.sym 110979 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[1]
.sym 110980 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[2]
.sym 110984 P2_1$SB_IO_IN
.sym 110986 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 110987 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 110988 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 110989 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110990 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 110991 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 110992 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 110993 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 110994 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 110995 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 110996 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 110997 vga.interval_counter[0]
.sym 110998 vga.interval_counter[17]
.sym 110999 vga.interval_counter[5]
.sym 111000 vga.interval_counter[6]
.sym 111001 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111002 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 111003 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111004 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 111005 vga.interval_counter[17]
.sym 111006 vga.interval_counter[0]
.sym 111007 vga.interval_counter[5]
.sym 111008 vga.interval_counter[6]
.sym 111020 P2_2$SB_IO_IN
.sym 111033 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111034 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 111035 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 111036 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 111042 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 111046 vga.paddle_l_pos_v[3]
.sym 111050 vga.paddle_l_pos_v[4]
.sym 111051 $PACKER_VCC_NET
.sym 111054 vga.paddle_l_pos_v[5]
.sym 111055 $PACKER_VCC_NET
.sym 111058 vga.paddle_l_pos_v[6]
.sym 111062 vga.paddle_l_pos_v[7]
.sym 111066 vga.paddle_l_pos_v[8]
.sym 111072 $nextpnr_ICESTORM_LC_49$I3
.sym 111689 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 111690 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 111691 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111692 vga.right_down_pressed
.sym 111694 vga.paddle_r_pos_v[1]
.sym 111695 $PACKER_VCC_NET
.sym 111696 vga.paddle_r_pos_v[0]
.sym 111697 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 111707 vga.paddle_r_pos_v[1]
.sym 111708 vga.paddle_r_pos_v[0]
.sym 111714 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111715 vga.right_down_pressed
.sym 111716 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 111717 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 111718 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 111719 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111720 vga.right_down_pressed
.sym 111721 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 111722 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 111723 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111724 vga.right_down_pressed
.sym 111725 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 111726 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 111727 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111728 vga.right_down_pressed
.sym 111729 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 111730 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 111731 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111732 vga.right_down_pressed
.sym 111733 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 111734 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 111735 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111736 vga.right_down_pressed
.sym 111737 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 111738 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 111739 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111740 vga.right_down_pressed
.sym 111741 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 111742 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 111743 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 111744 vga.right_down_pressed
.sym 111746 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 111751 vga.paddle_r_pos_v[3]
.sym 111752 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 111754 $PACKER_VCC_NET
.sym 111755 vga.paddle_r_pos_v[4]
.sym 111756 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 111759 vga.paddle_r_pos_v[5]
.sym 111760 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 111763 vga.paddle_r_pos_v[6]
.sym 111764 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 111767 vga.paddle_r_pos_v[7]
.sym 111768 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 111771 vga.paddle_r_pos_v[8]
.sym 111772 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 111776 $nextpnr_ICESTORM_LC_62$I3
.sym 111778 vga.paddle_r_pos_v[0]
.sym 111783 vga.paddle_r_pos_v[1]
.sym 111784 vga.paddle_r_pos_v[0]
.sym 111787 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 111788 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111791 vga.paddle_r_pos_v[3]
.sym 111792 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 111795 vga.paddle_r_pos_v[4]
.sym 111796 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 111799 vga.paddle_r_pos_v[5]
.sym 111800 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 111803 vga.paddle_r_pos_v[6]
.sym 111804 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 111807 vga.paddle_r_pos_v[7]
.sym 111808 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 111811 vga.paddle_r_pos_v[8]
.sym 111812 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 111830 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 111831 vga.right_up_pressed
.sym 111832 rst
.sym 111835 P2_4$SB_IO_IN
.sym 111836 vga.right_down_1d
.sym 111842 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111847 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 111850 $PACKER_VCC_NET
.sym 111851 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 111852 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 111855 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 111856 vga.paddle_l_pos_v[3]
.sym 111858 $PACKER_VCC_NET
.sym 111859 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 111860 vga.paddle_l_pos_v[4]
.sym 111863 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 111864 vga.paddle_l_pos_v[5]
.sym 111867 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 111868 vga.paddle_l_pos_v[6]
.sym 111871 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 111872 vga.paddle_l_pos_v[7]
.sym 111875 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 111876 vga.paddle_l_pos_v[8]
.sym 111880 $nextpnr_ICESTORM_LC_15$I3
.sym 111906 vga.interval_counter[0]
.sym 111911 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 111912 vga.interval_counter[0]
.sym 111915 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 111916 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 111919 vga.interval_counter[3]
.sym 111920 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 111923 vga.interval_counter[4]
.sym 111924 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 111927 vga.interval_counter[5]
.sym 111928 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 111931 vga.interval_counter[6]
.sym 111932 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 111935 vga.interval_counter[7]
.sym 111936 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 111939 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[0]
.sym 111940 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 111943 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 111944 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 111947 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111948 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 111951 vga.interval_counter[11]
.sym 111952 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 111955 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 111956 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 111959 vga.interval_counter[13]
.sym 111960 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 111963 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 111964 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 111967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111968 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 111971 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 111972 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 111975 vga.interval_counter[17]
.sym 111976 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 111979 vga.interval_counter[18]
.sym 111980 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 111983 vga.interval_counter[19]
.sym 111984 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 111987 vga.interval_counter[20]
.sym 111988 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 111991 vga.interval_counter[21]
.sym 111992 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 111995 vga.interval_counter[22]
.sym 111996 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 111999 vga.interval_counter[23]
.sym 112000 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 112003 vga.interval_counter[24]
.sym 112004 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 112005 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 112006 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1[1]
.sym 112007 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I0_I1[2]
.sym 112008 rst
.sym 112011 vga.interval_counter[18]
.sym 112012 vga.interval_counter[19]
.sym 112015 vga.interval_counter[13]
.sym 112016 vga.interval_counter[24]
.sym 112021 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 112022 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 112023 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 112024 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 112025 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 112026 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 112027 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 112028 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 112642 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 112646 vga.paddle_r_pos_v[3]
.sym 112650 vga.paddle_r_pos_v[4]
.sym 112651 $PACKER_VCC_NET
.sym 112654 vga.paddle_r_pos_v[5]
.sym 112655 $PACKER_VCC_NET
.sym 112658 vga.paddle_r_pos_v[6]
.sym 112662 vga.paddle_r_pos_v[7]
.sym 112666 vga.paddle_r_pos_v[8]
.sym 112672 $nextpnr_ICESTORM_LC_13$I3
.sym 112674 vga.paddle_r_pos_v[0]
.sym 112678 vga.paddle_r_pos_v[1]
.sym 112679 $PACKER_VCC_NET
.sym 112682 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 112683 $PACKER_VCC_NET
.sym 112684 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112686 vga.paddle_r_pos_v[3]
.sym 112687 $PACKER_VCC_NET
.sym 112688 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 112690 vga.paddle_r_pos_v[4]
.sym 112691 $PACKER_VCC_NET
.sym 112692 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 112694 vga.paddle_r_pos_v[5]
.sym 112695 $PACKER_VCC_NET
.sym 112696 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 112698 vga.paddle_r_pos_v[6]
.sym 112699 $PACKER_VCC_NET
.sym 112700 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 112702 vga.paddle_r_pos_v[7]
.sym 112703 $PACKER_VCC_NET
.sym 112704 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 112706 vga.paddle_r_pos_v[8]
.sym 112707 $PACKER_VCC_NET
.sym 112708 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 112738 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 112743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 112746 $PACKER_VCC_NET
.sym 112747 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112748 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 112751 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 112752 vga.paddle_r_pos_v[3]
.sym 112754 $PACKER_VCC_NET
.sym 112755 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 112756 vga.paddle_r_pos_v[4]
.sym 112759 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 112760 vga.paddle_r_pos_v[5]
.sym 112763 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 112764 vga.paddle_r_pos_v[6]
.sym 112767 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 112768 vga.paddle_r_pos_v[7]
.sym 112771 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 112772 vga.paddle_r_pos_v[8]
.sym 112776 $nextpnr_ICESTORM_LC_28$I3
.sym 112877 vga.interval_counter[3]
.sym 112878 vga.interval_counter[4]
.sym 112879 vga.interval_counter[7]
.sym 112880 vga.interval_counter[11]
.sym 112903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 112904 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 112924 vga.interval_counter[0]
.sym 112953 vga.interval_counter[20]
.sym 112954 vga.interval_counter[21]
.sym 112955 vga.interval_counter[22]
.sym 112956 vga.interval_counter[23]
