# 1 "arch/arm64/boot/dts/qcom/sc7280-idp2.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sc7280-idp2.dts"







/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-adc7-pmk8350.h" 1
# 9 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 10 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,camcc-sc7280.h" 1
# 8 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-sc7280.h" 1
# 9 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sc7280.h" 1
# 10 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-sc7280.h" 1
# 11 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,lpassaudiocc-sc7280.h" 1
# 12 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,lpasscorecc-sc7280.h" 1
# 13 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 14 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,videocc-sc7280.h" 1
# 15 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 16 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 17 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,osm-l3.h" 1
# 18 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sc7280.h" 1
# 19 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 20 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 21 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 22 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,sdm845-aoss.h" 1
# 23 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,sdm845-pdc.h" 1
# 24 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 25 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,lpass.h" 1
# 26 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 27 "arch/arm64/boot/dts/qcom/sc7280.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  i2c6 = &i2c6;
  i2c7 = &i2c7;
  i2c8 = &i2c8;
  i2c9 = &i2c9;
  i2c10 = &i2c10;
  i2c11 = &i2c11;
  i2c12 = &i2c12;
  i2c13 = &i2c13;
  i2c14 = &i2c14;
  i2c15 = &i2c15;
  mmc1 = &sdhc_1;
  mmc2 = &sdhc_2;
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &spi2;
  spi3 = &spi3;
  spi4 = &spi4;
  spi5 = &spi5;
  spi6 = &spi6;
  spi7 = &spi7;
  spi8 = &spi8;
  spi9 = &spi9;
  spi10 = &spi10;
  spi11 = &spi11;
  spi12 = &spi12;
  spi13 = &spi13;
  spi14 = &spi14;
  spi15 = &spi15;
 };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   clock-frequency = <76800000>;
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  wlan_ce_mem: memory@4cd000 {
   no-map;
   reg = <0x0 0x004cd000 0x0 0x1000>;
  };

  hyp_mem: memory@80000000 {
   reg = <0x0 0x80000000 0x0 0x600000>;
   no-map;
  };

  xbl_mem: memory@80600000 {
   reg = <0x0 0x80600000 0x0 0x200000>;
   no-map;
  };

  aop_mem: memory@80800000 {
   reg = <0x0 0x80800000 0x0 0x60000>;
   no-map;
  };

  aop_cmd_db_mem: memory@80860000 {
   reg = <0x0 0x80860000 0x0 0x20000>;
   compatible = "qcom,cmd-db";
   no-map;
  };

  reserved_xbl_uefi_log: memory@80880000 {
   reg = <0x0 0x80884000 0x0 0x10000>;
   no-map;
  };

  sec_apps_mem: memory@808ff000 {
   reg = <0x0 0x808ff000 0x0 0x1000>;
   no-map;
  };

  smem_mem: memory@80900000 {
   reg = <0x0 0x80900000 0x0 0x200000>;
   no-map;
  };

  cpucp_mem: memory@80b00000 {
   no-map;
   reg = <0x0 0x80b00000 0x0 0x100000>;
  };

  wlan_fw_mem: memory@80c00000 {
   reg = <0x0 0x80c00000 0x0 0xc00000>;
   no-map;
  };

  video_mem: memory@8b200000 {
   reg = <0x0 0x8b200000 0x0 0x500000>;
   no-map;
  };

  ipa_fw_mem: memory@8b700000 {
   reg = <0 0x8b700000 0 0x10000>;
   no-map;
  };

  rmtfs_mem: memory@9c900000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x9c900000 0x0 0x280000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <15>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x0>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 2 3 &mc_virt 1 3>,
     <&epss_l3 0 &epss_l3 1>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
     compatible = "cache";
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x100>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_100>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 2 3 &mc_virt 1 3>,
     <&epss_l3 0 &epss_l3 1>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_100: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x200>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_200>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 2 3 &mc_virt 1 3>,
     <&epss_l3 0 &epss_l3 1>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_200: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x300>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_300>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 2 3 &mc_virt 1 3>,
     <&epss_l3 0 &epss_l3 1>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_300: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x400>;
   enable-method = "psci";
   cpu-idle-states = <&BIG_CPU_SLEEP_0
        &BIG_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_400>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gem_noc 2 3 &mc_virt 1 3>,
     <&epss_l3 0 &epss_l3 1>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   #cooling-cells = <2>;
   L2_400: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x500>;
   enable-method = "psci";
   cpu-idle-states = <&BIG_CPU_SLEEP_0
        &BIG_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_500>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gem_noc 2 3 &mc_virt 1 3>,
     <&epss_l3 0 &epss_l3 1>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   #cooling-cells = <2>;
   L2_500: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x600>;
   enable-method = "psci";
   cpu-idle-states = <&BIG_CPU_SLEEP_0
        &BIG_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_600>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gem_noc 2 3 &mc_virt 1 3>,
     <&epss_l3 0 &epss_l3 1>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   #cooling-cells = <2>;
   L2_600: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "arm,kryo";
   reg = <0x0 0x700>;
   enable-method = "psci";
   cpu-idle-states = <&BIG_CPU_SLEEP_0
        &BIG_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   next-level-cache = <&L2_700>;
   operating-points-v2 = <&cpu7_opp_table>;
   interconnects = <&gem_noc 2 3 &mc_virt 1 3>,
     <&epss_l3 0 &epss_l3 1>;
   qcom,freq-domain = <&cpufreq_hw 2>;
   #cooling-cells = <2>;
   L2_700: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };

    core6 {
     cpu = <&CPU6>;
    };

    core7 {
     cpu = <&CPU7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "little-power-down";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <549>;
    exit-latency-us = <901>;
    min-residency-us = <1774>;
    local-timer-stop;
   };

   LITTLE_CPU_SLEEP_1: cpu-sleep-0-1 {
    compatible = "arm,idle-state";
    idle-state-name = "little-rail-power-down";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <702>;
    exit-latency-us = <915>;
    min-residency-us = <4001>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "big-power-down";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <523>;
    exit-latency-us = <1244>;
    min-residency-us = <2207>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_1: cpu-sleep-1-1 {
    compatible = "arm,idle-state";
    idle-state-name = "big-rail-power-down";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <526>;
    exit-latency-us = <1854>;
    min-residency-us = <5555>;
    local-timer-stop;
   };

   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "arm,idle-state";
    idle-state-name = "cluster-power-down";
    arm,psci-suspend-param = <0x40003444>;
    entry-latency-us = <3263>;
    exit-latency-us = <6562>;
    min-residency-us = <9926>;
    local-timer-stop;
   };
  };
 };

 cpu0_opp_table: opp-table-cpu0 {
  compatible = "operating-points-v2";
  opp-shared;

  cpu0_opp_300mhz: opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-peak-kBps = <800000 9600000>;
  };

  cpu0_opp_691mhz: opp-691200000 {
   opp-hz = /bits/ 64 <691200000>;
   opp-peak-kBps = <800000 17817600>;
  };

  cpu0_opp_806mhz: opp-806400000 {
   opp-hz = /bits/ 64 <806400000>;
   opp-peak-kBps = <800000 20889600>;
  };

  cpu0_opp_941mhz: opp-940800000 {
   opp-hz = /bits/ 64 <940800000>;
   opp-peak-kBps = <1804000 24576000>;
  };

  cpu0_opp_1152mhz: opp-1152000000 {
   opp-hz = /bits/ 64 <1152000000>;
   opp-peak-kBps = <2188000 27033600>;
  };

  cpu0_opp_1325mhz: opp-1324800000 {
   opp-hz = /bits/ 64 <1324800000>;
   opp-peak-kBps = <2188000 33792000>;
  };

  cpu0_opp_1517mhz: opp-1516800000 {
   opp-hz = /bits/ 64 <1516800000>;
   opp-peak-kBps = <3072000 38092800>;
  };

  cpu0_opp_1651mhz: opp-1651200000 {
   opp-hz = /bits/ 64 <1651200000>;
   opp-peak-kBps = <3072000 41779200>;
  };

  cpu0_opp_1805mhz: opp-1804800000 {
   opp-hz = /bits/ 64 <1804800000>;
   opp-peak-kBps = <4068000 48537600>;
  };

  cpu0_opp_1958mhz: opp-1958400000 {
   opp-hz = /bits/ 64 <1958400000>;
   opp-peak-kBps = <4068000 48537600>;
  };

  cpu0_opp_2016mhz: opp-2016000000 {
   opp-hz = /bits/ 64 <2016000000>;
   opp-peak-kBps = <6220000 48537600>;
  };
 };

 cpu4_opp_table: opp-table-cpu4 {
  compatible = "operating-points-v2";
  opp-shared;

  cpu4_opp_691mhz: opp-691200000 {
   opp-hz = /bits/ 64 <691200000>;
   opp-peak-kBps = <1804000 9600000>;
  };

  cpu4_opp_941mhz: opp-940800000 {
   opp-hz = /bits/ 64 <940800000>;
   opp-peak-kBps = <2188000 17817600>;
  };

  cpu4_opp_1229mhz: opp-1228800000 {
   opp-hz = /bits/ 64 <1228800000>;
   opp-peak-kBps = <4068000 24576000>;
  };

  cpu4_opp_1344mhz: opp-1344000000 {
   opp-hz = /bits/ 64 <1344000000>;
   opp-peak-kBps = <4068000 24576000>;
  };

  cpu4_opp_1517mhz: opp-1516800000 {
   opp-hz = /bits/ 64 <1516800000>;
   opp-peak-kBps = <4068000 24576000>;
  };

  cpu4_opp_1651mhz: opp-1651200000 {
   opp-hz = /bits/ 64 <1651200000>;
   opp-peak-kBps = <6220000 38092800>;
  };

  cpu4_opp_1901mhz: opp-1900800000 {
   opp-hz = /bits/ 64 <1900800000>;
   opp-peak-kBps = <6220000 44851200>;
  };

  cpu4_opp_2054mhz: opp-2054400000 {
   opp-hz = /bits/ 64 <2054400000>;
   opp-peak-kBps = <6220000 44851200>;
  };

  cpu4_opp_2112mhz: opp-2112000000 {
   opp-hz = /bits/ 64 <2112000000>;
   opp-peak-kBps = <6220000 44851200>;
  };

  cpu4_opp_2131mhz: opp-2131200000 {
   opp-hz = /bits/ 64 <2131200000>;
   opp-peak-kBps = <6220000 44851200>;
  };

  cpu4_opp_2208mhz: opp-2208000000 {
   opp-hz = /bits/ 64 <2208000000>;
   opp-peak-kBps = <6220000 44851200>;
  };

  cpu4_opp_2400mhz: opp-2400000000 {
   opp-hz = /bits/ 64 <2400000000>;
   opp-peak-kBps = <8532000 48537600>;
  };

  cpu4_opp_2611mhz: opp-2611200000 {
   opp-hz = /bits/ 64 <2611200000>;
   opp-peak-kBps = <8532000 48537600>;
  };
 };

 cpu7_opp_table: opp-table-cpu7 {
  compatible = "operating-points-v2";
  opp-shared;

  cpu7_opp_806mhz: opp-806400000 {
   opp-hz = /bits/ 64 <806400000>;
   opp-peak-kBps = <1804000 9600000>;
  };

  cpu7_opp_1056mhz: opp-1056000000 {
   opp-hz = /bits/ 64 <1056000000>;
   opp-peak-kBps = <2188000 17817600>;
  };

  cpu7_opp_1325mhz: opp-1324800000 {
   opp-hz = /bits/ 64 <1324800000>;
   opp-peak-kBps = <4068000 24576000>;
  };

  cpu7_opp_1517mhz: opp-1516800000 {
   opp-hz = /bits/ 64 <1516800000>;
   opp-peak-kBps = <4068000 24576000>;
  };

  cpu7_opp_1766mhz: opp-1766400000 {
   opp-hz = /bits/ 64 <1766400000>;
   opp-peak-kBps = <6220000 38092800>;
  };

  cpu7_opp_1862mhz: opp-1862400000 {
   opp-hz = /bits/ 64 <1862400000>;
   opp-peak-kBps = <6220000 38092800>;
  };

  cpu7_opp_2035mhz: opp-2035200000 {
   opp-hz = /bits/ 64 <2035200000>;
   opp-peak-kBps = <6220000 38092800>;
  };

  cpu7_opp_2112mhz: opp-2112000000 {
   opp-hz = /bits/ 64 <2112000000>;
   opp-peak-kBps = <6220000 44851200>;
  };

  cpu7_opp_2208mhz: opp-2208000000 {
   opp-hz = /bits/ 64 <2208000000>;
   opp-peak-kBps = <6220000 44851200>;
  };

  cpu7_opp_2381mhz: opp-2380800000 {
   opp-hz = /bits/ 64 <2380800000>;
   opp-peak-kBps = <6832000 44851200>;
  };

  cpu7_opp_2400mhz: opp-2400000000 {
   opp-hz = /bits/ 64 <2400000000>;
   opp-peak-kBps = <8532000 48537600>;
  };

  cpu7_opp_2515mhz: opp-2515200000 {
   opp-hz = /bits/ 64 <2515200000>;
   opp-peak-kBps = <8532000 48537600>;
  };

  cpu7_opp_2707mhz: opp-2707200000 {
   opp-hz = /bits/ 64 <2707200000>;
   opp-peak-kBps = <8532000 48537600>;
  };

  cpu7_opp_3014mhz: opp-3014400000 {
   opp-hz = /bits/ 64 <3014400000>;
   opp-peak-kBps = <8532000 48537600>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0 0x80000000 0 0>;
 };

 firmware {
  scm {
   compatible = "qcom,scm-sc7280", "qcom,scm";
  };
 };

 clk_virt: interconnect {
  compatible = "qcom,sc7280-clk-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts-extended = <&ipcc 3
          2
          1>;
  mboxes = <&ipcc 3
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts-extended = <&ipcc 6
          2
          1>;
  mboxes = <&ipcc 6
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-mpss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupts-extended = <&ipcc 2
          2
          1>;
  mboxes = <&ipcc 2
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  ipa_smp2p_out: ipa-ap-to-modem {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };

  ipa_smp2p_in: ipa-modem-to-ap {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-wpss {
  compatible = "qcom,smp2p";
  qcom,smem = <617>, <616>;
  interrupts-extended = <&ipcc 24
          2
          1>;
  mboxes = <&ipcc 24
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <13>;

  wpss_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  wpss_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 8>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 qspi_opp_table: opp-table-qspi {
  compatible = "operating-points-v2";

  opp-75000000 {
   opp-hz = /bits/ 64 <75000000>;
   required-opps = <&rpmhpd_opp_low_svs>;
  };

  opp-150000000 {
   opp-hz = /bits/ 64 <150000000>;
   required-opps = <&rpmhpd_opp_svs>;
  };

  opp-200000000 {
   opp-hz = /bits/ 64 <200000000>;
   required-opps = <&rpmhpd_opp_svs_l1>;
  };

  opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   required-opps = <&rpmhpd_opp_nom>;
  };
 };

 qup_opp_table: opp-table-qup {
  compatible = "operating-points-v2";

  opp-75000000 {
   opp-hz = /bits/ 64 <75000000>;
   required-opps = <&rpmhpd_opp_low_svs>;
  };

  opp-100000000 {
   opp-hz = /bits/ 64 <100000000>;
   required-opps = <&rpmhpd_opp_svs>;
  };

  opp-128000000 {
   opp-hz = /bits/ 64 <128000000>;
   required-opps = <&rpmhpd_opp_nom>;
  };
 };

 soc: soc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sc7280";
   reg = <0 0x00100000 0 0x1f0000>;
   clocks = <&rpmhcc 0>,
     <&rpmhcc 1>, <&sleep_clk>,
     <0>, <&pcie1_lane>,
     <0>, <0>, <0>, <0>;
   clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk",
          "pcie_0_pipe_clk", "pcie_1_pipe_clk",
          "ufs_phy_rx_symbol_0_clk", "ufs_phy_rx_symbol_1_clk",
          "ufs_phy_tx_symbol_0_clk",
          "usb3_phy_wrapper_gcc_usb30_pipe_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   power-domains = <&rpmhpd 0>;
  };

  ipcc: mailbox@408000 {
   compatible = "qcom,sc7280-ipcc", "qcom,ipcc";
   reg = <0 0x00408000 0 0x1000>;
   interrupts = <0 229 4>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #mbox-cells = <2>;
  };

  qfprom: efuse@784000 {
   compatible = "qcom,sc7280-qfprom", "qcom,qfprom";
   reg = <0 0x00784000 0 0xa20>,
         <0 0x00780000 0 0xa20>,
         <0 0x00782000 0 0x120>,
         <0 0x00786000 0 0x1fff>;
   clocks = <&gcc 184>;
   clock-names = "core";
   power-domains = <&rpmhpd 4>;
   #address-cells = <1>;
   #size-cells = <1>;

   gpu_speed_bin: gpu_speed_bin@1e9 {
    reg = <0x1e9 0x2>;
    bits = <5 8>;
   };
  };

  sdhc_1: mmc@7c4000 {
   compatible = "qcom,sc7280-sdhci", "qcom,sdhci-msm-v5";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&sdc1_clk>, <&sdc1_cmd>, <&sdc1_data>, <&sdc1_rclk>;
   pinctrl-1 = <&sdc1_clk_sleep>, <&sdc1_cmd_sleep>, <&sdc1_data_sleep>, <&sdc1_rclk_sleep>;
   status = "disabled";

   reg = <0 0x007c4000 0 0x1000>,
         <0 0x007c5000 0 0x1000>;
   reg-names = "hc", "cqhci";

   iommus = <&apps_smmu 0xc0 0x0>;
   interrupts = <0 652 4>,
         <0 656 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 108>,
     <&gcc 109>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";
   interconnects = <&aggre1_noc 6 0 &mc_virt 1 0>,
     <&gem_noc 2 0 &cnoc2 31 0>;
   interconnect-names = "sdhc-ddr","cpu-sdhc";
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc1_opp_table>;

   bus-width = <8>;
   supports-cqe;

   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040868>;

   mmc-ddr-1_8v;
   mmc-hs200-1_8v;
   mmc-hs400-1_8v;
   mmc-hs400-enhanced-strobe;

   resets = <&gcc 6>;

   sdhc1_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <1800000 400000>;
     opp-avg-kBps = <100000 0>;
    };

    opp-384000000 {
     opp-hz = /bits/ 64 <384000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <5400000 1600000>;
     opp-avg-kBps = <390000 0>;
    };
   };

  };

  gpi_dma0: dma-controller@900000 {
   #dma-cells = <3>;
   compatible = "qcom,sc7280-gpi-dma";
   reg = <0 0x00900000 0 0x60000>;
   interrupts = <0 244 4>,
         <0 245 4>,
         <0 246 4>,
         <0 247 4>,
         <0 248 4>,
         <0 249 4>,
         <0 250 4>,
         <0 251 4>,
         <0 252 4>,
         <0 253 4>,
         <0 254 4>,
         <0 255 4>;
   dma-channels = <12>;
   dma-channel-mask = <0x7f>;
   iommus = <&apps_smmu 0x0136 0x0>;
   status = "disabled";
  };

  qupv3_id_0: geniqup@9c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x009c0000 0 0x2000>;
   clocks = <&gcc 104>,
     <&gcc 105>;
   clock-names = "m-ahb", "s-ahb";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   iommus = <&apps_smmu 0x123 0x0>;
   status = "disabled";

   i2c0: i2c@980000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00980000 0 0x4000>;
    clocks = <&gcc 70>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c0_data_clk>;
    interrupts = <0 601 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi0: spi@980000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00980000 0 0x4000>;
    clocks = <&gcc 70>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi0_data_clk>, <&qup_spi0_cs>;
    interrupts = <0 601 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 0 1>,
           <&gpi_dma0 1 0 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart0: serial@980000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00980000 0 0x4000>;
    clocks = <&gcc 70>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart0_cts>, <&qup_uart0_rts>, <&qup_uart0_tx>, <&qup_uart0_rx>;
    interrupts = <0 601 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c1: i2c@984000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00984000 0 0x4000>;
    clocks = <&gcc 72>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c1_data_clk>;
    interrupts = <0 602 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi1: spi@984000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00984000 0 0x4000>;
    clocks = <&gcc 72>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi1_data_clk>, <&qup_spi1_cs>;
    interrupts = <0 602 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 1 1>,
           <&gpi_dma0 1 1 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart1: serial@984000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00984000 0 0x4000>;
    clocks = <&gcc 72>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart1_cts>, <&qup_uart1_rts>, <&qup_uart1_tx>, <&qup_uart1_rx>;
    interrupts = <0 602 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c2: i2c@988000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00988000 0 0x4000>;
    clocks = <&gcc 74>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c2_data_clk>;
    interrupts = <0 603 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi2: spi@988000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00988000 0 0x4000>;
    clocks = <&gcc 74>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi2_data_clk>, <&qup_spi2_cs>;
    interrupts = <0 603 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 2 1>,
           <&gpi_dma0 1 2 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart2: serial@988000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00988000 0 0x4000>;
    clocks = <&gcc 74>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart2_cts>, <&qup_uart2_rts>, <&qup_uart2_tx>, <&qup_uart2_rx>;
    interrupts = <0 603 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c3: i2c@98c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0098c000 0 0x4000>;
    clocks = <&gcc 76>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c3_data_clk>;
    interrupts = <0 604 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma0 0 3 3>,
           <&gpi_dma0 1 3 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi3: spi@98c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0098c000 0 0x4000>;
    clocks = <&gcc 76>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi3_data_clk>, <&qup_spi3_cs>;
    interrupts = <0 604 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 3 1>,
           <&gpi_dma0 1 3 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart3: serial@98c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x0098c000 0 0x4000>;
    clocks = <&gcc 76>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart3_cts>, <&qup_uart3_rts>, <&qup_uart3_tx>, <&qup_uart3_rx>;
    interrupts = <0 604 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c4: i2c@990000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00990000 0 0x4000>;
    clocks = <&gcc 78>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c4_data_clk>;
    interrupts = <0 605 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma0 0 4 3>,
           <&gpi_dma0 1 4 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi4: spi@990000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00990000 0 0x4000>;
    clocks = <&gcc 78>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi4_data_clk>, <&qup_spi4_cs>;
    interrupts = <0 605 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 4 1>,
           <&gpi_dma0 1 4 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart4: serial@990000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00990000 0 0x4000>;
    clocks = <&gcc 78>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart4_cts>, <&qup_uart4_rts>, <&qup_uart4_tx>, <&qup_uart4_rx>;
    interrupts = <0 605 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c5: i2c@994000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00994000 0 0x4000>;
    clocks = <&gcc 80>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c5_data_clk>;
    interrupts = <0 606 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma0 0 5 3>,
           <&gpi_dma0 1 5 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi5: spi@994000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00994000 0 0x4000>;
    clocks = <&gcc 80>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi5_data_clk>, <&qup_spi5_cs>;
    interrupts = <0 606 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 5 1>,
           <&gpi_dma0 1 5 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart5: serial@994000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00994000 0 0x4000>;
    clocks = <&gcc 80>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart5_cts>, <&qup_uart5_rts>, <&qup_uart5_tx>, <&qup_uart5_rx>;
    interrupts = <0 606 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c6: i2c@998000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00998000 0 0x4000>;
    clocks = <&gcc 82>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c6_data_clk>;
    interrupts = <0 607 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma0 0 6 3>,
           <&gpi_dma0 1 6 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi6: spi@998000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00998000 0 0x4000>;
    clocks = <&gcc 82>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi6_data_clk>, <&qup_spi6_cs>;
    interrupts = <0 607 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 6 1>,
           <&gpi_dma0 1 6 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart6: serial@998000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00998000 0 0x4000>;
    clocks = <&gcc 82>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart6_cts>, <&qup_uart6_rts>, <&qup_uart6_tx>, <&qup_uart6_rx>;
    interrupts = <0 607 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c7: i2c@99c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0099c000 0 0x4000>;
    clocks = <&gcc 84>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c7_data_clk>;
    interrupts = <0 608 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma0 0 7 3>,
           <&gpi_dma0 1 7 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi7: spi@99c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0099c000 0 0x4000>;
    clocks = <&gcc 84>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi7_data_clk>, <&qup_spi7_cs>;
    interrupts = <0 608 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma0 0 7 1>,
           <&gpi_dma0 1 7 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart7: serial@99c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x0099c000 0 0x4000>;
    clocks = <&gcc 84>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart7_cts>, <&qup_uart7_rts>, <&qup_uart7_tx>, <&qup_uart7_rx>;
    interrupts = <0 608 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 0 0 &clk_virt 2 0>,
      <&gem_noc 2 0 &cnoc2 29 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@a00000 {
   #dma-cells = <3>;
   compatible = "qcom,sc7280-gpi-dma";
   reg = <0 0x00a00000 0 0x60000>;
   interrupts = <0 279 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 293 4>,
         <0 294 4>,
         <0 295 4>,
         <0 296 4>,
         <0 297 4>,
         <0 298 4>;
   dma-channels = <12>;
   dma-channel-mask = <0x1e>;
   iommus = <&apps_smmu 0x56 0x0>;
   status = "disabled";
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x00ac0000 0 0x2000>;
   clocks = <&gcc 106>,
     <&gcc 107>;
   clock-names = "m-ahb", "s-ahb";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   iommus = <&apps_smmu 0x43 0x0>;
   status = "disabled";

   i2c8: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a80000 0 0x4000>;
    clocks = <&gcc 88>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c8_data_clk>;
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi8: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a80000 0 0x4000>;
    clocks = <&gcc 88>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi8_data_clk>, <&qup_spi8_cs>;
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 0 1>,
           <&gpi_dma1 1 0 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart8: serial@a80000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a80000 0 0x4000>;
    clocks = <&gcc 88>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart8_cts>, <&qup_uart8_rts>, <&qup_uart8_tx>, <&qup_uart8_rx>;
    interrupts = <0 353 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c9: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a84000 0 0x4000>;
    clocks = <&gcc 90>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c9_data_clk>;
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi9: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a84000 0 0x4000>;
    clocks = <&gcc 90>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi9_data_clk>, <&qup_spi9_cs>;
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 1 1>,
           <&gpi_dma1 1 1 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart9: serial@a84000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a84000 0 0x4000>;
    clocks = <&gcc 90>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart9_cts>, <&qup_uart9_rts>, <&qup_uart9_tx>, <&qup_uart9_rx>;
    interrupts = <0 354 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c10: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a88000 0 0x4000>;
    clocks = <&gcc 92>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c10_data_clk>;
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi10: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a88000 0 0x4000>;
    clocks = <&gcc 92>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi10_data_clk>, <&qup_spi10_cs>;
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 2 1>,
           <&gpi_dma1 1 2 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart10: serial@a88000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a88000 0 0x4000>;
    clocks = <&gcc 92>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart10_cts>, <&qup_uart10_rts>, <&qup_uart10_tx>, <&qup_uart10_rx>;
    interrupts = <0 355 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c11: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a8c000 0 0x4000>;
    clocks = <&gcc 94>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c11_data_clk>;
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi11: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a8c000 0 0x4000>;
    clocks = <&gcc 94>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi11_data_clk>, <&qup_spi11_cs>;
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 3 1>,
           <&gpi_dma1 1 3 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart11: serial@a8c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a8c000 0 0x4000>;
    clocks = <&gcc 94>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart11_cts>, <&qup_uart11_rts>, <&qup_uart11_tx>, <&qup_uart11_rx>;
    interrupts = <0 356 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c12: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a90000 0 0x4000>;
    clocks = <&gcc 96>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c12_data_clk>;
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi12: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a90000 0 0x4000>;
    clocks = <&gcc 96>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi12_data_clk>, <&qup_spi12_cs>;
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 4 1>,
           <&gpi_dma1 1 4 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart12: serial@a90000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a90000 0 0x4000>;
    clocks = <&gcc 96>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart12_cts>, <&qup_uart12_rts>, <&qup_uart12_tx>, <&qup_uart12_rx>;
    interrupts = <0 357 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c13: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a94000 0 0x4000>;
    clocks = <&gcc 98>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c13_data_clk>;
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma1 0 5 3>,
           <&gpi_dma1 1 5 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi13: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a94000 0 0x4000>;
    clocks = <&gcc 98>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi13_data_clk>, <&qup_spi13_cs>;
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 5 1>,
           <&gpi_dma1 1 5 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart13: serial@a94000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a94000 0 0x4000>;
    clocks = <&gcc 98>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart13_cts>, <&qup_uart13_rts>, <&qup_uart13_tx>, <&qup_uart13_rx>;
    interrupts = <0 358 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c14: i2c@a98000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a98000 0 0x4000>;
    clocks = <&gcc 100>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c14_data_clk>;
    interrupts = <0 368 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma1 0 6 3>,
           <&gpi_dma1 1 6 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi14: spi@a98000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a98000 0 0x4000>;
    clocks = <&gcc 100>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi14_data_clk>, <&qup_spi14_cs>;
    interrupts = <0 368 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 6 1>,
           <&gpi_dma1 1 6 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart14: serial@a98000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a98000 0 0x4000>;
    clocks = <&gcc 100>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart14_cts>, <&qup_uart14_rts>, <&qup_uart14_tx>, <&qup_uart14_rx>;
    interrupts = <0 368 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c15: i2c@a9c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a9c000 0 0x4000>;
    clocks = <&gcc 102>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c15_data_clk>;
    interrupts = <0 369 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    dmas = <&gpi_dma1 0 7 3>,
           <&gpi_dma1 1 7 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   spi15: spi@a9c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a9c000 0 0x4000>;
    clocks = <&gcc 102>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi15_data_clk>, <&qup_spi15_cs>;
    interrupts = <0 369 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    dmas = <&gpi_dma1 0 7 1>,
           <&gpi_dma1 1 7 1>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   uart15: serial@a9c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a9c000 0 0x4000>;
    clocks = <&gcc 102>;
    clock-names = "se";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart15_cts>, <&qup_uart15_rts>, <&qup_uart15_tx>, <&qup_uart15_rx>;
    interrupts = <0 369 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&clk_virt 1 0 &clk_virt 3 0>,
      <&gem_noc 2 0 &cnoc2 30 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };
  };

  cnoc2: interconnect@1500000 {
   reg = <0 0x01500000 0 0x1000>;
   compatible = "qcom,sc7280-cnoc2";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  cnoc3: interconnect@1502000 {
   reg = <0 0x01502000 0 0x1000>;
   compatible = "qcom,sc7280-cnoc3";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mc_virt: interconnect@1580000 {
   reg = <0 0x01580000 0 0x4>;
   compatible = "qcom,sc7280-mc-virt";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1680000 {
   reg = <0 0x01680000 0 0x15480>;
   compatible = "qcom,sc7280-system-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sc7280-aggre1-noc";
   reg = <0 0x016e0000 0 0x1c080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre2_noc: interconnect@1700000 {
   reg = <0 0x01700000 0 0x2b080>;
   compatible = "qcom,sc7280-aggre2-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mmss_noc: interconnect@1740000 {
   reg = <0 0x01740000 0 0x1e080>;
   compatible = "qcom,sc7280-mmss-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  wifi: wifi@17a10040 {
   compatible = "qcom,wcn6750-wifi";
   reg = <0 0x17a10040 0 0x0>;
   iommus = <&apps_smmu 0x1c00 0x1>;
   interrupts = <0 768 1>,
         <0 769 1>,
         <0 770 1>,
         <0 771 1>,
         <0 772 1>,
         <0 773 1>,
         <0 774 1>,
         <0 775 1>,
         <0 776 1>,
         <0 777 1>,
         <0 778 1>,
         <0 779 1>,
         <0 780 1>,
         <0 781 1>,
         <0 782 1>,
         <0 783 1>,
         <0 784 1>,
         <0 785 1>,
         <0 786 1>,
         <0 787 1>,
         <0 788 1>,
         <0 789 1>,
         <0 790 1>,
         <0 791 1>,
         <0 792 1>,
         <0 793 1>,
         <0 794 1>,
         <0 795 1>,
         <0 796 1>,
         <0 797 1>,
         <0 798 1>,
         <0 799 1>;
   qcom,rproc = <&remoteproc_wpss>;
   memory-region = <&wlan_fw_mem>, <&wlan_ce_mem>;
   status = "disabled";
  };

  pcie1: pci@1c08000 {
   compatible = "qcom,pcie-sc7280";
   reg = <0 0x01c08000 0 0x3000>,
         <0 0x40000000 0 0xf1d>,
         <0 0x40000f20 0 0xa8>,
         <0 0x40001000 0 0x1000>,
         <0 0x40100000 0 0x100000>;

   reg-names = "parf", "dbi", "elbi", "atu", "config";
   device_type = "pci";
   linux,pci-domain = <1>;
   bus-range = <0x00 0xff>;
   num-lanes = <2>;

   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x40200000 0x0 0x40200000 0x0 0x100000>,
     <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>;

   interrupts = <0 307 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 434 4>,
     <0 0 0 2 &intc 0 0 0 435 4>,
     <0 0 0 3 &intc 0 0 0 438 4>,
     <0 0 0 4 &intc 0 0 0 439 4>;

   clocks = <&gcc 55>,
     <&gcc 56>,
     <&pcie1_lane>,
     <&rpmhcc 0>,
     <&gcc 50>,
     <&gcc 52>,
     <&gcc 53>,
     <&gcc 57>,
     <&gcc 58>,
     <&gcc 177>,
     <&gcc 21>,
     <&gcc 178>,
     <&gcc 8>;

   clock-names = "pipe",
          "pipe_mux",
          "phy_pipe",
          "ref",
          "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "tbu",
          "ddrss_sf_tbu",
          "aggre0",
          "aggre1";

   assigned-clocks = <&gcc 50>;
   assigned-clock-rates = <19200000>;

   resets = <&gcc 2>;
   reset-names = "pci";

   power-domains = <&gcc 1>;

   phys = <&pcie1_lane>;
   phy-names = "pciephy";

   pinctrl-names = "default";
   pinctrl-0 = <&pcie1_clkreq_n>;

   iommus = <&apps_smmu 0x1c80 0x1>;

   iommu-map = <0x0 &apps_smmu 0x1c80 0x1>,
        <0x100 &apps_smmu 0x1c81 0x1>;

   status = "disabled";
  };

  pcie1_phy: phy@1c0e000 {
   compatible = "qcom,sm8250-qmp-gen3x2-pcie-phy";
   reg = <0 0x01c0e000 0 0x1c0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clocks = <&gcc 50>,
     <&gcc 52>,
     <&gcc 179>,
     <&gcc 40>;
   clock-names = "aux", "cfg_ahb", "ref", "refgen";

   resets = <&gcc 3>;
   reset-names = "phy";

   assigned-clocks = <&gcc 40>;
   assigned-clock-rates = <100000000>;

   status = "disabled";

   pcie1_lane: phy@1c0e200 {
    reg = <0 0x01c0e200 0 0x170>,
          <0 0x01c0e400 0 0x200>,
          <0 0x01c0ea00 0 0x1f0>,
          <0 0x01c0e600 0 0x170>,
          <0 0x01c0e800 0 0x200>,
          <0 0x01c0ee00 0 0xf4>;
    clocks = <&gcc 55>;
    clock-names = "pipe0";

    #phy-cells = <0>;
    #clock-cells = <0>;
    clock-output-names = "pcie_1_pipe_clk";
   };
  };

  ipa: ipa@1e40000 {
   compatible = "qcom,sc7280-ipa";

   iommus = <&apps_smmu 0x480 0x0>,
     <&apps_smmu 0x482 0x0>;
   reg = <0 0x1e40000 0 0x8000>,
         <0 0x1e50000 0 0x4ad0>,
         <0 0x1e04000 0 0x23000>;
   reg-names = "ipa-reg",
        "ipa-shared",
        "gsi";

   interrupts-extended = <&intc 0 654 1>,
           <&intc 0 432 4>,
           <&ipa_smp2p_in 0 1>,
           <&ipa_smp2p_in 1 1>;
   interrupt-names = "ipa",
       "gsi",
       "ipa-clock-query",
       "ipa-setup-ready";

   clocks = <&rpmhcc 12>;
   clock-names = "core";

   interconnects = <&aggre2_noc 4 0 &mc_virt 1 0>,
     <&gem_noc 2 0 &cnoc2 16 0>;
   interconnect-names = "memory",
          "config";

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&ipa_smp2p_out 0>,
        <&ipa_smp2p_out 1>;
   qcom,smem-state-names = "ipa-clock-enabled-valid",
      "ipa-clock-enabled";

   status = "disabled";
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0 0x01f40000 0 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr_1: syscon@1f60000 {
   compatible = "qcom,sc7280-tcsr", "syscon";
   reg = <0 0x01f60000 0 0x20000>;
  };

  tcsr_2: syscon@1fc0000 {
   compatible = "qcom,sc7280-tcsr", "syscon";
   reg = <0 0x01fc0000 0 0x30000>;
  };

  lpasscc: lpasscc@3000000 {
   compatible = "qcom,sc7280-lpasscc";
   reg = <0 0x03000000 0 0x40>,
         <0 0x03c04000 0 0x4>;
   reg-names = "qdsp6ss", "top_cc";
   clocks = <&gcc 169>;
   clock-names = "iface";
   #clock-cells = <1>;
  };

  lpass_rx_macro: codec@3200000 {
   compatible = "qcom,sc7280-lpass-rx-macro";
   reg = <0 0x03200000 0 0x1000>;

   pinctrl-names = "default";
   pinctrl-0 = <&lpass_rx_swr_clk>, <&lpass_rx_swr_data>;

   clocks = <&lpass_aon 8>,
     <&lpass_aon 7>,
     <&lpass_va_macro>;
   clock-names = "mclk", "npl", "fsgen";

   power-domains = <&lpass_hm 0>,
     <&lpass_aon 0>;
   power-domain-names = "macro", "dcodec";

   #clock-cells = <0>;
   #sound-dai-cells = <1>;

   status = "disabled";
  };

  swr0: soundwire@3210000 {
   compatible = "qcom,soundwire-v1.6.0";
   reg = <0 0x03210000 0 0x2000>;

   interrupts = <0 155 4>;
   clocks = <&lpass_rx_macro>;
   clock-names = "iface";

   qcom,din-ports = <0>;
   qcom,dout-ports = <5>;

   resets = <&lpass_audiocc 0>;
   reset-names = "swr_audio_cgcr";

   qcom,ports-word-length = /bits/ 8 <0x01 0x07 0x04 0xff 0xff>;
   qcom,ports-sinterval-low = /bits/ 8 <0x03 0x3f 0x1f 0x03 0x03>;
   qcom,ports-offset1 = /bits/ 8 <0x00 0x00 0x0b 0x01 0x01>;
   qcom,ports-offset2 = /bits/ 8 <0x00 0x00 0x0b 0x00 0x00>;
   qcom,ports-lane-control = /bits/ 8 <0x01 0x00 0x00 0x00 0x00>;
   qcom,ports-block-pack-mode = /bits/ 8 <0xff 0x00 0x01 0xff 0xff>;
   qcom,ports-hstart = /bits/ 8 <0xff 0x03 0xff 0xff 0xff>;
   qcom,ports-hstop = /bits/ 8 <0xff 0x06 0xff 0xff 0xff>;
   qcom,ports-block-group-count = /bits/ 8 <0xff 0xff 0xff 0xff 0x00>;

   #sound-dai-cells = <1>;
   #address-cells = <2>;
   #size-cells = <0>;

   status = "disabled";
  };

  lpass_tx_macro: codec@3220000 {
   compatible = "qcom,sc7280-lpass-tx-macro";
   reg = <0 0x03220000 0 0x1000>;

   pinctrl-names = "default";
   pinctrl-0 = <&lpass_tx_swr_clk>, <&lpass_tx_swr_data>;

   clocks = <&lpass_aon 8>,
     <&lpass_aon 7>,
     <&lpass_va_macro>;
   clock-names = "mclk", "npl", "fsgen";

   power-domains = <&lpass_hm 0>,
     <&lpass_aon 0>;
   power-domain-names = "macro", "dcodec";

   #clock-cells = <0>;
   #sound-dai-cells = <1>;

   status = "disabled";
  };

  swr1: soundwire@3230000 {
   compatible = "qcom,soundwire-v1.6.0";
   reg = <0 0x03230000 0 0x2000>;

   interrupts-extended = <&intc 0 496 4>,
           <&pdc 130 4>;
   clocks = <&lpass_tx_macro>;
   clock-names = "iface";

   qcom,din-ports = <3>;
   qcom,dout-ports = <0>;

   resets = <&lpass_audiocc 1>;
   reset-names = "swr_audio_cgcr";

   qcom,ports-sinterval-low = /bits/ 8 <0x01 0x03 0x03>;
   qcom,ports-offset1 = /bits/ 8 <0x01 0x00 0x02>;
   qcom,ports-offset2 = /bits/ 8 <0x00 0x00 0x00>;
   qcom,ports-hstart = /bits/ 8 <0xff 0xff 0xff>;
   qcom,ports-hstop = /bits/ 8 <0xff 0xff 0xff>;
   qcom,ports-word-length = /bits/ 8 <0xff 0x00 0xff>;
   qcom,ports-block-pack-mode = /bits/ 8 <0xff 0xff 0xff>;
   qcom,ports-block-group-count = /bits/ 8 <0xff 0xff 0xff>;
   qcom,ports-lane-control = /bits/ 8 <0x00 0x01 0x00>;
   qcom,port-offset = <1>;

   #sound-dai-cells = <1>;
   #address-cells = <2>;
   #size-cells = <0>;

   status = "disabled";
  };

  lpass_audiocc: clock-controller@3300000 {
   compatible = "qcom,sc7280-lpassaudiocc";
   reg = <0 0x03300000 0 0x30000>,
         <0 0x032a9000 0 0x1000>;
   clocks = <&rpmhcc 0>,
          <&lpass_aon 6>;
   clock-names = "bi_tcxo", "lpass_aon_cc_main_rcg_clk_src";
   power-domains = <&lpass_aon 0>;
   #clock-cells = <1>;
   #power-domain-cells = <1>;
   #reset-cells = <1>;
  };

  lpass_va_macro: codec@3370000 {
   compatible = "qcom,sc7280-lpass-va-macro";
   reg = <0 0x03370000 0 0x1000>;

   pinctrl-names = "default";
   pinctrl-0 = <&lpass_dmic01_clk>, <&lpass_dmic01_data>;

   clocks = <&lpass_aon 8>;
   clock-names = "mclk";

   power-domains = <&lpass_hm 0>,
     <&lpass_aon 0>;
   power-domain-names = "macro", "dcodec";

   #clock-cells = <0>;
   #sound-dai-cells = <1>;

   status = "disabled";
  };

  lpass_aon: clock-controller@3380000 {
   compatible = "qcom,sc7280-lpassaoncc";
   reg = <0 0x03380000 0 0x30000>;
   clocks = <&rpmhcc 0>,
          <&rpmhcc 1>,
          <&lpass_core 3>;
   clock-names = "bi_tcxo", "bi_tcxo_ao", "iface";
   #clock-cells = <1>;
   #power-domain-cells = <1>;
  };

  lpass_core: clock-controller@3900000 {
   compatible = "qcom,sc7280-lpasscorecc";
   reg = <0 0x03900000 0 0x50000>;
   clocks = <&rpmhcc 0>;
   clock-names = "bi_tcxo";
   power-domains = <&lpass_hm 0>;
   #clock-cells = <1>;
   #power-domain-cells = <1>;
  };

  lpass_cpu: audio@3987000 {
   compatible = "qcom,sc7280-lpass-cpu";

   reg = <0 0x03987000 0 0x68000>,
         <0 0x03b00000 0 0x29000>,
         <0 0x03260000 0 0xc000>,
         <0 0x03280000 0 0x29000>,
         <0 0x03340000 0 0x29000>,
         <0 0x0336c000 0 0x3000>;
   reg-names = "lpass-hdmiif",
        "lpass-lpaif",
        "lpass-rxtx-cdc-dma-lpm",
        "lpass-rxtx-lpaif",
        "lpass-va-lpaif",
        "lpass-va-cdc-dma-lpm";

   iommus = <&apps_smmu 0x1820 0>,
     <&apps_smmu 0x1821 0>,
     <&apps_smmu 0x1832 0>;

   power-domains = <&rpmhpd 7>;
   power-domain-names = "lcx";
   required-opps = <&rpmhpd_opp_nom>;

   clocks = <&lpass_aon 4>,
     <&lpass_core 12>,
     <&lpass_core 11>,
     <&lpass_core 6>,
     <&lpass_core 8>,
     <&lpass_audiocc 8>,
     <&lpass_audiocc 5>,
     <&lpass_audiocc 6>,
     <&lpass_audiocc 7>,
     <&lpass_aon 10>;
   clock-names = "aon_cc_audio_hm_h",
          "audio_cc_ext_mclk0",
          "core_cc_sysnoc_mport_core",
          "core_cc_ext_if0_ibit",
          "core_cc_ext_if1_ibit",
          "audio_cc_codec_mem",
          "audio_cc_codec_mem0",
          "audio_cc_codec_mem1",
          "audio_cc_codec_mem2",
          "aon_cc_va_mem0";

   #sound-dai-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;

   interrupts = <0 160 4>,
         <0 268 4>,
         <0 176 4>,
         <0 180 4>;
   interrupt-names = "lpass-irq-lpaif",
       "lpass-irq-hdmi",
       "lpass-irq-vaif",
       "lpass-irq-rxtxif";

   status = "disabled";
  };

  lpass_hm: clock-controller@3c00000 {
   compatible = "qcom,sc7280-lpasshm";
   reg = <0 0x3c00000 0 0x28>;
   clocks = <&rpmhcc 0>;
   clock-names = "bi_tcxo";
   #clock-cells = <1>;
   #power-domain-cells = <1>;
  };

  lpass_ag_noc: interconnect@3c40000 {
   reg = <0 0x03c40000 0 0xf080>;
   compatible = "qcom,sc7280-lpass-ag-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  lpass_tlmm: pinctrl@33c0000 {
   compatible = "qcom,sc7280-lpass-lpi-pinctrl";
   reg = <0 0x033c0000 0x0 0x20000>,
    <0 0x03550000 0x0 0x10000>;
   qcom,adsp-bypass-mode;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&lpass_tlmm 0 0 15>;

   #clock-cells = <1>;

   lpass_dmic01_clk: dmic01-clk {
    pins = "gpio6";
    function = "dmic1_clk";
   };

   lpass_dmic01_clk_sleep: dmic01-clk-sleep {
    pins = "gpio6";
    function = "dmic1_clk";
   };

   lpass_dmic01_data: dmic01-data {
    pins = "gpio7";
    function = "dmic1_data";
   };

   lpass_dmic01_data_sleep: dmic01-data-sleep {
    pins = "gpio7";
    function = "dmic1_data";
   };

   lpass_dmic23_clk: dmic23-clk {
    pins = "gpio8";
    function = "dmic2_clk";
   };

   lpass_dmic23_clk_sleep: dmic23-clk-sleep {
    pins = "gpio8";
    function = "dmic2_clk";
   };

   lpass_dmic23_data: dmic23-data {
    pins = "gpio9";
    function = "dmic2_data";
   };

   lpass_dmic23_data_sleep: dmic23-data-sleep {
    pins = "gpio9";
    function = "dmic2_data";
   };

   lpass_rx_swr_clk: rx-swr-clk {
    pins = "gpio3";
    function = "swr_rx_clk";
   };

   lpass_rx_swr_clk_sleep: rx-swr-clk-sleep {
    pins = "gpio3";
    function = "swr_rx_clk";
   };

   lpass_rx_swr_data: rx-swr-data {
    pins = "gpio4", "gpio5";
    function = "swr_rx_data";
   };

   lpass_rx_swr_data_sleep: rx-swr-data-sleep {
    pins = "gpio4", "gpio5";
    function = "swr_rx_data";
   };

   lpass_tx_swr_clk: tx-swr-clk {
    pins = "gpio0";
    function = "swr_tx_clk";
   };

   lpass_tx_swr_clk_sleep: tx-swr-clk-sleep {
    pins = "gpio0";
    function = "swr_tx_clk";
   };

   lpass_tx_swr_data: tx-swr-data {
    pins = "gpio1", "gpio2", "gpio14";
    function = "swr_tx_data";
   };

   lpass_tx_swr_data_sleep: tx-swr-data-sleep {
    pins = "gpio1", "gpio2", "gpio14";
    function = "swr_tx_data";
   };
  };

  gpu: gpu@3d00000 {
   compatible = "qcom,adreno-635.0", "qcom,adreno";
   reg = <0 0x03d00000 0 0x40000>,
         <0 0x03d9e000 0 0x1000>,
         <0 0x03d61000 0 0x800>;
   reg-names = "kgsl_3d0_reg_memory",
        "cx_mem",
        "cx_dbgc";
   interrupts = <0 300 4>;
   iommus = <&adreno_smmu 0 0x401>;
   operating-points-v2 = <&gpu_opp_table>;
   qcom,gmu = <&gmu>;
   interconnects = <&gem_noc 5 0 &mc_virt 1 0>;
   interconnect-names = "gfx-mem";
   #cooling-cells = <2>;

   nvmem-cells = <&gpu_speed_bin>;
   nvmem-cell-names = "speed_bin";

   gpu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-315000000 {
     opp-hz = /bits/ 64 <315000000>;
     opp-level = <64>;
     opp-peak-kBps = <1804000>;
     opp-supported-hw = <0x03>;
    };

    opp-450000000 {
     opp-hz = /bits/ 64 <450000000>;
     opp-level = <128>;
     opp-peak-kBps = <4068000>;
     opp-supported-hw = <0x03>;
    };


    opp-550000000-0 {
     opp-hz = /bits/ 64 <550000000>;
     opp-level = <192>;
     opp-peak-kBps = <8368000>;
     opp-supported-hw = <0x01>;
    };

    opp-550000000-1 {
     opp-hz = /bits/ 64 <550000000>;
     opp-level = <192>;
     opp-peak-kBps = <6832000>;
     opp-supported-hw = <0x02>;
    };

    opp-608000000 {
     opp-hz = /bits/ 64 <608000000>;
     opp-level = <224>;
     opp-peak-kBps = <8368000>;
     opp-supported-hw = <0x02>;
    };

    opp-700000000 {
     opp-hz = /bits/ 64 <700000000>;
     opp-level = <256>;
     opp-peak-kBps = <8532000>;
     opp-supported-hw = <0x02>;
    };

    opp-812000000 {
     opp-hz = /bits/ 64 <812000000>;
     opp-level = <320>;
     opp-peak-kBps = <8532000>;
     opp-supported-hw = <0x02>;
    };

    opp-840000000 {
     opp-hz = /bits/ 64 <840000000>;
     opp-level = <384>;
     opp-peak-kBps = <8532000>;
     opp-supported-hw = <0x02>;
    };

    opp-900000000 {
     opp-hz = /bits/ 64 <900000000>;
     opp-level = <416>;
     opp-peak-kBps = <8532000>;
     opp-supported-hw = <0x02>;
    };
   };
  };

  gmu: gmu@3d6a000 {
   compatible = "qcom,adreno-gmu-635.0", "qcom,adreno-gmu";
   reg = <0 0x03d6a000 0 0x34000>,
    <0 0x3de0000 0 0x10000>,
    <0 0x0b290000 0 0x10000>;
   reg-names = "gmu", "rscc", "gmu_pdc";
   interrupts = <0 304 4>,
     <0 305 4>;
   interrupt-names = "hfi", "gmu";
   clocks = <&gpucc 5>,
     <&gpucc 8>,
     <&gcc 20>,
     <&gcc 37>,
     <&gpucc 2>,
     <&gpucc 15>,
     <&gpucc 11>;
   clock-names = "gmu",
          "cxo",
          "axi",
          "memnoc",
          "ahb",
          "hub",
          "smmu_vote";
   power-domains = <&gpucc 0>,
     <&gpucc 1>;
   power-domain-names = "cx",
          "gx";
   iommus = <&adreno_smmu 5 0x400>;
   operating-points-v2 = <&gmu_opp_table>;

   gmu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-200000000 {
     opp-hz = /bits/ 64 <200000000>;
     opp-level = <48>;
    };
   };
  };

  gpucc: clock-controller@3d90000 {
   compatible = "qcom,sc7280-gpucc";
   reg = <0 0x03d90000 0 0x9000>;
   clocks = <&rpmhcc 0>,
     <&gcc 34>,
     <&gcc 35>;
   clock-names = "bi_tcxo",
          "gcc_gpu_gpll0_clk_src",
          "gcc_gpu_gpll0_div_clk_src";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  adreno_smmu: iommu@3da0000 {
   compatible = "qcom,sc7280-smmu-500", "qcom,adreno-smmu", "arm,mmu-500";
   reg = <0 0x03da0000 0 0x20000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;
   interrupts = <0 673 4>,
     <0 675 4>,
     <0 678 4>,
     <0 679 4>,
     <0 680 4>,
     <0 681 4>,
     <0 682 4>,
     <0 683 4>,
     <0 684 4>,
     <0 685 4>,
     <0 686 4>,
     <0 687 4>;

   clocks = <&gcc 37>,
     <&gcc 38>,
     <&gpucc 2>,
     <&gpucc 11>,
     <&gpucc 5>,
     <&gpucc 15>,
     <&gpucc 13>;
   clock-names = "gcc_gpu_memnoc_gfx_clk",
     "gcc_gpu_snoc_dvm_gfx_clk",
     "gpu_cc_ahb_clk",
     "gpu_cc_hlos1_vote_gpu_smmu_clk",
     "gpu_cc_cx_gmu_clk",
     "gpu_cc_hub_cx_int_clk",
     "gpu_cc_hub_aon_clk";

   power-domains = <&gpucc 0>;
  };

  remoteproc_mpss: remoteproc@4080000 {
   compatible = "qcom,sc7280-mpss-pas";
   reg = <0 0x04080000 0 0x10000>, <0 0x04180000 0 0x48>;
   reg-names = "qdsp6", "rmb";

   interrupts-extended = <&intc 0 264 1>,
           <&modem_smp2p_in 0 1>,
           <&modem_smp2p_in 1 1>,
           <&modem_smp2p_in 2 1>,
           <&modem_smp2p_in 3 1>,
           <&modem_smp2p_in 7 1>;
   interrupt-names = "wdog", "fatal", "ready", "handover",
       "stop-ack", "shutdown-ack";

   clocks = <&gcc 171>,
     <&gcc 172>,
     <&gcc 173>,
     <&rpmhcc 23>,
     <&rpmhcc 0>;
   clock-names = "iface", "offline", "snoc_axi", "pka", "xo";

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 8>;
   power-domain-names = "cx", "mss";

   memory-region = <&mpss_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&modem_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   resets = <&aoss_reset 0>,
     <&pdc_reset 9>;
   reset-names = "mss_restart", "pdc_reset";

   qcom,halt-regs = <&tcsr_1 0x3000 0x5000 0x8000 0x13000>;
   qcom,ext-regs = <&tcsr_2 0x10000 0x10004 &tcsr_1 0x6004 0x6008>;
   qcom,qaccept-regs = <&tcsr_1 0x3030 0x3040 0x3020>;

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 2
            0
            1>;
    mboxes = <&ipcc 2
      0>;
    label = "modem";
    qcom,remote-pid = <1>;
   };
  };

  stm@6002000 {
   compatible = "arm,coresight-stm", "arm,primecell";
   reg = <0 0x06002000 0 0x1000>,
         <0 0x16280000 0 0x180000>;
   reg-names = "stm-base", "stm-stimulus-base";

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     stm_out: endpoint {
      remote-endpoint = <&funnel0_in7>;
     };
    };
   };
  };

  funnel@6041000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06041000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     funnel0_out: endpoint {
      remote-endpoint = <&merge_funnel_in0>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@7 {
     reg = <7>;
     funnel0_in7: endpoint {
      remote-endpoint = <&stm_out>;
     };
    };
   };
  };

  funnel@6042000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06042000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     funnel1_out: endpoint {
      remote-endpoint = <&merge_funnel_in1>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@4 {
     reg = <4>;
     funnel1_in4: endpoint {
      remote-endpoint = <&apss_merge_funnel_out>;
     };
    };
   };
  };

  funnel@6045000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06045000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     merge_funnel_out: endpoint {
      remote-endpoint = <&swao_funnel_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     merge_funnel_in0: endpoint {
      remote-endpoint = <&funnel0_out>;
     };
    };

    port@1 {
     reg = <1>;
     merge_funnel_in1: endpoint {
      remote-endpoint = <&funnel1_out>;
     };
    };
   };
  };

  replicator@6046000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0 0x06046000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     replicator_out: endpoint {
      remote-endpoint = <&etr_in>;
     };
    };
   };

   in-ports {
    port {
     replicator_in: endpoint {
      remote-endpoint = <&swao_replicator_out>;
     };
    };
   };
  };

  etr@6048000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0 0x06048000 0 0x1000>;
   iommus = <&apps_smmu 0x04c0 0>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,scatter-gather;

   in-ports {
    port {
     etr_in: endpoint {
      remote-endpoint = <&replicator_out>;
     };
    };
   };
  };

  funnel@6b04000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06b04000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     swao_funnel_out: endpoint {
      remote-endpoint = <&etf_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@7 {
     reg = <7>;
     swao_funnel_in: endpoint {
      remote-endpoint = <&merge_funnel_out>;
     };
    };
   };
  };

  etf@6b05000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0 0x06b05000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     etf_out: endpoint {
      remote-endpoint = <&swao_replicator_in>;
     };
    };
   };

   in-ports {
    port {
     etf_in: endpoint {
      remote-endpoint = <&swao_funnel_out>;
     };
    };
   };
  };

  replicator@6b06000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0 0x06b06000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   qcom,replicator-loses-context;

   out-ports {
    port {
     swao_replicator_out: endpoint {
      remote-endpoint = <&replicator_in>;
     };
    };
   };

   in-ports {
    port {
     swao_replicator_in: endpoint {
      remote-endpoint = <&etf_out>;
     };
    };
   };
  };

  etm@7040000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07040000 0 0x1000>;

   cpu = <&CPU0>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm0_out: endpoint {
      remote-endpoint = <&apss_funnel_in0>;
     };
    };
   };
  };

  etm@7140000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07140000 0 0x1000>;

   cpu = <&CPU1>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm1_out: endpoint {
      remote-endpoint = <&apss_funnel_in1>;
     };
    };
   };
  };

  etm@7240000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07240000 0 0x1000>;

   cpu = <&CPU2>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm2_out: endpoint {
      remote-endpoint = <&apss_funnel_in2>;
     };
    };
   };
  };

  etm@7340000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07340000 0 0x1000>;

   cpu = <&CPU3>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm3_out: endpoint {
      remote-endpoint = <&apss_funnel_in3>;
     };
    };
   };
  };

  etm@7440000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07440000 0 0x1000>;

   cpu = <&CPU4>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm4_out: endpoint {
      remote-endpoint = <&apss_funnel_in4>;
     };
    };
   };
  };

  etm@7540000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07540000 0 0x1000>;

   cpu = <&CPU5>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm5_out: endpoint {
      remote-endpoint = <&apss_funnel_in5>;
     };
    };
   };
  };

  etm@7640000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07640000 0 0x1000>;

   cpu = <&CPU6>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm6_out: endpoint {
      remote-endpoint = <&apss_funnel_in6>;
     };
    };
   };
  };

  etm@7740000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07740000 0 0x1000>;

   cpu = <&CPU7>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm7_out: endpoint {
      remote-endpoint = <&apss_funnel_in7>;
     };
    };
   };
  };

  funnel@7800000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x07800000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     apss_funnel_out: endpoint {
      remote-endpoint = <&apss_merge_funnel_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     apss_funnel_in0: endpoint {
      remote-endpoint = <&etm0_out>;
     };
    };

    port@1 {
     reg = <1>;
     apss_funnel_in1: endpoint {
      remote-endpoint = <&etm1_out>;
     };
    };

    port@2 {
     reg = <2>;
     apss_funnel_in2: endpoint {
      remote-endpoint = <&etm2_out>;
     };
    };

    port@3 {
     reg = <3>;
     apss_funnel_in3: endpoint {
      remote-endpoint = <&etm3_out>;
     };
    };

    port@4 {
     reg = <4>;
     apss_funnel_in4: endpoint {
      remote-endpoint = <&etm4_out>;
     };
    };

    port@5 {
     reg = <5>;
     apss_funnel_in5: endpoint {
      remote-endpoint = <&etm5_out>;
     };
    };

    port@6 {
     reg = <6>;
     apss_funnel_in6: endpoint {
      remote-endpoint = <&etm6_out>;
     };
    };

    port@7 {
     reg = <7>;
     apss_funnel_in7: endpoint {
      remote-endpoint = <&etm7_out>;
     };
    };
   };
  };

  funnel@7810000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x07810000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     apss_merge_funnel_out: endpoint {
      remote-endpoint = <&funnel1_in4>;
     };
    };
   };

   in-ports {
    port {
     apss_merge_funnel_in: endpoint {
      remote-endpoint = <&apss_funnel_out>;
     };
    };
   };
  };

  sdhc_2: mmc@8804000 {
   compatible = "qcom,sc7280-sdhci", "qcom,sdhci-msm-v5";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&sdc2_clk>, <&sdc2_cmd>, <&sdc2_data>;
   pinctrl-1 = <&sdc2_clk_sleep>, <&sdc2_cmd_sleep>, <&sdc2_data_sleep>;
   status = "disabled";

   reg = <0 0x08804000 0 0x1000>;

   iommus = <&apps_smmu 0x100 0x0>;
   interrupts = <0 207 4>,
         <0 223 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 113>,
     <&gcc 114>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";
   interconnects = <&aggre1_noc 7 0 &mc_virt 1 0>,
     <&gem_noc 2 0 &cnoc2 32 0>;
   interconnect-names = "sdhc-ddr","cpu-sdhc";
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc2_opp_table>;

   bus-width = <4>;

   qcom,dll-config = <0x0007642c>;

   resets = <&gcc 7>;

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <1800000 400000>;
     opp-avg-kBps = <100000 0>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <5400000 1600000>;
     opp-avg-kBps = <200000 0>;
    };
   };

  };

  usb_1_hsphy: phy@88e3000 {
   compatible = "qcom,sc7280-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0 0x088e3000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-names = "ref";

   resets = <&gcc 4>;
  };

  usb_2_hsphy: phy@88e4000 {
   compatible = "qcom,sc7280-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0 0x088e4000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-names = "ref";

   resets = <&gcc 5>;
  };

  usb_1_qmpphy: phy-wrapper@88e9000 {
   compatible = "qcom,sc7280-qmp-usb3-dp-phy",
         "qcom,sm8250-qmp-usb3-dp-phy";
   reg = <0 0x088e9000 0 0x200>,
         <0 0x088e8000 0 0x40>,
         <0 0x088ea000 0 0x200>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 151>,
     <&rpmhcc 0>,
     <&gcc 153>;
   clock-names = "aux", "ref_clk_src", "com_aux";

   resets = <&gcc 12>,
     <&gcc 13>;
   reset-names = "phy", "common";

   usb_1_ssphy: usb3-phy@88e9200 {
    reg = <0 0x088e9200 0 0x200>,
          <0 0x088e9400 0 0x200>,
          <0 0x088e9c00 0 0x400>,
          <0 0x088e9600 0 0x200>,
          <0 0x088e9800 0 0x200>,
          <0 0x088e9a00 0 0x100>;
    #clock-cells = <0>;
    #phy-cells = <0>;
    clocks = <&gcc 154>;
    clock-names = "pipe0";
    clock-output-names = "usb3_phy_pipe_clk_src";
   };

   dp_phy: dp-phy@88ea200 {
    reg = <0 0x088ea200 0 0x200>,
          <0 0x088ea400 0 0x200>,
          <0 0x088eaa00 0 0x200>,
          <0 0x088ea600 0 0x200>,
          <0 0x088ea800 0 0x200>;
    #phy-cells = <0>;
    #clock-cells = <1>;
   };
  };

  usb_2: usb@8cf8800 {
   compatible = "qcom,sc7280-dwc3", "qcom,dwc3";
   reg = <0 0x08cf8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   clocks = <&gcc 16>,
     <&gcc 145>,
     <&gcc 176>,
     <&gcc 150>,
     <&gcc 147>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 147>,
       <&gcc 145>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 240 4>,
           <&pdc 12 1>,
           <&pdc 13 1>;
   interrupt-names = "hs_phy_irq",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq";

   power-domains = <&gcc 4>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 11>;

   interconnects = <&aggre1_noc 10 0 &mc_virt 1 0>,
     <&gem_noc 2 0 &cnoc2 38 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   usb_2_dwc3: usb@8c00000 {
    compatible = "snps,dwc3";
    reg = <0 0x08c00000 0 0xe000>;
    interrupts = <0 242 4>;
    iommus = <&apps_smmu 0xa0 0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_2_hsphy>;
    phy-names = "usb2-phy";
    maximum-speed = "high-speed";
    usb-role-switch;
    port {
     usb2_role_switch: endpoint {
      remote-endpoint = <&eud_ep>;
     };
    };
   };
  };

  qspi: spi@88dc000 {
   compatible = "qcom,sc7280-qspi", "qcom,qspi-v1";
   reg = <0 0x088dc000 0 0x1000>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 82 4>;
   clocks = <&gcc 166>,
     <&gcc 167>;
   clock-names = "iface", "core";
   interconnects = <&gem_noc 2 0
     &cnoc2 28 0>;
   interconnect-names = "qspi-config";
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&qspi_opp_table>;
   status = "disabled";
  };

  remoteproc_wpss: remoteproc@8a00000 {
   compatible = "qcom,sc7280-wpss-pil";
   reg = <0 0x08a00000 0 0x10000>;

   interrupts-extended = <&intc 0 587 1>,
           <&wpss_smp2p_in 0 1>,
           <&wpss_smp2p_in 1 1>,
           <&wpss_smp2p_in 2 1>,
           <&wpss_smp2p_in 3 1>,
           <&wpss_smp2p_in 7 1>;
   interrupt-names = "wdog", "fatal", "ready", "handover",
       "stop-ack", "shutdown-ack";

   clocks = <&gcc 181>,
     <&gcc 180>,
     <&gcc 182>,
     <&rpmhcc 0>;
   clock-names = "ahb_bdg", "ahb",
          "rscp", "xo";

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 4>;
   power-domain-names = "cx", "mx";

   memory-region = <&wpss_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&wpss_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   resets = <&aoss_reset 5>,
     <&pdc_reset 11>;
   reset-names = "restart", "pdc_sync";

   qcom,halt-regs = <&tcsr_1 0x17000>;

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 24
            0
            1>;
    mboxes = <&ipcc 24
      0>;

    label = "wpss";
    qcom,remote-pid = <13>;
   };
  };

  pmu@9091000 {
   compatible = "qcom,sc7280-llcc-bwmon";
   reg = <0 0x9091000 0 0x1000>;

   interrupts = <0 81 4>;

   interconnects = <&mc_virt 0 3 &mc_virt 1 3>;

   operating-points-v2 = <&llcc_bwmon_opp_table>;

   llcc_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-0 {
     opp-peak-kBps = <800000>;
    };
    opp-1 {
     opp-peak-kBps = <1804000>;
    };
    opp-2 {
     opp-peak-kBps = <2188000>;
    };
    opp-3 {
     opp-peak-kBps = <3072000>;
    };
    opp-4 {
     opp-peak-kBps = <4068000>;
    };
    opp-5 {
     opp-peak-kBps = <6220000>;
    };
    opp-6 {
     opp-peak-kBps = <6832000>;
    };
    opp-7 {
     opp-peak-kBps = <8532000>;
    };
   };
  };

  pmu@90b6400 {
   compatible = "qcom,sc7280-cpu-bwmon", "qcom,msm8998-bwmon";
   reg = <0 0x090b6400 0 0x600>;

   interrupts = <0 581 4>;

   interconnects = <&gem_noc 2 3 &gem_noc 14 3>;
   operating-points-v2 = <&cpu_bwmon_opp_table>;

   cpu_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-0 {
     opp-peak-kBps = <2400000>;
    };
    opp-1 {
     opp-peak-kBps = <4800000>;
    };
    opp-2 {
     opp-peak-kBps = <7456000>;
    };
    opp-3 {
     opp-peak-kBps = <9600000>;
    };
    opp-4 {
     opp-peak-kBps = <12896000>;
    };
    opp-5 {
     opp-peak-kBps = <14928000>;
    };
    opp-6 {
     opp-peak-kBps = <17056000>;
    };
   };
  };

  dc_noc: interconnect@90e0000 {
   reg = <0 0x090e0000 0 0x5080>;
   compatible = "qcom,sc7280-dc-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  gem_noc: interconnect@9100000 {
   reg = <0 0x9100000 0 0xe2200>;
   compatible = "qcom,sc7280-gem-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system-cache-controller@9200000 {
   compatible = "qcom,sc7280-llcc";
   reg = <0 0x09200000 0 0xd0000>, <0 0x09600000 0 0x50000>;
   reg-names = "llcc_base", "llcc_broadcast_base";
   interrupts = <0 582 4>;
  };

  eud: eud@88e0000 {
   compatible = "qcom,sc7280-eud","qcom,eud";
   reg = <0 0x88e0000 0 0x2000>,
         <0 0x88e2000 0 0x1000>;
   interrupts-extended = <&pdc 11 4>;
   ports {
    port@0 {
     eud_ep: endpoint {
      remote-endpoint = <&usb2_role_switch>;
     };
    };
    port@1 {
     eud_con: endpoint {
      remote-endpoint = <&con_eud>;
     };
    };
   };
  };

  eud_typec: connector {
   compatible = "usb-c-connector";
   ports {
    port@0 {
     con_eud: endpoint {
      remote-endpoint = <&eud_con>;
     };
    };
   };
  };

  nsp_noc: interconnect@a0c0000 {
   reg = <0 0x0a0c0000 0 0x10000>;
   compatible = "qcom,sc7280-nsp-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,sc7280-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   clocks = <&gcc 15>,
     <&gcc 139>,
     <&gcc 10>,
     <&gcc 144>,
     <&gcc 141>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 141>,
       <&gcc 139>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 131 4>,
           <&pdc 14 4>,
           <&pdc 15 (2 | 1)>,
           <&pdc 17 (2 | 1)>;
   interrupt-names = "hs_phy_irq",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq",
       "ss_phy_irq";

   power-domains = <&gcc 3>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 10>;

   interconnects = <&aggre1_noc 11 0 &mc_virt 1 0>,
     <&gem_noc 2 0 &cnoc2 39 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   wakeup-source;

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xe000>;
    interrupts = <0 133 4>;
    iommus = <&apps_smmu 0xe0 0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_1_hsphy>, <&usb_1_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
    maximum-speed = "super-speed";
   };
  };

  venus: video-codec@aa00000 {
   compatible = "qcom,sc7280-venus";
   reg = <0 0x0aa00000 0 0xd0600>;
   interrupts = <0 174 4>;

   clocks = <&videocc 5>,
     <&videocc 6>,
     <&videocc 9>,
     <&videocc 4>,
     <&videocc 3>;
   clock-names = "core", "bus", "iface",
          "vcodec_core", "vcodec_bus";

   power-domains = <&videocc 1>,
     <&videocc 0>,
     <&rpmhpd 0>;
   power-domain-names = "venus", "vcodec0", "cx";
   operating-points-v2 = <&venus_opp_table>;

   interconnects = <&gem_noc 2 0 &cnoc2 40 0>,
     <&mmss_noc 1 0 &mc_virt 1 0>;
   interconnect-names = "cpu-cfg", "video-mem";

   iommus = <&apps_smmu 0x2180 0x20>,
     <&apps_smmu 0x2184 0x20>;
   memory-region = <&video_mem>;

   video-decoder {
    compatible = "venus-decoder";
   };

   video-encoder {
    compatible = "venus-encoder";
   };

   video-firmware {
    iommus = <&apps_smmu 0x21a2 0x0>;
   };

   venus_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-133330000 {
     opp-hz = /bits/ 64 <133330000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-240000000 {
     opp-hz = /bits/ 64 <240000000>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-335000000 {
     opp-hz = /bits/ 64 <335000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
    };

    opp-424000000 {
     opp-hz = /bits/ 64 <424000000>;
     required-opps = <&rpmhpd_opp_nom>;
    };

    opp-460000048 {
     opp-hz = /bits/ 64 <460000048>;
     required-opps = <&rpmhpd_opp_turbo>;
    };
   };

  };

  videocc: clock-controller@aaf0000 {
   compatible = "qcom,sc7280-videocc";
   reg = <0 0xaaf0000 0 0x10000>;
   clocks = <&rpmhcc 0>,
    <&rpmhcc 1>;
   clock-names = "bi_tcxo", "bi_tcxo_ao";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  camcc: clock-controller@ad00000 {
   compatible = "qcom,sc7280-camcc";
   reg = <0 0x0ad00000 0 0x10000>;
   clocks = <&rpmhcc 0>,
    <&rpmhcc 1>,
    <&sleep_clk>;
   clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  dispcc: clock-controller@af00000 {
   compatible = "qcom,sc7280-dispcc";
   reg = <0 0xaf00000 0 0x20000>;
   clocks = <&rpmhcc 0>,
     <&gcc 23>,
     <&mdss_dsi_phy 0>,
     <&mdss_dsi_phy 1>,
     <&dp_phy 0>,
     <&dp_phy 1>,
     <&mdss_edp_phy 0>,
     <&mdss_edp_phy 1>;
   clock-names = "bi_tcxo",
          "gcc_disp_gpll0_clk",
          "dsi0_phy_pll_out_byteclk",
          "dsi0_phy_pll_out_dsiclk",
          "dp_phy_pll_link_clk",
          "dp_phy_pll_vco_div_clk",
          "edp_phy_pll_link_clk",
          "edp_phy_pll_vco_div_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  mdss: display-subsystem@ae00000 {
   compatible = "qcom,sc7280-mdss";
   reg = <0 0x0ae00000 0 0x1000>;
   reg-names = "mdss";

   power-domains = <&dispcc 0>;

   clocks = <&gcc 22>,
     <&dispcc 1>,
    <&dispcc 27>;
   clock-names = "iface",
          "ahb",
          "core";

   interrupts = <0 83 4>;
   interrupt-controller;
   #interrupt-cells = <1>;

   interconnects = <&mmss_noc 6 0 &mc_virt 1 0>;
   interconnect-names = "mdp0-mem";

   iommus = <&apps_smmu 0x900 0x402>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   mdss_mdp: display-controller@ae01000 {
    compatible = "qcom,sc7280-dpu";
    reg = <0 0x0ae01000 0 0x8f030>,
     <0 0x0aeb0000 0 0x2008>;
    reg-names = "mdp", "vbif";

    clocks = <&gcc 24>,
     <&gcc 25>,
     <&dispcc 1>,
     <&dispcc 29>,
     <&dispcc 27>,
     <&dispcc 37>;
    clock-names = "bus",
           "nrt_bus",
           "iface",
           "lut",
           "core",
           "vsync";
    assigned-clocks = <&dispcc 37>,
      <&dispcc 1>;
    assigned-clock-rates = <19200000>,
       <19200000>;
    operating-points-v2 = <&mdp_opp_table>;
    power-domains = <&rpmhpd 0>;

    interrupt-parent = <&mdss>;
    interrupts = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dpu_intf1_out: endpoint {
       remote-endpoint = <&dsi0_in>;
      };
     };

     port@1 {
      reg = <1>;
      dpu_intf5_out: endpoint {
       remote-endpoint = <&edp_in>;
      };
     };

     port@2 {
      reg = <2>;
      dpu_intf0_out: endpoint {
       remote-endpoint = <&dp_in>;
      };
     };
    };

    mdp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-200000000 {
      opp-hz = /bits/ 64 <200000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-300000000 {
      opp-hz = /bits/ 64 <300000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-380000000 {
      opp-hz = /bits/ 64 <380000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-506666667 {
      opp-hz = /bits/ 64 <506666667>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss_dsi: dsi@ae94000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0 0x0ae94000 0 0x400>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4>;

    clocks = <&dispcc 3>,
      <&dispcc 6>,
      <&dispcc 31>,
      <&dispcc 25>,
      <&dispcc 1>,
      <&gcc 24>;
    clock-names = "byte",
           "byte_intf",
           "pixel",
           "core",
           "iface",
           "bus";

    operating-points-v2 = <&dsi_opp_table>;
    power-domains = <&rpmhpd 0>;

    phys = <&mdss_dsi_phy>;
    phy-names = "dsi";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dsi0_in: endpoint {
       remote-endpoint = <&dpu_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;
      dsi0_out: endpoint {
      };
     };
    };

    dsi_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-187500000 {
      opp-hz = /bits/ 64 <187500000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-300000000 {
      opp-hz = /bits/ 64 <300000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-358000000 {
      opp-hz = /bits/ 64 <358000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };
    };
   };

   mdss_dsi_phy: phy@ae94400 {
    compatible = "qcom,sc7280-dsi-phy-7nm";
    reg = <0 0x0ae94400 0 0x200>,
          <0 0x0ae94600 0 0x280>,
          <0 0x0ae94900 0 0x280>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&dispcc 1>,
      <&rpmhcc 0>;
    clock-names = "iface", "ref";

    status = "disabled";
   };

   mdss_edp: edp@aea0000 {
    compatible = "qcom,sc7280-edp";
    pinctrl-names = "default";
    pinctrl-0 = <&edp_hot_plug_det>;

    reg = <0 0xaea0000 0 0x200>,
          <0 0xaea0200 0 0x200>,
          <0 0xaea0400 0 0xc00>,
          <0 0xaea1000 0 0x400>;

    interrupt-parent = <&mdss>;
    interrupts = <14>;

    clocks = <&dispcc 1>,
      <&dispcc 17>,
      <&dispcc 19>,
      <&dispcc 22>,
      <&dispcc 23>;
    clock-names = "core_iface",
           "core_aux",
           "ctrl_link",
           "ctrl_link_iface",
           "stream_pixel";
    assigned-clocks = <&dispcc 20>,
        <&dispcc 24>;
    assigned-clock-parents = <&mdss_edp_phy 0>, <&mdss_edp_phy 1>;

    phys = <&mdss_edp_phy>;
    phy-names = "dp";

    operating-points-v2 = <&edp_opp_table>;
    power-domains = <&rpmhpd 0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      edp_in: endpoint {
       remote-endpoint = <&dpu_intf5_out>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_edp_out: endpoint { };
     };
    };

    edp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss_edp_phy: phy@aec2a00 {
    compatible = "qcom,sc7280-edp-phy";

    reg = <0 0xaec2a00 0 0x19c>,
          <0 0xaec2200 0 0xa0>,
          <0 0xaec2600 0 0xa0>,
          <0 0xaec2000 0 0x1c0>;

    clocks = <&rpmhcc 0>,
      <&gcc 183>;
    clock-names = "aux",
           "cfg_ahb";

    #clock-cells = <1>;
    #phy-cells = <0>;

    status = "disabled";
   };

   mdss_dp: displayport-controller@ae90000 {
    compatible = "qcom,sc7280-dp";

    reg = <0 0xae90000 0 0x200>,
          <0 0xae90200 0 0x200>,
          <0 0xae90400 0 0xc00>,
          <0 0xae91000 0 0x400>,
          <0 0xae91400 0 0x400>;

    interrupt-parent = <&mdss>;
    interrupts = <12>;

    clocks = <&dispcc 1>,
      <&dispcc 7>,
      <&dispcc 11>,
      <&dispcc 14>,
      <&dispcc 15>;
    clock-names = "core_iface",
      "core_aux",
      "ctrl_link",
      "ctrl_link_iface",
      "stream_pixel";
    assigned-clocks = <&dispcc 12>,
        <&dispcc 16>;
    assigned-clock-parents = <&dp_phy 0>, <&dp_phy 1>;
    phys = <&dp_phy>;
    phy-names = "dp";

    operating-points-v2 = <&dp_opp_table>;
    power-domains = <&rpmhpd 0>;

    #sound-dai-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dp_in: endpoint {
       remote-endpoint = <&dpu_intf0_out>;
      };
     };

     port@1 {
      reg = <1>;
      dp_out: endpoint { };
     };
    };

    dp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sc7280-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>;
   qcom,pdc-ranges = <0 480 40>, <40 140 14>, <54 263 1>,
       <55 306 4>, <59 312 3>, <62 374 2>,
       <64 434 2>, <66 438 3>, <69 86 1>,
       <70 520 54>, <124 609 31>, <155 63 1>,
       <156 716 12>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  pdc_reset: reset-controller@b5e0000 {
   compatible = "qcom,sc7280-pdc-global";
   reg = <0 0x0b5e0000 0 0x20000>;
   #reset-cells = <1>;
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sc7280-tsens","qcom,tsens-v2";
   reg = <0 0x0c263000 0 0x1ff>,
    <0 0x0c222000 0 0x1ff>;
   #qcom,sensors = <15>;
   interrupts = <0 506 4>,
         <0 508 4>;
   interrupt-names = "uplow","critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c265000 {
   compatible = "qcom,sc7280-tsens","qcom,tsens-v2";
   reg = <0 0x0c265000 0 0x1ff>,
    <0 0x0c223000 0 0x1ff>;
   #qcom,sensors = <12>;
   interrupts = <0 507 4>,
         <0 509 4>;
   interrupt-names = "uplow","critical";
   #thermal-sensor-cells = <1>;
  };

  aoss_reset: reset-controller@c2a0000 {
   compatible = "qcom,sc7280-aoss-cc", "qcom,sdm845-aoss-cc";
   reg = <0 0x0c2a0000 0 0x31000>;
   #reset-cells = <1>;
  };

  aoss_qmp: power-controller@c300000 {
   compatible = "qcom,sc7280-aoss-qmp", "qcom,aoss-qmp";
   reg = <0 0x0c300000 0 0x400>;
   interrupts-extended = <&ipcc 0
           0
           1>;
   mboxes = <&ipcc 0
     0>;

   #clock-cells = <0>;
  };

  sram@c3f0000 {
   compatible = "qcom,rpmh-stats";
   reg = <0 0x0c3f0000 0 0x400>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0 0x0c440000 0 0x1100>,
         <0 0x0c600000 0 0x2000000>,
         <0 0x0e600000 0 0x100000>,
         <0 0x0e700000 0 0xa0000>,
         <0 0x0c40a000 0 0x26000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts-extended = <&pdc 1 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <1>;
   #size-cells = <1>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,sc7280-pinctrl";
   reg = <0 0x0f100000 0 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 175>;
   wakeup-parent = <&pdc>;

   dp_hot_plug_det: dp-hot-plug-det-pins {
    pins = "gpio47";
    function = "dp_hot";
   };

   edp_hot_plug_det: edp-hot-plug-det-pins {
    pins = "gpio60";
    function = "edp_hot";
   };

   mi2s0_data0: mi2s0-data0-pins {
    pins = "gpio98";
    function = "mi2s0_data0";
   };

   mi2s0_data1: mi2s0-data1-pins {
    pins = "gpio99";
    function = "mi2s0_data1";
   };

   mi2s0_mclk: mi2s0-mclk-pins {
    pins = "gpio96";
    function = "pri_mi2s";
   };

   mi2s0_sclk: mi2s0-sclk-pins {
    pins = "gpio97";
    function = "mi2s0_sck";
   };

   mi2s0_ws: mi2s0-ws-pins {
    pins = "gpio100";
    function = "mi2s0_ws";
   };

   mi2s1_data0: mi2s1-data0-pins {
    pins = "gpio107";
    function = "mi2s1_data0";
   };

   mi2s1_sclk: mi2s1-sclk-pins {
    pins = "gpio106";
    function = "mi2s1_sck";
   };

   mi2s1_ws: mi2s1-ws-pins {
    pins = "gpio108";
    function = "mi2s1_ws";
   };

   pcie1_clkreq_n: pcie1-clkreq-n-pins {
    pins = "gpio79";
    function = "pcie1_clkreqn";
   };

   qspi_clk: qspi-clk-pins {
    pins = "gpio14";
    function = "qspi_clk";
   };

   qspi_cs0: qspi-cs0-pins {
    pins = "gpio15";
    function = "qspi_cs";
   };

   qspi_cs1: qspi-cs1-pins {
    pins = "gpio19";
    function = "qspi_cs";
   };

   qspi_data01: qspi-data01-pins {
    pins = "gpio12", "gpio13";
    function = "qspi_data";
   };

   qspi_data12: qspi-data12-pins {
    pins = "gpio16", "gpio17";
    function = "qspi_data";
   };

   qup_i2c0_data_clk: qup-i2c0-data-clk-pins {
    pins = "gpio0", "gpio1";
    function = "qup00";
   };

   qup_i2c1_data_clk: qup-i2c1-data-clk-pins {
    pins = "gpio4", "gpio5";
    function = "qup01";
   };

   qup_i2c2_data_clk: qup-i2c2-data-clk-pins {
    pins = "gpio8", "gpio9";
    function = "qup02";
   };

   qup_i2c3_data_clk: qup-i2c3-data-clk-pins {
    pins = "gpio12", "gpio13";
    function = "qup03";
   };

   qup_i2c4_data_clk: qup-i2c4-data-clk-pins {
    pins = "gpio16", "gpio17";
    function = "qup04";
   };

   qup_i2c5_data_clk: qup-i2c5-data-clk-pins {
    pins = "gpio20", "gpio21";
    function = "qup05";
   };

   qup_i2c6_data_clk: qup-i2c6-data-clk-pins {
    pins = "gpio24", "gpio25";
    function = "qup06";
   };

   qup_i2c7_data_clk: qup-i2c7-data-clk-pins {
    pins = "gpio28", "gpio29";
    function = "qup07";
   };

   qup_i2c8_data_clk: qup-i2c8-data-clk-pins {
    pins = "gpio32", "gpio33";
    function = "qup10";
   };

   qup_i2c9_data_clk: qup-i2c9-data-clk-pins {
    pins = "gpio36", "gpio37";
    function = "qup11";
   };

   qup_i2c10_data_clk: qup-i2c10-data-clk-pins {
    pins = "gpio40", "gpio41";
    function = "qup12";
   };

   qup_i2c11_data_clk: qup-i2c11-data-clk-pins {
    pins = "gpio44", "gpio45";
    function = "qup13";
   };

   qup_i2c12_data_clk: qup-i2c12-data-clk-pins {
    pins = "gpio48", "gpio49";
    function = "qup14";
   };

   qup_i2c13_data_clk: qup-i2c13-data-clk-pins {
    pins = "gpio52", "gpio53";
    function = "qup15";
   };

   qup_i2c14_data_clk: qup-i2c14-data-clk-pins {
    pins = "gpio56", "gpio57";
    function = "qup16";
   };

   qup_i2c15_data_clk: qup-i2c15-data-clk-pins {
    pins = "gpio60", "gpio61";
    function = "qup17";
   };

   qup_spi0_data_clk: qup-spi0-data-clk-pins {
    pins = "gpio0", "gpio1", "gpio2";
    function = "qup00";
   };

   qup_spi0_cs: qup-spi0-cs-pins {
    pins = "gpio3";
    function = "qup00";
   };

   qup_spi0_cs_gpio: qup-spi0-cs-gpio-pins {
    pins = "gpio3";
    function = "gpio";
   };

   qup_spi1_data_clk: qup-spi1-data-clk-pins {
    pins = "gpio4", "gpio5", "gpio6";
    function = "qup01";
   };

   qup_spi1_cs: qup-spi1-cs-pins {
    pins = "gpio7";
    function = "qup01";
   };

   qup_spi1_cs_gpio: qup-spi1-cs-gpio-pins {
    pins = "gpio7";
    function = "gpio";
   };

   qup_spi2_data_clk: qup-spi2-data-clk-pins {
    pins = "gpio8", "gpio9", "gpio10";
    function = "qup02";
   };

   qup_spi2_cs: qup-spi2-cs-pins {
    pins = "gpio11";
    function = "qup02";
   };

   qup_spi2_cs_gpio: qup-spi2-cs-gpio-pins {
    pins = "gpio11";
    function = "gpio";
   };

   qup_spi3_data_clk: qup-spi3-data-clk-pins {
    pins = "gpio12", "gpio13", "gpio14";
    function = "qup03";
   };

   qup_spi3_cs: qup-spi3-cs-pins {
    pins = "gpio15";
    function = "qup03";
   };

   qup_spi3_cs_gpio: qup-spi3-cs-gpio-pins {
    pins = "gpio15";
    function = "gpio";
   };

   qup_spi4_data_clk: qup-spi4-data-clk-pins {
    pins = "gpio16", "gpio17", "gpio18";
    function = "qup04";
   };

   qup_spi4_cs: qup-spi4-cs-pins {
    pins = "gpio19";
    function = "qup04";
   };

   qup_spi4_cs_gpio: qup-spi4-cs-gpio-pins {
    pins = "gpio19";
    function = "gpio";
   };

   qup_spi5_data_clk: qup-spi5-data-clk-pins {
    pins = "gpio20", "gpio21", "gpio22";
    function = "qup05";
   };

   qup_spi5_cs: qup-spi5-cs-pins {
    pins = "gpio23";
    function = "qup05";
   };

   qup_spi5_cs_gpio: qup-spi5-cs-gpio-pins {
    pins = "gpio23";
    function = "gpio";
   };

   qup_spi6_data_clk: qup-spi6-data-clk-pins {
    pins = "gpio24", "gpio25", "gpio26";
    function = "qup06";
   };

   qup_spi6_cs: qup-spi6-cs-pins {
    pins = "gpio27";
    function = "qup06";
   };

   qup_spi6_cs_gpio: qup-spi6-cs-gpio-pins {
    pins = "gpio27";
    function = "gpio";
   };

   qup_spi7_data_clk: qup-spi7-data-clk-pins {
    pins = "gpio28", "gpio29", "gpio30";
    function = "qup07";
   };

   qup_spi7_cs: qup-spi7-cs-pins {
    pins = "gpio31";
    function = "qup07";
   };

   qup_spi7_cs_gpio: qup-spi7-cs-gpio-pins {
    pins = "gpio31";
    function = "gpio";
   };

   qup_spi8_data_clk: qup-spi8-data-clk-pins {
    pins = "gpio32", "gpio33", "gpio34";
    function = "qup10";
   };

   qup_spi8_cs: qup-spi8-cs-pins {
    pins = "gpio35";
    function = "qup10";
   };

   qup_spi8_cs_gpio: qup-spi8-cs-gpio-pins {
    pins = "gpio35";
    function = "gpio";
   };

   qup_spi9_data_clk: qup-spi9-data-clk-pins {
    pins = "gpio36", "gpio37", "gpio38";
    function = "qup11";
   };

   qup_spi9_cs: qup-spi9-cs-pins {
    pins = "gpio39";
    function = "qup11";
   };

   qup_spi9_cs_gpio: qup-spi9-cs-gpio-pins {
    pins = "gpio39";
    function = "gpio";
   };

   qup_spi10_data_clk: qup-spi10-data-clk-pins {
    pins = "gpio40", "gpio41", "gpio42";
    function = "qup12";
   };

   qup_spi10_cs: qup-spi10-cs-pins {
    pins = "gpio43";
    function = "qup12";
   };

   qup_spi10_cs_gpio: qup-spi10-cs-gpio-pins {
    pins = "gpio43";
    function = "gpio";
   };

   qup_spi11_data_clk: qup-spi11-data-clk-pins {
    pins = "gpio44", "gpio45", "gpio46";
    function = "qup13";
   };

   qup_spi11_cs: qup-spi11-cs-pins {
    pins = "gpio47";
    function = "qup13";
   };

   qup_spi11_cs_gpio: qup-spi11-cs-gpio-pins {
    pins = "gpio47";
    function = "gpio";
   };

   qup_spi12_data_clk: qup-spi12-data-clk-pins {
    pins = "gpio48", "gpio49", "gpio50";
    function = "qup14";
   };

   qup_spi12_cs: qup-spi12-cs-pins {
    pins = "gpio51";
    function = "qup14";
   };

   qup_spi12_cs_gpio: qup-spi12-cs-gpio-pins {
    pins = "gpio51";
    function = "gpio";
   };

   qup_spi13_data_clk: qup-spi13-data-clk-pins {
    pins = "gpio52", "gpio53", "gpio54";
    function = "qup15";
   };

   qup_spi13_cs: qup-spi13-cs-pins {
    pins = "gpio55";
    function = "qup15";
   };

   qup_spi13_cs_gpio: qup-spi13-cs-gpio-pins {
    pins = "gpio55";
    function = "gpio";
   };

   qup_spi14_data_clk: qup-spi14-data-clk-pins {
    pins = "gpio56", "gpio57", "gpio58";
    function = "qup16";
   };

   qup_spi14_cs: qup-spi14-cs-pins {
    pins = "gpio59";
    function = "qup16";
   };

   qup_spi14_cs_gpio: qup-spi14-cs-gpio-pins {
    pins = "gpio59";
    function = "gpio";
   };

   qup_spi15_data_clk: qup-spi15-data-clk-pins {
    pins = "gpio60", "gpio61", "gpio62";
    function = "qup17";
   };

   qup_spi15_cs: qup-spi15-cs-pins {
    pins = "gpio63";
    function = "qup17";
   };

   qup_spi15_cs_gpio: qup-spi15-cs-gpio-pins {
    pins = "gpio63";
    function = "gpio";
   };

   qup_uart0_cts: qup-uart0-cts-pins {
    pins = "gpio0";
    function = "qup00";
   };

   qup_uart0_rts: qup-uart0-rts-pins {
    pins = "gpio1";
    function = "qup00";
   };

   qup_uart0_tx: qup-uart0-tx-pins {
    pins = "gpio2";
    function = "qup00";
   };

   qup_uart0_rx: qup-uart0-rx-pins {
    pins = "gpio3";
    function = "qup00";
   };

   qup_uart1_cts: qup-uart1-cts-pins {
    pins = "gpio4";
    function = "qup01";
   };

   qup_uart1_rts: qup-uart1-rts-pins {
    pins = "gpio5";
    function = "qup01";
   };

   qup_uart1_tx: qup-uart1-tx-pins {
    pins = "gpio6";
    function = "qup01";
   };

   qup_uart1_rx: qup-uart1-rx-pins {
    pins = "gpio7";
    function = "qup01";
   };

   qup_uart2_cts: qup-uart2-cts-pins {
    pins = "gpio8";
    function = "qup02";
   };

   qup_uart2_rts: qup-uart2-rts-pins {
    pins = "gpio9";
    function = "qup02";
   };

   qup_uart2_tx: qup-uart2-tx-pins {
    pins = "gpio10";
    function = "qup02";
   };

   qup_uart2_rx: qup-uart2-rx-pins {
    pins = "gpio11";
    function = "qup02";
   };

   qup_uart3_cts: qup-uart3-cts-pins {
    pins = "gpio12";
    function = "qup03";
   };

   qup_uart3_rts: qup-uart3-rts-pins {
    pins = "gpio13";
    function = "qup03";
   };

   qup_uart3_tx: qup-uart3-tx-pins {
    pins = "gpio14";
    function = "qup03";
   };

   qup_uart3_rx: qup-uart3-rx-pins {
    pins = "gpio15";
    function = "qup03";
   };

   qup_uart4_cts: qup-uart4-cts-pins {
    pins = "gpio16";
    function = "qup04";
   };

   qup_uart4_rts: qup-uart4-rts-pins {
    pins = "gpio17";
    function = "qup04";
   };

   qup_uart4_tx: qup-uart4-tx-pins {
    pins = "gpio18";
    function = "qup04";
   };

   qup_uart4_rx: qup-uart4-rx-pins {
    pins = "gpio19";
    function = "qup04";
   };

   qup_uart5_cts: qup-uart5-cts-pins {
    pins = "gpio20";
    function = "qup05";
   };

   qup_uart5_rts: qup-uart5-rts-pins {
    pins = "gpio21";
    function = "qup05";
   };

   qup_uart5_tx: qup-uart5-tx-pins {
    pins = "gpio22";
    function = "qup05";
   };

   qup_uart5_rx: qup-uart5-rx-pins {
    pins = "gpio23";
    function = "qup05";
   };

   qup_uart6_cts: qup-uart6-cts-pins {
    pins = "gpio24";
    function = "qup06";
   };

   qup_uart6_rts: qup-uart6-rts-pins {
    pins = "gpio25";
    function = "qup06";
   };

   qup_uart6_tx: qup-uart6-tx-pins {
    pins = "gpio26";
    function = "qup06";
   };

   qup_uart6_rx: qup-uart6-rx-pins {
    pins = "gpio27";
    function = "qup06";
   };

   qup_uart7_cts: qup-uart7-cts-pins {
    pins = "gpio28";
    function = "qup07";
   };

   qup_uart7_rts: qup-uart7-rts-pins {
    pins = "gpio29";
    function = "qup07";
   };

   qup_uart7_tx: qup-uart7-tx-pins {
    pins = "gpio30";
    function = "qup07";
   };

   qup_uart7_rx: qup-uart7-rx-pins {
    pins = "gpio31";
    function = "qup07";
   };

   qup_uart8_cts: qup-uart8-cts-pins {
    pins = "gpio32";
    function = "qup10";
   };

   qup_uart8_rts: qup-uart8-rts-pins {
    pins = "gpio33";
    function = "qup10";
   };

   qup_uart8_tx: qup-uart8-tx-pins {
    pins = "gpio34";
    function = "qup10";
   };

   qup_uart8_rx: qup-uart8-rx-pins {
    pins = "gpio35";
    function = "qup10";
   };

   qup_uart9_cts: qup-uart9-cts-pins {
    pins = "gpio36";
    function = "qup11";
   };

   qup_uart9_rts: qup-uart9-rts-pins {
    pins = "gpio37";
    function = "qup11";
   };

   qup_uart9_tx: qup-uart9-tx-pins {
    pins = "gpio38";
    function = "qup11";
   };

   qup_uart9_rx: qup-uart9-rx-pins {
    pins = "gpio39";
    function = "qup11";
   };

   qup_uart10_cts: qup-uart10-cts-pins {
    pins = "gpio40";
    function = "qup12";
   };

   qup_uart10_rts: qup-uart10-rts-pins {
    pins = "gpio41";
    function = "qup12";
   };

   qup_uart10_tx: qup-uart10-tx-pins {
    pins = "gpio42";
    function = "qup12";
   };

   qup_uart10_rx: qup-uart10-rx-pins {
    pins = "gpio43";
    function = "qup12";
   };

   qup_uart11_cts: qup-uart11-cts-pins {
    pins = "gpio44";
    function = "qup13";
   };

   qup_uart11_rts: qup-uart11-rts-pins {
    pins = "gpio45";
    function = "qup13";
   };

   qup_uart11_tx: qup-uart11-tx-pins {
    pins = "gpio46";
    function = "qup13";
   };

   qup_uart11_rx: qup-uart11-rx-pins {
    pins = "gpio47";
    function = "qup13";
   };

   qup_uart12_cts: qup-uart12-cts-pins {
    pins = "gpio48";
    function = "qup14";
   };

   qup_uart12_rts: qup-uart12-rts-pins {
    pins = "gpio49";
    function = "qup14";
   };

   qup_uart12_tx: qup-uart12-tx-pins {
    pins = "gpio50";
    function = "qup14";
   };

   qup_uart12_rx: qup-uart12-rx-pins {
    pins = "gpio51";
    function = "qup14";
   };

   qup_uart13_cts: qup-uart13-cts-pins {
    pins = "gpio52";
    function = "qup15";
   };

   qup_uart13_rts: qup-uart13-rts-pins {
    pins = "gpio53";
    function = "qup15";
   };

   qup_uart13_tx: qup-uart13-tx-pins {
    pins = "gpio54";
    function = "qup15";
   };

   qup_uart13_rx: qup-uart13-rx-pins {
    pins = "gpio55";
    function = "qup15";
   };

   qup_uart14_cts: qup-uart14-cts-pins {
    pins = "gpio56";
    function = "qup16";
   };

   qup_uart14_rts: qup-uart14-rts-pins {
    pins = "gpio57";
    function = "qup16";
   };

   qup_uart14_tx: qup-uart14-tx-pins {
    pins = "gpio58";
    function = "qup16";
   };

   qup_uart14_rx: qup-uart14-rx-pins {
    pins = "gpio59";
    function = "qup16";
   };

   qup_uart15_cts: qup-uart15-cts-pins {
    pins = "gpio60";
    function = "qup17";
   };

   qup_uart15_rts: qup-uart15-rts-pins {
    pins = "gpio61";
    function = "qup17";
   };

   qup_uart15_tx: qup-uart15-tx-pins {
    pins = "gpio62";
    function = "qup17";
   };

   qup_uart15_rx: qup-uart15-rx-pins {
    pins = "gpio63";
    function = "qup17";
   };

   sdc1_clk: sdc1-clk-pins {
    pins = "sdc1_clk";
   };

   sdc1_cmd: sdc1-cmd-pins {
    pins = "sdc1_cmd";
   };

   sdc1_data: sdc1-data-pins {
    pins = "sdc1_data";
   };

   sdc1_rclk: sdc1-rclk-pins {
    pins = "sdc1_rclk";
   };

   sdc1_clk_sleep: sdc1-clk-sleep-pins {
    pins = "sdc1_clk";
    drive-strength = <2>;
    bias-bus-hold;
   };

   sdc1_cmd_sleep: sdc1-cmd-sleep-pins {
    pins = "sdc1_cmd";
    drive-strength = <2>;
    bias-bus-hold;
   };

   sdc1_data_sleep: sdc1-data-sleep-pins {
    pins = "sdc1_data";
    drive-strength = <2>;
    bias-bus-hold;
   };

   sdc1_rclk_sleep: sdc1-rclk-sleep-pins {
    pins = "sdc1_rclk";
    drive-strength = <2>;
    bias-bus-hold;
   };

   sdc2_clk: sdc2-clk-pins {
    pins = "sdc2_clk";
   };

   sdc2_cmd: sdc2-cmd-pins {
    pins = "sdc2_cmd";
   };

   sdc2_data: sdc2-data-pins {
    pins = "sdc2_data";
   };

   sdc2_clk_sleep: sdc2-clk-sleep-pins {
    pins = "sdc2_clk";
    drive-strength = <2>;
    bias-bus-hold;
   };

   sdc2_cmd_sleep: sdc2-cmd-sleep-pins {
    pins = "sdc2_cmd";
    drive-strength = <2>;
    bias-bus-hold;
   };

   sdc2_data_sleep: sdc2-data-sleep-pins {
    pins = "sdc2_data";
    drive-strength = <2>;
    bias-bus-hold;
   };
  };

  sram@146a5000 {
   compatible = "qcom,sc7280-imem", "syscon", "simple-mfd";
   reg = <0 0x146a5000 0 0x6000>;

   #address-cells = <1>;
   #size-cells = <1>;

   ranges = <0 0 0x146a5000 0x6000>;

   pil-reloc@594c {
    compatible = "qcom,pil-reloc-info";
    reg = <0x594c 0xc8>;
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sc7280-smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   dma-coherent;
   interrupts = <0 65 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 395 4>,
         <0 396 4>,
         <0 397 4>,
         <0 398 4>,
         <0 399 4>,
         <0 400 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>;
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0 0x17a00000 0 0x10000>,
         <0 0x17a60000 0 0x100000>;
   interrupts = <1 9 8>;

   gic-its@17a40000 {
    compatible = "arm,gic-v3-its";
    msi-controller;
    #msi-cells = <1>;
    reg = <0 0x17a40000 0 0x20000>;
    status = "disabled";
   };
  };

  watchdog@17c10000 {
   compatible = "qcom,apss-wdt-sc7280", "qcom,kpss-wdt";
   reg = <0 0x17c10000 0 0x1000>;
   clocks = <&sleep_clk>;
   interrupts = <0 0 4>;
  };

  timer@17c20000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0 0x20000000>;
   compatible = "arm,armv7-timer-mem";
   reg = <0 0x17c20000 0 0x1000>;

   frame@17c21000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
    reg = <0x17c21000 0x1000>,
          <0x17c22000 0x1000>;
   };

   frame@17c23000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x17c23000 0x1000>;
    status = "disabled";
   };

   frame@17c25000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x17c25000 0x1000>;
    status = "disabled";
   };

   frame@17c27000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x17c27000 0x1000>;
    status = "disabled";
   };

   frame@17c29000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x17c29000 0x1000>;
    status = "disabled";
   };

   frame@17c2b000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x17c2b000 0x1000>;
    status = "disabled";
   };

   frame@17c2d000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x17c2d000 0x1000>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@18200000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0 0x18200000 0 0x10000>,
         <0 0x18210000 0 0x10000>,
         <0 0x18220000 0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>,
       <0 3>,
       <1 3>,
       <3 1>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhpd: power-controller {
    compatible = "qcom,sc7280-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_low_svs: opp2 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp3 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp4 {
      opp-level = <192>;
     };

     rpmhpd_opp_svs_l2: opp5 {
      opp-level = <224>;
     };

     rpmhpd_opp_nom: opp6 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp7 {
      opp-level = <320>;
     };

     rpmhpd_opp_turbo: opp8 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp9 {
      opp-level = <416>;
     };
    };
   };

   rpmhcc: clock-controller {
    compatible = "qcom,sc7280-rpmh-clk";
    clocks = <&xo_board>;
    clock-names = "xo";
    #clock-cells = <1>;
   };
  };

  epss_l3: interconnect@18590000 {
   compatible = "qcom,sc7280-epss-l3";
   reg = <0 0x18590000 0 0x1000>;
   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";
   #interconnect-cells = <1>;
  };

  cpufreq_hw: cpufreq@18591000 {
   compatible = "qcom,cpufreq-epss";
   reg = <0 0x18591000 0 0x1000>,
         <0 0x18592000 0 0x1000>,
         <0 0x18593000 0 0x1000>;
   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";
   #freq-domain-cells = <1>;
  };
 };

 thermal_zones: thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 1>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu0_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu0_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 2>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu1_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu1_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu2_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu2_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 4>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu3_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu3_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu4-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 7>;

   trips {
    cpu4_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu4_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu4_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu5-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cpu5_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu5_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu5_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu6-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 9>;

   trips {
    cpu6_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu6_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu6_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu7-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 10>;

   trips {
    cpu7_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu7_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu7_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu8-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 11>;

   trips {
    cpu8_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu8_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu8_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu8_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu8_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu9-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 12>;

   trips {
    cpu9_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu9_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu9_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu9_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu9_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu10-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 13>;

   trips {
    cpu10_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu10_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu10_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu10_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu10_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu11-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 14>;

   trips {
    cpu11_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu11_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu11_crit: cpu-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu11_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu11_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  aoss0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 0>;

   trips {
    aoss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    aoss0_crit: aoss0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  aoss1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 0>;

   trips {
    aoss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    aoss1_crit: aoss1-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  cpuss0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 5>;

   trips {
    cpuss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpuss0_crit: cluster0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  cpuss1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 6>;

   trips {
    cpuss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpuss1_crit: cluster0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  gpuss0-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 1>;

   trips {
    gpuss0_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpuss0_crit: gpuss0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&gpuss0_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };
  };

  gpuss1-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 2>;

   trips {
    gpuss1_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpuss1_crit: gpuss1-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&gpuss1_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };
  };

  nspss0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 3>;

   trips {
    nspss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    nspss0_crit: nspss0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  nspss1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 4>;

   trips {
    nspss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    nspss1_crit: nspss1-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  video-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 5>;

   trips {
    video_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    video_crit: video-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  ddr-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 6>;

   trips {
    ddr_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    ddr_crit: ddr-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  mdmss0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 7>;

   trips {
    mdmss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    mdmss0_crit: mdmss0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  mdmss1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 8>;

   trips {
    mdmss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    mdmss1_crit: mdmss1-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  mdmss2-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 9>;

   trips {
    mdmss2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    mdmss2_crit: mdmss2-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  mdmss3-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 10>;

   trips {
    mdmss3_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    mdmss3_crit: mdmss3-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  camera0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 11>;

   trips {
    camera0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    camera0_crit: camera0-crit {
     temperature = <110000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };
};
# 11 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm7325.dtsi" 1




# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 6 "arch/arm64/boot/dts/qcom/pm7325.dtsi" 2

&spmi_bus {
 pm7325: pmic@1 {
  compatible = "qcom,pm7325", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm7325_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x1 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm7325_gpios: gpios@8800 {
   compatible = "qcom,pm7325-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm7325_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};

&thermal_zones {
 pm7325_thermal: pm7325-thermal {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-sensors = <&pm7325_temp_alarm>;

  trips {
   pm7325_trip0: trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };

   pm7325_crit: pm7325-crit {
    temperature = <115000>;
    hysteresis = <0>;
    type = "critical";
   };
  };
 };
};
# 12 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm8350c.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pm8350c.dtsi"
&spmi_bus {
 pm8350c: pmic@2 {
  compatible = "qcom,pm8350c", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8350c_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x2 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8350c_gpios: gpio@8800 {
   compatible = "qcom,pm8350c-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8350c_gpios 0 0 9>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pm8350c_pwm: pwm {
   compatible = "qcom,pm8350c-pwm";
   #pwm-cells = <2>;
   status = "disabled";
  };
 };
};

/ {
 thermal-zones {
  pm8350c_thermal: pm8350c-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&pm8350c_temp_alarm>;

   trips {
    pm8350c_trip0: trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    pm8350c_crit: pm8350c-crit {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};
# 13 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pmk8350.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 7 "arch/arm64/boot/dts/qcom/pmk8350.dtsi" 2




&spmi_bus {
 pmk8350: pmic@0 {
  compatible = "qcom,pmk8350", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmk8350_pon: pon@1300 {
   compatible = "qcom,pm8998-pon";
   reg = <0x1300>;

   pon_pwrkey: pwrkey {
    compatible = "qcom,pmk8350-pwrkey";
    interrupts = <0x0 0x13 0x7 (2 | 1)>;
    linux,code = <116>;
    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pmk8350-resin";
    interrupts = <0x0 0x13 0x6 (2 | 1)>;
    status = "disabled";
   };
  };

  pmk8350_vadc: adc@3100 {
   compatible = "qcom,spmi-adc7";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   #io-channel-cells = <1>;
  };

  pmk8350_adc_tm: adc-tm@3400 {
   compatible = "qcom,adc-tm7";
   reg = <0x3400>;
   interrupts = <0x0 0x34 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
   status = "disabled";
  };

  pmk8350_rtc: rtc@6100 {
   compatible = "qcom,pmk8350-rtc";
   reg = <0x6100>, <0x6200>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x62 0x1 1>;
   status = "disabled";
  };

  pmk8350_gpios: gpio@b000 {
   compatible = "qcom,pmk8350-gpio", "qcom,spmi-gpio";
   reg = <0xb000>;
   gpio-controller;
   gpio-ranges = <&pmk8350_gpios 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2

# 1 "arch/arm64/boot/dts/qcom/sc7280-chrome-common.dtsi" 1
# 20 "arch/arm64/boot/dts/qcom/sc7280-chrome-common.dtsi"
/delete-node/ &hyp_mem;
/delete-node/ &xbl_mem;
/delete-node/ &reserved_xbl_uefi_log;
/delete-node/ &sec_apps_mem;

/ {
 reserved-memory {
  adsp_mem: memory@86700000 {
   reg = <0x0 0x86700000 0x0 0x2800000>;
   no-map;
  };

  camera_mem: memory@8ad00000 {
   reg = <0x0 0x8ad00000 0x0 0x500000>;
   no-map;
  };

  venus_mem: memory@8b200000 {
   reg = <0x0 0x8b200000 0x0 0x500000>;
   no-map;
  };

  mpss_mem: memory@8b800000 {
   reg = <0x0 0x8b800000 0x0 0xf600000>;
   no-map;
  };

  wpss_mem: memory@9ae00000 {
   reg = <0x0 0x9ae00000 0x0 0x1900000>;
   no-map;
  };

  mba_mem: memory@9c700000 {
   reg = <0x0 0x9c700000 0x0 0x200000>;
   no-map;
  };
 };
};


&pmk8350_pon {
 status = "disabled";
};
# 71 "arch/arm64/boot/dts/qcom/sc7280-chrome-common.dtsi"
&qspi {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&qspi_clk>, <&qspi_cs0>, <&qspi_data01>;

 spi_flash: flash@0 {
  compatible = "jedec,spi-nor";
  reg = <0>;

  spi-max-frequency = <37500000>;
  spi-tx-bus-width = <2>;
  spi-rx-bus-width = <2>;
 };
};

&remoteproc_wpss {
 status = "okay";
 firmware-name = "ath11k/WCN6750/hw1.0/wpss.mdt";
};


&rmtfs_mem {
 reg = <0x0 0x9c900000 0x0 0x800000>;
};

&wifi {
 status = "okay";

 wifi-firmware {
  iommus = <&apps_smmu 0x1c02 0x1>;
 };
};
# 16 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/sc7280-herobrine-lte-sku.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/sc7280-herobrine-lte-sku.dtsi"
&remoteproc_mpss {
 compatible = "qcom,sc7280-mss-pil";
 iommus = <&apps_smmu 0x124 0x0>, <&apps_smmu 0x488 0x7>;
 interconnects = <&mc_virt 0 0 &mc_virt 1 0>;
 memory-region = <&mba_mem>, <&mpss_mem>;
 firmware-name = "qcom/sc7280-herobrine/modem/mba.mbn",
   "qcom/sc7280-herobrine/modem/qdsp6sw.mbn";
 status = "okay";
};
# 17 "arch/arm64/boot/dts/qcom/sc7280-idp.dtsi" 2

/ {
 aliases {
  bluetooth0 = &bluetooth;
  serial1 = &uart7;
 };

 max98360a: audio-codec-0 {
  compatible = "maxim,max98360a";
  pinctrl-names = "default";
  pinctrl-0 = <&amp_en>;
  sdmode-gpios = <&tlmm 63 0>;
  #sound-dai-cells = <0>;
 };

 wcd9385: audio-codec-1 {
  compatible = "qcom,wcd9385-codec";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&wcd_reset_n>;
  pinctrl-1 = <&wcd_reset_n_sleep>;

  reset-gpios = <&tlmm 83 1>;

  qcom,rx-device = <&wcd_rx>;
  qcom,tx-device = <&wcd_tx>;

  vdd-rxtx-supply = <&vreg_l18b_1p8>;
  vdd-io-supply = <&vreg_l18b_1p8>;
  vdd-buck-supply = <&vreg_l17b_1p8>;
  vdd-mic-bias-supply = <&vreg_bob>;

  qcom,micbias1-microvolt = <1800000>;
  qcom,micbias2-microvolt = <1800000>;
  qcom,micbias3-microvolt = <1800000>;
  qcom,micbias4-microvolt = <1800000>;

  qcom,mbhc-buttons-vthreshold-microvolt = <75000 150000 237000 500000 500000
         500000 500000 500000>;
  qcom,mbhc-headset-vthreshold-microvolt = <1700000>;
  qcom,mbhc-headphone-vthreshold-microvolt = <50000>;
  #sound-dai-cells = <1>;
 };

 gpio-keys {
  compatible = "gpio-keys";
  label = "gpio-keys";

  pinctrl-names = "default";
  pinctrl-0 = <&key_vol_up_default>;

  key-volume-up {
   label = "volume_up";
   gpios = <&pm7325_gpios 6 1>;
   linux,input-type = <1>;
   linux,code = <115>;
   gpio-key,wakeup;
   debounce-interval = <15>;
   linux,can-disable;
  };
 };

 nvme_3v3_regulator: nvme-3v3-regulator {
  compatible = "regulator-fixed";
  regulator-name = "VLDO_3V3";

  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  enable-active-high;
  pinctrl-names = "default";
  pinctrl-0 = <&nvme_pwren>;
 };

 sound: sound {
  compatible = "google,sc7280-herobrine";
  model = "sc7280-wcd938x-max98360a-1mic";

  audio-routing =
   "IN1_HPHL", "HPHL_OUT",
   "IN2_HPHR", "HPHR_OUT",
   "AMIC1", "MIC BIAS1",
   "AMIC2", "MIC BIAS2",
   "VA DMIC0", "MIC BIAS3",
   "VA DMIC1", "MIC BIAS3",
   "VA DMIC2", "MIC BIAS1",
   "VA DMIC3", "MIC BIAS1",
   "TX SWR_ADC0", "ADC1_OUTPUT",
   "TX SWR_ADC1", "ADC2_OUTPUT",
   "TX SWR_ADC2", "ADC3_OUTPUT",
   "TX SWR_DMIC0", "DMIC1_OUTPUT",
   "TX SWR_DMIC1", "DMIC2_OUTPUT",
   "TX SWR_DMIC2", "DMIC3_OUTPUT",
   "TX SWR_DMIC3", "DMIC4_OUTPUT",
   "TX SWR_DMIC4", "DMIC5_OUTPUT",
   "TX SWR_DMIC5", "DMIC6_OUTPUT",
   "TX SWR_DMIC6", "DMIC7_OUTPUT",
   "TX SWR_DMIC7", "DMIC8_OUTPUT";

  qcom,msm-mbhc-hphl-swh = <1>;
  qcom,msm-mbhc-gnd-swh = <1>;

  #address-cells = <1>;
  #size-cells = <0>;
  #sound-dai-cells = <0>;

  dai-link@0 {
   link-name = "MAX98360A";
   reg = <0>;

   cpu {
    sound-dai = <&lpass_cpu 1>;
   };

   codec {
    sound-dai = <&max98360a>;
   };
  };

  dai-link@1 {
   link-name = "DisplayPort";
   reg = <1>;

   cpu {
    sound-dai = <&lpass_cpu 5>;
   };

   codec {
    sound-dai = <&mdss_dp>;
   };
  };

  dai-link@2 {
   link-name = "WCD9385 Playback";
   reg = <2>;

   cpu {
    sound-dai = <&lpass_cpu 6>;
   };

   codec {
    sound-dai = <&wcd9385 0>, <&swr0 0>, <&lpass_rx_macro 0>;
   };
  };

  dai-link@3 {
   link-name = "WCD9385 Capture";
   reg = <3>;

   cpu {
    sound-dai = <&lpass_cpu 19>;
   };

   codec {
    sound-dai = <&wcd9385 1>, <&swr1 0>, <&lpass_tx_macro 0>;
   };
  };

  dai-link@4 {
   link-name = "DMIC";
   reg = <4>;

   cpu {
    sound-dai = <&lpass_cpu 25>;
   };

   codec {
    sound-dai = <&lpass_va_macro 0>;
   };
  };
 };
};

&apps_rsc {
 pm7325-regulators {
  compatible = "qcom,pm7325-rpmh-regulators";
  qcom,pmic-id = "b";

  vreg_s1b_1p8: smps1 {
   regulator-min-microvolt = <1856000>;
   regulator-max-microvolt = <2040000>;
  };

  vreg_s7b_0p9: smps7 {
   regulator-min-microvolt = <535000>;
   regulator-max-microvolt = <1120000>;
  };

  vreg_s8b_1p2: smps8 {
   regulator-min-microvolt = <1256000>;
   regulator-max-microvolt = <1500000>;
  };

  vreg_l1b_0p8: ldo1 {
   regulator-min-microvolt = <825000>;
   regulator-max-microvolt = <925000>;
  };

  vreg_l2b_3p0: ldo2 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3544000>;
  };

  vreg_l6b_1p2: ldo6 {
   regulator-min-microvolt = <1140000>;
   regulator-max-microvolt = <1260000>;
  };

  vreg_l7b_2p9: ldo7 {
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
  };

  vreg_l8b_0p9: ldo8 {
   regulator-min-microvolt = <870000>;
   regulator-max-microvolt = <970000>;
  };

  vreg_l9b_1p2: ldo9 {
   regulator-min-microvolt = <1080000>;
   regulator-max-microvolt = <1304000>;
  };

  vreg_l11b_1p7: ldo11 {
   regulator-min-microvolt = <1504000>;
   regulator-max-microvolt = <2000000>;
  };

  vreg_l12b_0p8: ldo12 {
   regulator-min-microvolt = <751000>;
   regulator-max-microvolt = <824000>;
  };

  vreg_l13b_0p8: ldo13 {
   regulator-min-microvolt = <530000>;
   regulator-max-microvolt = <824000>;
  };

  vreg_l14b_1p2: ldo14 {
   regulator-min-microvolt = <1080000>;
   regulator-max-microvolt = <1304000>;
  };

  vreg_l15b_0p8: ldo15 {
   regulator-min-microvolt = <765000>;
   regulator-max-microvolt = <1020000>;
  };

  vreg_l16b_1p2: ldo16 {
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1300000>;
  };

  vreg_l17b_1p8: ldo17 {
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
  };

  vreg_l18b_1p8: ldo18 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2000000>;
  };

  vreg_l19b_1p8: ldo19 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
 };

 pm8350c-regulators {
  compatible = "qcom,pm8350c-rpmh-regulators";
  qcom,pmic-id = "c";

  vreg_s1c_2p2: smps1 {
   regulator-min-microvolt = <2190000>;
   regulator-max-microvolt = <2210000>;
  };

  vreg_s9c_1p0: smps9 {
   regulator-min-microvolt = <1010000>;
   regulator-max-microvolt = <1170000>;
  };

  vreg_l1c_1p8: ldo1 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1980000>;
  };

  vreg_l2c_1p8: ldo2 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <1980000>;
  };

  vreg_l3c_3p0: ldo3 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3540000>;
  };

  vreg_l4c_1p8: ldo4 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <3300000>;
  };

  vreg_l5c_1p8: ldo5 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <3300000>;
  };

  vreg_l6c_2p9: ldo6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
  };

  vreg_l7c_3p0: ldo7 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3544000>;
  };

  vreg_l8c_1p8: ldo8 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <2000000>;
  };

  vreg_l9c_2p9: ldo9 {
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
  };

  vreg_l10c_0p8: ldo10 {
   regulator-min-microvolt = <720000>;
   regulator-max-microvolt = <1050000>;
  };

  vreg_l11c_2p8: ldo11 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3544000>;
  };

  vreg_l12c_1p8: ldo12 {
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <2000000>;
  };

  vreg_l13c_3p0: ldo13 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3544000>;
  };

  vreg_bob: bob {
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3960000>;
  };
 };
};

&gpi_dma0 {
 status = "okay";
};

&gpi_dma1 {
 status = "okay";
};

&ipa {
 status = "okay";
 modem-init;
};

&lpass_cpu {
 status = "okay";

 pinctrl-names = "default";
 pinctrl-0 = <&mi2s1_data0>, <&mi2s1_sclk>, <&mi2s1_ws>;

 dai-link@1 {
  reg = <1>;
  qcom,playback-sd-lines = <0>;
 };

 dai-link@5 {
  reg = <5>;
 };

 dai-link@6 {
  reg = <6>;
 };

 dai-link@19 {
  reg = <19>;
 };

 dai-link@25 {
  reg = <25>;
 };
};

&lpass_rx_macro {
 status = "okay";
};

&lpass_tx_macro {
 status = "okay";
};

&lpass_va_macro {
 status = "okay";
 vdd-micb-supply = <&vreg_bob>;
};

&pcie1 {
 status = "okay";
 perst-gpios = <&tlmm 2 1>;

 vddpe-3v3-supply = <&nvme_3v3_regulator>;

 pinctrl-names = "default";
 pinctrl-0 = <&pcie1_reset_n>, <&pcie1_wake_n>;
};

&pcie1_phy {
 status = "okay";

 vdda-phy-supply = <&vreg_l10c_0p8>;
 vdda-pll-supply = <&vreg_l6b_1p2>;
};

&pmk8350_vadc {
 pmk8350-die-temp@3 {
  reg = <(0 << 8 | 0x03)>;
  label = "pmk8350_die_temp";
  qcom,pre-scaling = <1 1>;
 };
};

&qfprom {
 vcc-supply = <&vreg_l1c_1p8>;
};

&qupv3_id_0 {
 status = "okay";
};

&qupv3_id_1 {
 status = "okay";
};

&sdhc_1 {
 status = "okay";

 non-removable;
 no-sd;
 no-sdio;

 vmmc-supply = <&vreg_l7b_2p9>;
 vqmmc-supply = <&vreg_l19b_1p8>;
};

&sdhc_2 {
 status = "okay";

 pinctrl-0 = <&sdc2_clk>, <&sdc2_cmd>, <&sdc2_data>, <&sd_cd>;
 pinctrl-1 = <&sdc2_clk_sleep>, <&sdc2_cmd_sleep>, <&sdc2_data_sleep>, <&sd_cd>;

 vmmc-supply = <&vreg_l9c_2p9>;
 vqmmc-supply = <&vreg_l6c_2p9>;

 cd-gpios = <&tlmm 91 1>;
};

&swr0 {
 status = "okay";

 wcd_rx: codec@0,4 {
  compatible = "sdw20217010d00";
  reg = <0 4>;
  #sound-dai-cells = <1>;
  qcom,rx-port-mapping = <1 2 3 4 5>;
 };
};

&swr1 {
 status = "okay";

 wcd_tx: codec@0,3 {
  compatible = "sdw20217010d00";
  reg = <0 3>;
  #sound-dai-cells = <1>;
  qcom,tx-port-mapping = <1 2 3 4>;
 };
};

&uart5 {
 compatible = "qcom,geni-debug-uart";
 status = "okay";
};

&usb_1 {
 status = "okay";
};

&usb_1_dwc3 {
 dr_mode = "host";
};

&usb_1_hsphy {
 status = "okay";

 vdda-pll-supply = <&vreg_l10c_0p8>;
 vdda33-supply = <&vreg_l2b_3p0>;
 vdda18-supply = <&vreg_l1c_1p8>;
};

&usb_1_qmpphy {
 status = "okay";

 vdda-phy-supply = <&vreg_l6b_1p2>;
 vdda-pll-supply = <&vreg_l1b_0p8>;
};

&uart7 {
 status = "okay";

 /delete-property/interrupts;
 interrupts-extended = <&intc 0 608 4>,
    <&tlmm 31 2>;
 pinctrl-names = "default", "sleep";
 pinctrl-1 = <&qup_uart7_sleep_cts>, <&qup_uart7_sleep_rts>, <&qup_uart7_sleep_tx>, <&qup_uart7_sleep_rx>;

 bluetooth: bluetooth {
  compatible = "qcom,wcn6750-bt";
  pinctrl-names = "default";
  pinctrl-0 = <&bt_en>, <&sw_ctrl>;
  enable-gpios = <&tlmm 85 0>;
  swctrl-gpios = <&tlmm 86 0>;
  vddaon-supply = <&vreg_s7b_0p9>;
  vddbtcxmx-supply = <&vreg_s7b_0p9>;
  vddrfacmn-supply = <&vreg_s7b_0p9>;
  vddrfa0p8-supply = <&vreg_s7b_0p9>;
  vddrfa1p7-supply = <&vreg_s1b_1p8>;
  vddrfa1p2-supply = <&vreg_s8b_1p2>;
  vddrfa2p2-supply = <&vreg_s1c_2p2>;
  vddasd-supply = <&vreg_l11c_2p8>;
  max-speed = <3200000>;
 };
};



&dp_hot_plug_det {
 bias-disable;
};

&lpass_dmic01_clk {
 drive-strength = <8>;
 bias-disable;
};

&lpass_dmic01_clk_sleep {
 drive-strength = <2>;
};

&lpass_dmic01_data {
 bias-pull-down;
};

&lpass_dmic23_clk {
 drive-strength = <8>;
 bias-disable;
};

&lpass_dmic23_clk_sleep {
 drive-strength = <2>;
};

&lpass_dmic23_data {
 bias-pull-down;
};

&lpass_rx_swr_clk {
 drive-strength = <2>;
 slew-rate = <1>;
 bias-disable;
};

&lpass_rx_swr_clk_sleep {
 bias-pull-down;
};

&lpass_rx_swr_data {
 drive-strength = <2>;
 slew-rate = <1>;
 bias-bus-hold;
};

&lpass_rx_swr_data_sleep {
 bias-pull-down;
};

&lpass_tx_swr_clk {
 drive-strength = <2>;
 slew-rate = <1>;
 bias-disable;
};

&lpass_tx_swr_clk_sleep {
 bias-pull-down;
};

&lpass_tx_swr_data {
 drive-strength = <2>;
 slew-rate = <1>;
 bias-bus-hold;
};

&mi2s1_data0 {
 drive-strength = <6>;
 bias-disable;
};

&mi2s1_sclk {
 drive-strength = <6>;
 bias-disable;
};

&mi2s1_ws {
 drive-strength = <6>;
};

&pm7325_gpios {
 key_vol_up_default: key-vol-up-state {
  pins = "gpio6";
  function = "normal";
  input-enable;
  bias-pull-up;
  power-source = <0>;
  qcom,drive-strength = <3>;
 };
};

&pcie1_clkreq_n {
 bias-pull-up;
 drive-strength = <2>;
};

&qspi_cs0 {
 bias-disable;
};

&qspi_clk {
 bias-disable;
};

&qspi_data01 {

 bias-pull-up;
};

&qup_uart5_tx {
 drive-strength = <2>;
 bias-disable;
};

&qup_uart5_rx {
 drive-strength = <2>;
 bias-pull-up;
};

&qup_uart7_cts {







 bias-bus-hold;
};

&qup_uart7_rts {

 drive-strength = <2>;
 bias-disable;
};

&qup_uart7_tx {

 drive-strength = <2>;
 bias-disable;
};

&qup_uart7_rx {






 bias-pull-up;
};

&sdc1_clk {
 bias-disable;
 drive-strength = <16>;
};

&sdc1_cmd {
 bias-pull-up;
 drive-strength = <10>;
};

&sdc1_data {
 bias-pull-up;
 drive-strength = <10>;
};

&sdc1_rclk {
 bias-pull-down;
};

&sdc2_clk {
 bias-disable;
 drive-strength = <16>;
};

&sdc2_cmd {
 bias-pull-up;
 drive-strength = <10>;
};

&sdc2_data {
 bias-pull-up;
 drive-strength = <10>;
};

&tlmm {
 amp_en: amp-en {
  pins = "gpio63";
  bias-pull-down;
  drive-strength = <2>;
 };

 bt_en: bt-en-pins {
  pins = "gpio85";
  function = "gpio";
  output-low;
  bias-disable;
 };

 nvme_pwren: nvme-pwren-pins {
  function = "gpio";
 };

 pcie1_reset_n: pcie1-reset-n-pins {
  pins = "gpio2";
  function = "gpio";

  drive-strength = <16>;
  output-low;
  bias-disable;
 };

 pcie1_wake_n: pcie1-wake-n-pins {
  pins = "gpio3";
  function = "gpio";

  drive-strength = <2>;
  bias-pull-up;
 };

 qup_uart7_sleep_cts: qup-uart7-sleep-cts-pins {
  pins = "gpio28";
  function = "gpio";







  bias-bus-hold;
 };

 qup_uart7_sleep_rts: qup-uart7-sleep-rts-pins {
  pins = "gpio29";
  function = "gpio";






  bias-pull-down;
 };

 qup_uart7_sleep_tx: qup-uart7-sleep-tx-pins {
  pins = "gpio30";
  function = "gpio";




  bias-pull-up;
 };

 qup_uart7_sleep_rx: qup-uart7-sleep-rx-pins {
  pins = "gpio31";
  function = "gpio";





  bias-pull-up;
 };

 sd_cd: sd-cd-pins {
  pins = "gpio91";
  function = "gpio";
  bias-pull-up;
 };

 sw_ctrl: sw-ctrl-pins {
  pins = "gpio86";
  function = "gpio";
  bias-pull-down;
 };

 wcd_reset_n: wcd-reset-n {
  pins = "gpio83";
  function = "gpio";
  drive-strength = <8>;
 };

 wcd_reset_n_sleep: wcd-reset-n-sleep {
  pins = "gpio83";
  function = "gpio";
  drive-strength = <8>;
  bias-disable;
 };
};
# 11 "arch/arm64/boot/dts/qcom/sc7280-idp2.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sc7280-idp-ec-h1.dtsi" 1







ap_ec_spi: &spi10 {
 status = "okay";

 pinctrl-0 = <&qup_spi10_data_clk>, <&qup_spi10_cs_gpio_init_high>, <&qup_spi10_cs_gpio>;
 cs-gpios = <&tlmm 43 1>;

 cros_ec: ec@0 {
  compatible = "google,cros-ec-spi";
  reg = <0>;
  interrupt-parent = <&tlmm>;
  interrupts = <18 8>;
  pinctrl-names = "default";
  pinctrl-0 = <&ap_ec_int_l>;
  spi-max-frequency = <3000000>;

  cros_ec_pwm: pwm {
   compatible = "google,cros-ec-pwm";
   #pwm-cells = <1>;
  };

  i2c_tunnel: i2c-tunnel {
   compatible = "google,cros-ec-i2c-tunnel";
   google,remote-bus = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  typec {
   compatible = "google,cros-ec-typec";
   #address-cells = <1>;
   #size-cells = <0>;

   usb_c0: connector@0 {
    compatible = "usb-c-connector";
    reg = <0>;
    label = "left";
    power-role = "dual";
    data-role = "host";
    try-power-role = "source";
   };

   usb_c1: connector@1 {
    compatible = "usb-c-connector";
    reg = <1>;
    label = "right";
    power-role = "dual";
    data-role = "host";
    try-power-role = "source";
   };
  };
 };
};

# 1 "./scripts/dtc/include-prefixes/arm/cros-ec-keyboard.dtsi" 1
# 9 "./scripts/dtc/include-prefixes/arm/cros-ec-keyboard.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/cros-ec-keyboard.h" 1
# 10 "./scripts/dtc/include-prefixes/arm/cros-ec-keyboard.dtsi" 2

&cros_ec {
 keyboard_controller: keyboard-controller {
  compatible = "google,cros-ec-keyb";
  keypad,num-rows = <8>;
  keypad,num-columns = <13>;
  google,needs-ghost-filter;

  linux,keymap = <
   ((((0x00) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((59) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((60) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((61) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((62) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((63) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((64) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((65) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((66) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((67) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((68) & 0xFFFF))
   ((((0x00) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((125) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((48) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((89) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((49) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((13) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((100) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((1) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((34) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((35) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((40) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((14) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((92) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((29) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((15) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((20) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((27) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((21) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((86) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((26) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((124) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((125) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((41) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((6) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((7) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((12) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((142) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((43) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((94) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((97) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((30) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((32) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((33) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((31) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((37) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((36) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((39) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((38) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((43) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((28) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((44) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((46) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((47) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((45) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((51) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((50) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((42) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((53) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((52) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((57) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((2) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((4) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((5) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((3) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((9) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((8) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((11) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((10) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((56) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((108) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((106) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((16) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((18) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((19) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((17) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((23) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((22) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((54) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((25) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((24) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((103) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((105) & 0xFFFF))
  >;
 };
};
# 62 "arch/arm64/boot/dts/qcom/sc7280-idp-ec-h1.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/arm/cros-ec-sbs.dtsi" 1
# 45 "./scripts/dtc/include-prefixes/arm/cros-ec-sbs.dtsi"
&i2c_tunnel {
 battery: sbs-battery@b {
  compatible = "sbs,sbs-battery";
  reg = <0xb>;
  sbs,i2c-retry-count = <2>;
  sbs,poll-retry-count = <1>;
 };
};
# 63 "arch/arm64/boot/dts/qcom/sc7280-idp-ec-h1.dtsi" 2

ap_h1_spi: &spi14 {
 status = "okay";

 pinctrl-0 = <&qup_spi14_data_clk>, <&qup_spi14_cs_gpio_init_high>, <&qup_spi14_cs_gpio>;
 cs-gpios = <&tlmm 59 1>;

 cr50: tpm@0 {
  compatible = "google,cr50";
  reg = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&h1_ap_int_odl>;
  spi-max-frequency = <800000>;
  interrupt-parent = <&tlmm>;
  interrupts = <104 1>;
 };
};

&tlmm {
 ap_ec_int_l: ap-ec-int-l-pins {
  pins = "gpio18";
  function = "gpio";
  input-enable;
  bias-pull-up;
 };

 h1_ap_int_odl: h1-ap-int-odl-pins {
  pins = "gpio104";
  function = "gpio";
  input-enable;
  bias-pull-up;
 };

 qup_spi10_cs_gpio_init_high: qup-spi10-cs-gpio-init-high-pins {
  pins = "gpio43";
  output-high;
 };

 qup_spi14_cs_gpio_init_high: qup-spi14-cs-gpio-init-high-pins {
  pins = "gpio59";
  output-high;
 };
};
# 12 "arch/arm64/boot/dts/qcom/sc7280-idp2.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. sc7280 IDP SKU2 platform";
 compatible = "qcom,sc7280-idp2", "google,piglin", "qcom,sc7280";

 aliases {
  serial0 = &uart5;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
};

&bluetooth {
 vddio-supply = <&vreg_l18b_1p8>;
};

&nvme_pwren {
 pins = "gpio51";
};

&nvme_3v3_regulator {
 gpio = <&tlmm 51 0>;
};

&pm8350c_pwm {
 status = "okay";
};
