# Compile of control.sv was successful.
# Compile of cpu.sv failed with 1 errors.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of bancoReg.sv was successful.
# Compile of control.sv failed with 1 errors.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 1 failed with 1 error.
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of control.sv failed with 2 errors.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 1 failed with 2 errors.
# Compile of bancoReg.sv was successful.
# Compile of control.sv failed with 1 errors.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 1 failed with 1 error.
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.teste -L altera_mf_ver
# vsim -gui work.teste -L altera_mf_ver 
# Start time: 14:04:03 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftm5mqfz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm5mqfz
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/pcWrite
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 14:07:09 on Sep 12,2019, Elapsed time: 0:03:06
# Errors: 0, Warnings: 0
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.teste
# vsim -gui -L altera_mf_ver work.teste 
# Start time: 14:07:22 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
add wave -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft0brv18".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0brv18
add wave sim:/teste/*
add wave -position end  sim:/teste/pczinho/pcWrite
add wave -position end  sim:/teste/pczinho/PcSource
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/AluOut
add wave -position end  sim:/teste/pczinho/AluResult
run
add wave -position end  sim:/teste/pczinho/Mux4Sel
add wave -position end  sim:/teste/pczinho/MuxAlu1Sel
quit -sim
# Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/gme/Desktop/projetohardware/teste.mpf).  File can not be renamed.
# End time: 14:15:00 on Sep 12,2019, Elapsed time: 0:07:38
# Errors: 0, Warnings: 0
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.teste
# vsim -gui -L altera_mf_ver work.teste 
# Start time: 14:15:15 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (1) does not match connection size (2) for port 'Mux4Sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft52dfbn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft52dfbn
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/Mux4Sel
add wave -position end  sim:/teste/pczinho/MuxAlu1Sel
run
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (1) does not match connection size (2) for port 'Mux4Sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 14:17:15 on Sep 12,2019, Elapsed time: 0:02:00
# Errors: 0, Warnings: 0
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.teste
# vsim -gui -L altera_mf_ver work.teste 
# Start time: 14:17:29 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (1) does not match connection size (2) for port 'Mux4Sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftvqdvik".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvqdvik
add wave -position end  sim:/teste/pczinho/Mux4Sel
add wave -position end  sim:/teste/pczinho/MuxAlu1Sel
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 14:19:12 on Sep 12,2019, Elapsed time: 0:01:43
# Errors: 0, Warnings: 28
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.teste
# vsim -gui -L altera_mf_ver work.teste 
# Start time: 14:19:26 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (1) does not match connection size (2) for port 'Mux4Sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft5isshz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5isshz
add wave -position end  sim:/teste/pczinho/Mux4Sel
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (1) does not match connection size (2) for port 'Mux4Sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 14:20:31 on Sep 12,2019, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.teste
# vsim -gui -L altera_mf_ver work.teste 
# Start time: 14:21:05 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (1) does not match connection size (2) for port 'Mux4Sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft4stk7b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4stk7b
add wave -position end  sim:/teste/pczinho/Mux4Sel
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 14:22:13 on Sep 12,2019, Elapsed time: 0:01:08
# Errors: 0, Warnings: 28
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.teste
# vsim -gui -L altera_mf_ver work.teste 
# Start time: 14:22:37 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlfthqy2tw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthqy2tw
add wave -position end  sim:/teste/pczinho/Mux4Sel
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.teste
# End time: 14:23:38 on Sep 12,2019, Elapsed time: 0:01:01
# Errors: 0, Warnings: 27
# vsim -gui -L altera_mf_ver work.teste 
# Start time: 14:23:38 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftr5y1r7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr5y1r7
add wave -position end  sim:/teste/pczinho/Mux4Sel
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/AluResult
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/alu/B
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/Entrada2Alu
run
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/MuxAlu2/b
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'c'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(40): [PCDPC] - Port size (1) does not match connection size (64) for port 'd'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: C:/Users/gme/Desktop/projetohardware/mux4.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'f'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'a'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (1) does not match connection size (64) for port 'b'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv failed with 1 errors.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 1 failed with 1 error.
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv failed with 1 errors.
# Compile of mux4.sv failed with 5 errors.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 2 failed with 6 errors.
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv failed with 1 errors.
# Compile of mux4.sv failed with 1 errors.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 2 failed with 2 errors.
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv failed with 1 errors.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 1 failed with 1 error.
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.teste
# End time: 14:41:23 on Sep 12,2019, Elapsed time: 0:17:45
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.teste 
# Start time: 14:41:23 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftd5kxk0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd5kxk0
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/alu/B
add wave -position end  sim:/teste/pczinho/MuxAlu2/b
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/alu/A
add wave -position end  sim:/teste/pczinho/alu/B
add wave -position end  sim:/teste/pczinho/AluResult
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/saidaMuxPc
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
quit -sim
# End time: 14:46:48 on Sep 12,2019, Elapsed time: 0:05:25
# Errors: 0, Warnings: 0
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.teste
# vsim -gui -L altera_mf_ver work.teste 
# Start time: 14:47:07 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftcgr75k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcgr75k
add wave -position end  sim:/teste/pczinho/saidaMuxPc
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
restart
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.teste
# End time: 14:51:46 on Sep 12,2019, Elapsed time: 0:04:39
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.teste 
# Start time: 14:51:46 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlfta2gdiy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta2gdiy
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
# Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/gme/Desktop/projetohardware/teste.mpf).  File can not be renamed.
vsim -gui -L altera_mf_ver work.teste
# End time: 14:55:44 on Sep 12,2019, Elapsed time: 0:03:58
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.teste 
# Start time: 14:55:44 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftfwi1c1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfwi1c1
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of extensor.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui -L altera_mf_ver work.teste
# End time: 14:56:41 on Sep 12,2019, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.teste 
# Start time: 14:56:41 on Sep 12,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux
# Loading work.mux4
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft2x23yy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2x23yy
restart
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Too few port connections. Expected 18, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/projetohardware/control.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/projetohardware/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'memtoReg'.
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/projetohardware/cpu.sv(30): [TFMPC] - Missing connection for port 'wrMem'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(38): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/escreveData File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(39): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu1 File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(41): [PCDPC] - Port size (64) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/gme/Desktop/projetohardware/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: C:/Users/gme/Desktop/projetohardware/mux.sv
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/projetohardware/cpu.sv(43): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/projetohardware/ula64.vhd
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/projetohardware/cpu.sv(48): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/projetohardware/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/projetohardware/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
