// Seed: 1955438156
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9 = 1;
  assign id_9 = id_3 - 1;
  always id_1 = 1;
  assign id_9 = 1 - 1;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output wor id_2,
    output tri id_3,
    input supply1 id_4
    , id_7,
    input tri id_5
);
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7, id_7, id_8, id_7, id_7
  );
endmodule
