
****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source build_project.tcl
# set_part xcku035-fbva900-3-e 
INFO: [Coretcl 2-1500] The part has been set to 'xcku035-fbva900-3-e' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_verilog -sv  clk_gen.sv
# read_verilog -sv  fn_aes_ghash_multiplication.sv
# read_verilog -sv  fn_aes_encrypt_stage.sv
# read_verilog -sv  fn_aes_key_expansion.sv
# read_verilog -sv  md_multiply.sv
# read_verilog -sv  aes_pipeline_stage1.sv
# read_verilog -sv  aes_pipeline_stage12.sv
# read_verilog -sv  aes_pipeline_stage13.sv
# read_verilog -sv  aes_pipeline_stage14.sv
# read_verilog -sv  aes_pipeline_stage2.sv
# read_verilog -sv  aes_pipeline_stage3.sv
# read_verilog -sv  aes_pipeline_stage4.sv
# read_verilog -sv  aes_pipeline_stage5.sv
# read_verilog -sv  aes_pipeline_stage6.sv
# read_verilog -sv  aes_pipeline_stage7.sv
# read_verilog -sv  aes_pipeline_stage8.sv
# read_verilog -sv  gcm_aes.sv
# read_verilog -sv  display.sv
# read_verilog -sv  aes_encrypt.sv
# read_xdc constraints_artix_7.xdc
# synth_design -top aes
Command: synth_design -top aes
Starting synth_design
Using part: xcku035-fbva900-3-e
Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29003 
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/projects/single_module/AES_GCM/aes_pipeline_stage12.sv:4]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/projects/single_module/AES_GCM/aes_pipeline_stage13.sv:4]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/projects/single_module/AES_GCM/aes_pipeline_stage14.sv:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.691 ; gain = 168.305 ; free physical = 59859 ; free virtual = 69148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:4]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:22]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [/home/yu/projects/single_module/AES_GCM/clk_gen.sv:1]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 27.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (4#1) [/home/yu/projects/single_module/AES_GCM/clk_gen.sv:1]
INFO: [Synth 8-638] synthesizing module 'md_encrypt' [/home/yu/projects/single_module/AES_GCM/md_multiply.sv:96]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_i2_reg' and it is trimmed from '128' to '32' bits. [/home/yu/projects/single_module/AES_GCM/md_multiply.sv:118]
INFO: [Synth 8-256] done synthesizing module 'md_encrypt' (5#1) [/home/yu/projects/single_module/AES_GCM/md_multiply.sv:96]
INFO: [Synth 8-256] done synthesizing module 'aes' (6#1) [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:4]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[0]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[1]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[2]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[3]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[4]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[5]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[6]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[7]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[8]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[9]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[10]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[11]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[12]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[13]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[14]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[15]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[16]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[17]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[18]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[19]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[20]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[21]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[22]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[23]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[24]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[25]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[26]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[27]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[28]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[29]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[30]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[31]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[32]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[33]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[34]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[35]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[36]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[37]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[38]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[39]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[40]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[41]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[42]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[43]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[44]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[45]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[46]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[47]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[48]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[49]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[50]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[51]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[52]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[53]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[54]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[55]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[56]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[57]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[58]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[59]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[60]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[61]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[62]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[63]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[64]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[65]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[66]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[67]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[68]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[69]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[70]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[71]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[72]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[73]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[74]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[75]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[76]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[77]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[78]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[79]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[80]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[81]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[82]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[83]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[84]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[85]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[86]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[87]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[88]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[89]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[90]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[91]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[92]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[93]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[94]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[95]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[96]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[97]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[98]
WARNING: [Synth 8-3331] design md_encrypt has unconnected port key[99]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1171.941 ; gain = 239.555 ; free physical = 59786 ; free virtual = 69076
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1171.941 ; gain = 239.555 ; free physical = 59786 ; free virtual = 69076
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku035-fbva900-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_reset'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_reset'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/aes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/aes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (INBUF, IBUFCTRL): 1 instances
  MMCME2_ADV => MMCME3_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1658.652 ; gain = 0.000 ; free physical = 59454 ; free virtual = 68744
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1658.652 ; gain = 726.266 ; free physical = 59453 ; free virtual = 68743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku035-fbva900-3-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1658.652 ; gain = 726.266 ; free physical = 59453 ; free virtual = 68743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1658.652 ; gain = 726.266 ; free physical = 59453 ; free virtual = 68743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1658.652 ; gain = 726.266 ; free physical = 59430 ; free virtual = 68719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
+---XORs : 
	   2 Input    128 Bit         XORs := 6     
	   4 Input      8 Bit         XORs := 96    
+---Registers : 
	              128 Bit    Registers := 9     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module aes 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module md_encrypt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   4 Input      8 Bit         XORs := 32    
+---Registers : 
	              128 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1700 (col length:120)
BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'm2/r_key_reg[0:127]' into 'm1/r_key_reg[0:127]' [/home/yu/projects/single_module/AES_GCM/md_multiply.sv:119]
INFO: [Synth 8-4471] merging register 'm3/r_key_reg[0:127]' into 'm1/r_key_reg[0:127]' [/home/yu/projects/single_module/AES_GCM/md_multiply.sv:119]
INFO: [Synth 8-3886] merging instance 'm1/r_i2_reg[124]' (FD) to 'm3/r_i2_reg[124]'
INFO: [Synth 8-3886] merging instance 'm1/r_i2_reg[125]' (FD) to 'm3/r_i2_reg[124]'
INFO: [Synth 8-3886] merging instance 'm1/r_i2_reg[126]' (FD) to 'm3/r_i2_reg[124]'
INFO: [Synth 8-3886] merging instance 'm1/r_i2_reg[127]' (FD) to 'm3/r_i2_reg[125]'
INFO: [Synth 8-3886] merging instance 'm2/r_i2_reg[124]' (FD) to 'm3/r_i2_reg[124]'
INFO: [Synth 8-3886] merging instance 'm2/r_i2_reg[125]' (FD) to 'm3/r_i2_reg[124]'
INFO: [Synth 8-3886] merging instance 'm2/r_i2_reg[126]' (FD) to 'm3/r_i2_reg[125]'
INFO: [Synth 8-3886] merging instance 'm2/r_i2_reg[127]' (FD) to 'm3/r_i2_reg[125]'
INFO: [Synth 8-3886] merging instance 'm3/r_i2_reg[124]' (FD) to 'm3/r_i2_reg[126]'
INFO: [Synth 8-3886] merging instance 'm3/r_i2_reg[125]' (FD) to 'm3/r_i2_reg[127]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m3/r_i2_reg[126] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m3/r_i2_reg[127] )
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[0]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[1]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[2]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[3]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[4]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[5]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[6]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[7]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[8]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[9]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[10]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[11]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[12]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[13]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[14]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[15]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[16]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[17]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[18]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[19]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[20]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[21]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[22]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[23]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[24]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[25]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[26]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[27]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[28]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[29]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[30]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[31]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[32]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[33]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[34]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[35]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[36]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[37]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[38]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[39]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[40]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[41]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[42]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[43]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[44]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[45]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[46]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[47]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[48]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[49]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[50]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[51]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[52]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[53]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[54]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[55]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[56]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[57]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[58]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[59]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[60]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[61]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[62]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[63]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[64]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[65]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[66]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[67]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[68]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[69]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[70]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[71]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[72]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[73]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[74]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[75]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[76]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[77]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[78]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[79]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[80]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[81]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[82]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[83]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[84]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[85]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[86]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[87]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[88]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[89]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[90]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[91]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[92]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[93]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[94]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[95]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[96]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[97]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[98]) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (m1/r_key_reg[99]) is unused and will be removed from module aes.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1708.699 ; gain = 776.312 ; free physical = 59283 ; free virtual = 68573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | SBOX                 | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_3           | 256x8         | LUT            | 
|md_encrypt  | gf_table_2           | 256x8         | LUT            | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m1/r_i1_reg          | 256x8         | Block RAM      | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/SBOX              | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_3        | 256x8         | LUT            | 
|aes         | m1/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m2/r_i1_reg          | 256x8         | Block RAM      | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/SBOX              | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_3        | 256x8         | LUT            | 
|aes         | m2/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg_rep_bsel | 256x8         | Block RAM      | 
|aes         | m3/r_i1_reg          | 256x8         | Block RAM      | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/SBOX              | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_3        | 256x8         | LUT            | 
|aes         | m3/gf_table_2        | 256x8         | LUT            | 
+------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1836.793 ; gain = 904.406 ; free physical = 59150 ; free virtual = 68440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1871.855 ; gain = 939.469 ; free physical = 59116 ; free virtual = 68406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m1/r_i1_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m2/r_i1_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m3/r_i1_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1871.855 ; gain = 939.469 ; free physical = 59115 ; free virtual = 68404
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1871.855 ; gain = 939.469 ; free physical = 59114 ; free virtual = 68404
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[0] with 1st driver pin 'i_2147/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[0] with 2nd driver pin 'F_reg[0]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[1] with 1st driver pin 'i_2144/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[1] with 2nd driver pin 'F_reg[1]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[2] with 1st driver pin 'i_2140/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[2] with 2nd driver pin 'F_reg[2]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[3] with 1st driver pin 'i_2091/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[3] with 2nd driver pin 'F_reg[3]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[4] with 1st driver pin 'i_2089/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[4] with 2nd driver pin 'F_reg[4]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[5] with 1st driver pin 'i_2134/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[5] with 2nd driver pin 'F_reg[5]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[6] with 1st driver pin 'i_2083/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[6] with 2nd driver pin 'F_reg[6]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[7] with 1st driver pin 'i_2130/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[7] with 2nd driver pin 'F_reg[7]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[8] with 1st driver pin 'i_2141/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[8] with 2nd driver pin 'F_reg[8]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[9] with 1st driver pin 'i_2137/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[9] with 2nd driver pin 'F_reg[9]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[10] with 1st driver pin 'i_2135/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[10] with 2nd driver pin 'F_reg[10]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[11] with 1st driver pin 'i_2090/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[11] with 2nd driver pin 'F_reg[11]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[12] with 1st driver pin 'i_2088/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[12] with 2nd driver pin 'F_reg[12]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[13] with 1st driver pin 'i_2131/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[13] with 2nd driver pin 'F_reg[13]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[14] with 1st driver pin 'i_2082/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[14] with 2nd driver pin 'F_reg[14]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[15] with 1st driver pin 'i_2128/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[15] with 2nd driver pin 'F_reg[15]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[16] with 1st driver pin 'i_2142/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[16] with 2nd driver pin 'F_reg[16]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[17] with 1st driver pin 'i_2138/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[17] with 2nd driver pin 'F_reg[17]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[18] with 1st driver pin 'i_2136/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[18] with 2nd driver pin 'F_reg[18]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[19] with 1st driver pin 'i_2086/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[19] with 2nd driver pin 'F_reg[19]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[20] with 1st driver pin 'i_2085/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[20] with 2nd driver pin 'F_reg[20]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[21] with 1st driver pin 'i_2132/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[21] with 2nd driver pin 'F_reg[21]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[22] with 1st driver pin 'i_2080/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[22] with 2nd driver pin 'F_reg[22]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[23] with 1st driver pin 'i_2145/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[23] with 2nd driver pin 'F_reg[23]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[24] with 1st driver pin 'i_2146/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[24] with 2nd driver pin 'F_reg[24]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[25] with 1st driver pin 'i_2143/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[25] with 2nd driver pin 'F_reg[25]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[26] with 1st driver pin 'i_2139/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[26] with 2nd driver pin 'F_reg[26]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[27] with 1st driver pin 'i_2087/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[27] with 2nd driver pin 'F_reg[27]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[28] with 1st driver pin 'i_2084/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[28] with 2nd driver pin 'F_reg[28]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[29] with 1st driver pin 'i_2133/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[29] with 2nd driver pin 'F_reg[29]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[30] with 1st driver pin 'i_2081/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[30] with 2nd driver pin 'F_reg[30]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[31] with 1st driver pin 'i_2129/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[31] with 2nd driver pin 'F_reg[31]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[32] with 1st driver pin 'i_2202/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[32] with 2nd driver pin 'F_reg[32]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[33] with 1st driver pin 'i_2198/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[33] with 2nd driver pin 'F_reg[33]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[34] with 1st driver pin 'i_2196/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[34] with 2nd driver pin 'F_reg[34]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[35] with 1st driver pin 'i_2103/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[35] with 2nd driver pin 'F_reg[35]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[36] with 1st driver pin 'i_2101/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[36] with 2nd driver pin 'F_reg[36]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[37] with 1st driver pin 'i_2192/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[37] with 2nd driver pin 'F_reg[37]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[38] with 1st driver pin 'i_2095/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[38] with 2nd driver pin 'F_reg[38]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[39] with 1st driver pin 'i_2205/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[39] with 2nd driver pin 'F_reg[39]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[40] with 1st driver pin 'i_2207/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[40] with 2nd driver pin 'F_reg[40]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[41] with 1st driver pin 'i_2204/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[41] with 2nd driver pin 'F_reg[41]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[42] with 1st driver pin 'i_2200/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[42] with 2nd driver pin 'F_reg[42]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[43] with 1st driver pin 'i_2098/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[43] with 2nd driver pin 'F_reg[43]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[44] with 1st driver pin 'i_2097/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[44] with 2nd driver pin 'F_reg[44]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[45] with 1st driver pin 'i_2194/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[45] with 2nd driver pin 'F_reg[45]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[46] with 1st driver pin 'i_2092/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[46] with 2nd driver pin 'F_reg[46]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[47] with 1st driver pin 'i_2190/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[47] with 2nd driver pin 'F_reg[47]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[48] with 1st driver pin 'i_2206/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[48] with 2nd driver pin 'F_reg[48]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[49] with 1st driver pin 'i_2203/O' [/home/yu/projects/single_module/AES_GCM/fn_aes_encrypt_stage.sv:219]
CRITICAL WARNING: [Synth 8-3352] multi-driven net F[49] with 2nd driver pin 'F_reg[49]/Q' [/home/yu/projects/single_module/AES_GCM/aes_encrypt.sv:44]
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|      128|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1871.855 ; gain = 939.469 ; free physical = 59114 ; free virtual = 68404
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1871.855 ; gain = 939.469 ; free physical = 59114 ; free virtual = 68404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1871.855 ; gain = 939.469 ; free physical = 59114 ; free virtual = 68404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1871.855 ; gain = 939.469 ; free physical = 59114 ; free virtual = 68404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1871.855 ; gain = 939.469 ; free physical = 59114 ; free virtual = 68404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |LUT2       |    60|
|3     |LUT3       |    48|
|4     |LUT4       |   168|
|5     |LUT5       |   576|
|6     |LUT6       |  1740|
|7     |MMCME2_ADV |     1|
|8     |MUXF7      |   768|
|9     |MUXF8      |   384|
|10    |RAMB18E2   |    24|
|11    |FDRE       |   384|
|12    |IBUF       |   129|
|13    |OBUF       |   128|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+-------------+------+
|      |Instance           |Module       |Cells |
+------+-------------------+-------------+------+
|1     |top                |             |  4412|
|2     |  clk_gen_instance |clk_gen      |     4|
|3     |  m1               |md_encrypt   |  1256|
|4     |  m2               |md_encrypt_0 |  1256|
|5     |  m3               |md_encrypt_1 |  1256|
+------+-------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1871.855 ; gain = 939.469 ; free physical = 59114 ; free virtual = 68404
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 256 critical warnings and 1794 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1871.855 ; gain = 365.672 ; free physical = 59114 ; free virtual = 68404
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1871.863 ; gain = 939.477 ; free physical = 59114 ; free virtual = 68404
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'W5' is not a valid site or package pin name. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'i_reset'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_reset'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'V17' is not a valid site or package pin name. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:11]
CRITICAL WARNING: [Common 17-69] Command failed: 'V16' is not a valid site or package pin name. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: 'W16' is not a valid site or package pin name. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: 'W17' is not a valid site or package pin name. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:17]
CRITICAL WARNING: [Common 17-69] Command failed: 'W15' is not a valid site or package pin name. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: 'V15' is not a valid site or package pin name. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: 'W14' is not a valid site or package pin name. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: 'W13' is not a valid site or package pin name. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:25]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
	sw_IBUF[8]_inst/INBUF_INST
	sw[8]
	sw_IBUF[8]_inst/IBUFCTRL_INST
 [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: 'T3' is not a valid site or package pin name. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:29]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
	sw_IBUF[10]_inst/INBUF_INST
	sw[10]
	sw_IBUF[10]_inst/IBUFCTRL_INST
 [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:31]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
	sw_IBUF[11]_inst/INBUF_INST
	sw[11]
	sw_IBUF[11]_inst/IBUFCTRL_INST
 [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:33]
CRITICAL WARNING: [Common 17-69] Command failed: 'W2' is not a valid site or package pin name. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: 'U1' is not a valid site or package pin name. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:37]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
	sw_IBUF[14]_inst/INBUF_INST
	sw[14]
	sw_IBUF[14]_inst/IBUFCTRL_INST
 [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:39]
CRITICAL WARNING: [Common 17-69] Command failed: 'R2' is not a valid site or package pin name. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/yu/projects/single_module/AES_GCM/constraints_artix_7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 129 instances
  MMCME2_ADV => MMCME3_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 256 Warnings, 169 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1871.863 ; gain = 868.973 ; free physical = 59116 ; free virtual = 68406
# exec mkdir -p -- ./reports
# report_timing -setup  -file ./reports/synth_aes_setup_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2652.730 ; gain = 780.867 ; free physical = 58131 ; free virtual = 67422
# report_timing -hold   -file ./reports/synth_aes_hold_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min -sort_by slack.
# report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization    -file ./reports/synth_utilization_report.txt
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2652.730 ; gain = 0.000 ; free physical = 58095 ; free virtual = 67385
# report_utilization -hierarchical  -file ./reports/synth_utilization_report_submodule.txt
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2652.730 ; gain = 0.000 ; free physical = 58094 ; free virtual = 67384
# write_schematic -format pdf -orientation portrait /home/yu/projects/AES_GCM/schematic_1.pdf
INFO: [Common 17-206] Exiting Vivado at Wed Nov  7 22:14:45 2018...
