#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002dbeaf51490 .scope module, "four_bit_reg_top" "four_bit_reg_top" 2 4;
 .timescale -9 -9;
v000002dbeafafbf0_0 .var "addr", 2 0;
v000002dbeafafd30_0 .var "exp_q", 3 0;
v000002dbeafb0230_0 .var "in_clk", 0 0;
v000002dbeafaff10_0 .var "in_d", 3 0;
v000002dbeafaffb0_0 .var "in_enable", 0 0;
v000002dbeafb0410_0 .var "in_reset", 0 0;
v000002dbeafb0870_0 .var/i "index", 31 0;
L_000002dbeafe00d0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000002dbeafb04b0_0 .net "num_tests", 3 0, L_000002dbeafe00d0;  1 drivers
v000002dbeafb0550_0 .net "q", 3 0, L_000002dbeafb35a0;  1 drivers
v000002dbeafb05f0_0 .net "values", 11 0, L_000002dbeaf52590;  1 drivers
E_000002dbeaf4ccd0 .event posedge, v000002dbeaf46080_0;
E_000002dbeaf4c610 .event negedge, v000002dbeaf46080_0;
S_000002dbeaf51620 .scope module, "four_bit_reg" "four_bit_reg" 2 59, 3 103 0, S_000002dbeaf51490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 4 "q";
L_000002dbeaf526e0 .functor BUFZ 1, L_000002dbeaf522f0, C4<0>, C4<0>, C4<0>;
L_000002dbeaf366c0 .functor BUFZ 1, L_000002dbeaf51f00, C4<0>, C4<0>, C4<0>;
L_000002dbeafb3d10 .functor BUFZ 1, L_000002dbeaf52de0, C4<0>, C4<0>, C4<0>;
L_000002dbeafb3f40 .functor BUFZ 1, L_000002dbeaf52210, C4<0>, C4<0>, C4<0>;
L_000002dbeafb35a0 .functor BUFZ 4, L_000002dbeafb2b00, C4<0000>, C4<0000>, C4<0000>;
v000002dbeafb0f50_0 .net *"_ivl_11", 0 0, L_000002dbeaf526e0;  1 drivers
v000002dbeafaf470_0 .net *"_ivl_15", 0 0, L_000002dbeaf366c0;  1 drivers
v000002dbeafb02d0_0 .net *"_ivl_19", 0 0, L_000002dbeafb3d10;  1 drivers
v000002dbeafb0c30_0 .net *"_ivl_24", 0 0, L_000002dbeafb3f40;  1 drivers
v000002dbeafaf510_0 .net "clk", 0 0, v000002dbeafb0230_0;  1 drivers
v000002dbeafaf5b0_0 .net "d", 3 0, v000002dbeafaff10_0;  1 drivers
v000002dbeafb0d70_0 .net "enable", 0 0, v000002dbeafaffb0_0;  1 drivers
v000002dbeafb0730_0 .net "q", 3 0, L_000002dbeafb35a0;  alias, 1 drivers
v000002dbeafb09b0_0 .net "q_temp", 3 0, L_000002dbeafb2b00;  1 drivers
v000002dbeafaf150_0 .net "reset", 0 0, v000002dbeafb0410_0;  1 drivers
v000002dbeafb07d0_0 .net "s0", 0 0, L_000002dbeafb2880;  1 drivers
v000002dbeafb0370_0 .net "s1", 0 0, L_000002dbeaf522f0;  1 drivers
v000002dbeafaf0b0_0 .net "s2", 3 0, L_000002dbeafb1520;  1 drivers
v000002dbeafaf1f0_0 .net "s3", 0 0, L_000002dbeafb15c0;  1 drivers
v000002dbeafaf650_0 .net "s4", 0 0, L_000002dbeafb2920;  1 drivers
v000002dbeafaf290_0 .net "s5", 0 0, L_000002dbeafb2ec0;  1 drivers
v000002dbeafaf6f0_0 .net "s6", 0 0, L_000002dbeaf51f00;  1 drivers
v000002dbeafb00f0_0 .net "s7", 0 0, L_000002dbeaf52de0;  1 drivers
v000002dbeafaf790_0 .net "s8", 0 0, L_000002dbeaf52210;  1 drivers
L_000002dbeafb2b00 .concat8 [ 1 1 1 1], L_000002dbeafb3f40, L_000002dbeafb3d10, L_000002dbeaf366c0, L_000002dbeaf526e0;
L_000002dbeafb2880 .part L_000002dbeafb1520, 3, 1;
L_000002dbeafb15c0 .part L_000002dbeafb1520, 2, 1;
L_000002dbeafb2920 .part L_000002dbeafb1520, 1, 1;
L_000002dbeafb2ec0 .part L_000002dbeafb1520, 0, 1;
S_000002dbeaedcb20 .scope module, "DIG_D_FF_AS_1bit_i0" "DIG_D_FF_AS_1bit" 3 123, 3 6 0, S_000002dbeaf51620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Set";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "Clr";
    .port_info 4 /OUTPUT 1 "Q";
    .port_info 5 /OUTPUT 1 "~Q";
P_000002dbeaf4cd50 .param/l "Default" 0 3 8, +C4<00000000000000000000000000000000>;
L_000002dbeaf522f0 .functor BUFZ 1, v000002dbeaf466c0_0, C4<0>, C4<0>, C4<0>;
L_000002dbeaf527c0 .functor NOT 1, v000002dbeaf466c0_0, C4<0>, C4<0>, C4<0>;
v000002dbeaf46080_0 .net "C", 0 0, v000002dbeafb0230_0;  alias, 1 drivers
v000002dbeaf46ee0_0 .net "Clr", 0 0, v000002dbeafb0410_0;  alias, 1 drivers
v000002dbeaf454a0_0 .net "D", 0 0, L_000002dbeafb2880;  alias, 1 drivers
v000002dbeaf461c0_0 .net "Q", 0 0, L_000002dbeaf522f0;  alias, 1 drivers
L_000002dbeafe0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002dbeaf46260_0 .net "Set", 0 0, L_000002dbeafe0118;  1 drivers
v000002dbeaf466c0_0 .var "state", 0 0;
v000002dbeaf455e0_0 .net "~Q", 0 0, L_000002dbeaf527c0;  1 drivers
E_000002dbeaf4c910 .event posedge, v000002dbeaf46260_0, v000002dbeaf46ee0_0, v000002dbeaf46080_0;
S_000002dbeaedccb0 .scope module, "DIG_D_FF_AS_1bit_i2" "DIG_D_FF_AS_1bit" 3 139, 3 6 0, S_000002dbeaf51620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Set";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "Clr";
    .port_info 4 /OUTPUT 1 "Q";
    .port_info 5 /OUTPUT 1 "~Q";
P_000002dbeaf4ced0 .param/l "Default" 0 3 8, +C4<00000000000000000000000000000000>;
L_000002dbeaf51f00 .functor BUFZ 1, v000002dbeaf45a40_0, C4<0>, C4<0>, C4<0>;
L_000002dbeaf52d00 .functor NOT 1, v000002dbeaf45a40_0, C4<0>, C4<0>, C4<0>;
v000002dbeaf468a0_0 .net "C", 0 0, v000002dbeafb0230_0;  alias, 1 drivers
v000002dbeaf46300_0 .net "Clr", 0 0, v000002dbeafb0410_0;  alias, 1 drivers
v000002dbeaf45860_0 .net "D", 0 0, L_000002dbeafb15c0;  alias, 1 drivers
v000002dbeaf45900_0 .net "Q", 0 0, L_000002dbeaf51f00;  alias, 1 drivers
L_000002dbeafe0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002dbeaf459a0_0 .net "Set", 0 0, L_000002dbeafe0160;  1 drivers
v000002dbeaf45a40_0 .var "state", 0 0;
v000002dbeafaca90_0 .net "~Q", 0 0, L_000002dbeaf52d00;  1 drivers
E_000002dbeaf4cb10 .event posedge, v000002dbeaf459a0_0, v000002dbeaf46ee0_0, v000002dbeaf46080_0;
S_000002dbeaedce40 .scope module, "DIG_D_FF_AS_1bit_i3" "DIG_D_FF_AS_1bit" 3 149, 3 6 0, S_000002dbeaf51620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Set";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "Clr";
    .port_info 4 /OUTPUT 1 "Q";
    .port_info 5 /OUTPUT 1 "~Q";
P_000002dbeaf4c0d0 .param/l "Default" 0 3 8, +C4<00000000000000000000000000000000>;
L_000002dbeaf52de0 .functor BUFZ 1, v000002dbeafad850_0, C4<0>, C4<0>, C4<0>;
L_000002dbeaf52130 .functor NOT 1, v000002dbeafad850_0, C4<0>, C4<0>, C4<0>;
v000002dbeafacdb0_0 .net "C", 0 0, v000002dbeafb0230_0;  alias, 1 drivers
v000002dbeafadb70_0 .net "Clr", 0 0, v000002dbeafb0410_0;  alias, 1 drivers
v000002dbeafac310_0 .net "D", 0 0, L_000002dbeafb2920;  alias, 1 drivers
v000002dbeafac3b0_0 .net "Q", 0 0, L_000002dbeaf52de0;  alias, 1 drivers
L_000002dbeafe01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002dbeafad670_0 .net "Set", 0 0, L_000002dbeafe01a8;  1 drivers
v000002dbeafad850_0 .var "state", 0 0;
v000002dbeafad8f0_0 .net "~Q", 0 0, L_000002dbeaf52130;  1 drivers
E_000002dbeaf4c690 .event posedge, v000002dbeafad670_0, v000002dbeaf46ee0_0, v000002dbeaf46080_0;
S_000002dbeaf3e740 .scope module, "DIG_D_FF_AS_1bit_i4" "DIG_D_FF_AS_1bit" 3 159, 3 6 0, S_000002dbeaf51620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Set";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "Clr";
    .port_info 4 /OUTPUT 1 "Q";
    .port_info 5 /OUTPUT 1 "~Q";
P_000002dbeaf4c110 .param/l "Default" 0 3 8, +C4<00000000000000000000000000000000>;
L_000002dbeaf52210 .functor BUFZ 1, v000002dbeafacc70_0, C4<0>, C4<0>, C4<0>;
L_000002dbeaf52280 .functor NOT 1, v000002dbeafacc70_0, C4<0>, C4<0>, C4<0>;
v000002dbeafade90_0 .net "C", 0 0, v000002dbeafb0230_0;  alias, 1 drivers
v000002dbeafac950_0 .net "Clr", 0 0, v000002dbeafb0410_0;  alias, 1 drivers
v000002dbeafadf30_0 .net "D", 0 0, L_000002dbeafb2ec0;  alias, 1 drivers
v000002dbeafac810_0 .net "Q", 0 0, L_000002dbeaf52210;  alias, 1 drivers
L_000002dbeafe01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002dbeafad990_0 .net "Set", 0 0, L_000002dbeafe01f0;  1 drivers
v000002dbeafacc70_0 .var "state", 0 0;
v000002dbeafac130_0 .net "~Q", 0 0, L_000002dbeaf52280;  1 drivers
E_000002dbeaf4c650 .event posedge, v000002dbeafad990_0, v000002dbeaf46ee0_0, v000002dbeaf46080_0;
S_000002dbeaf3e8d0 .scope module, "four_bit_mux_i1" "four_bit_mux" 3 130, 3 47 0, S_000002dbeaf51620;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "y";
L_000002dbeaf52bb0 .functor BUFZ 1, L_000002dbeaf52980, C4<0>, C4<0>, C4<0>;
L_000002dbeaf521a0 .functor BUFZ 1, L_000002dbeaf52520, C4<0>, C4<0>, C4<0>;
L_000002dbeaf52c90 .functor BUFZ 1, L_000002dbeaf52d70, C4<0>, C4<0>, C4<0>;
L_000002dbeaf520c0 .functor BUFZ 1, L_000002dbeaf52670, C4<0>, C4<0>, C4<0>;
v000002dbeafad3f0_0 .net *"_ivl_19", 0 0, L_000002dbeaf52bb0;  1 drivers
v000002dbeafadd50_0 .net *"_ivl_23", 0 0, L_000002dbeaf521a0;  1 drivers
v000002dbeafac090_0 .net *"_ivl_27", 0 0, L_000002dbeaf52c90;  1 drivers
v000002dbeafac770_0 .net *"_ivl_32", 0 0, L_000002dbeaf520c0;  1 drivers
v000002dbeafacbd0_0 .net "a", 3 0, L_000002dbeafb2b00;  alias, 1 drivers
v000002dbeaface50_0 .net "b", 3 0, v000002dbeafaff10_0;  alias, 1 drivers
v000002dbeafacf90_0 .net "s0", 0 0, L_000002dbeafb27e0;  1 drivers
v000002dbeafaf830_0 .net "s1", 0 0, L_000002dbeafb1200;  1 drivers
v000002dbeafb0eb0_0 .net "s10", 0 0, L_000002dbeafb1980;  1 drivers
v000002dbeafb0050_0 .net "s11", 0 0, L_000002dbeaf52670;  1 drivers
v000002dbeafaf330_0 .net "s2", 0 0, L_000002dbeaf52980;  1 drivers
v000002dbeafb0a50_0 .net "s3", 0 0, L_000002dbeafb29c0;  1 drivers
v000002dbeafb0e10_0 .net "s4", 0 0, L_000002dbeafb1480;  1 drivers
v000002dbeafafa10_0 .net "s5", 0 0, L_000002dbeaf52520;  1 drivers
v000002dbeafb0af0_0 .net "s6", 0 0, L_000002dbeafb12a0;  1 drivers
v000002dbeafb0910_0 .net "s7", 0 0, L_000002dbeafb1840;  1 drivers
v000002dbeafafdd0_0 .net "s8", 0 0, L_000002dbeaf52d70;  1 drivers
v000002dbeafb0b90_0 .net "s9", 0 0, L_000002dbeafb17a0;  1 drivers
v000002dbeafafab0_0 .net "sel", 0 0, v000002dbeafaffb0_0;  alias, 1 drivers
v000002dbeafaf3d0_0 .net "y", 3 0, L_000002dbeafb1520;  alias, 1 drivers
L_000002dbeafb27e0 .part L_000002dbeafb2b00, 3, 1;
L_000002dbeafb29c0 .part L_000002dbeafb2b00, 2, 1;
L_000002dbeafb12a0 .part L_000002dbeafb2b00, 1, 1;
L_000002dbeafb17a0 .part L_000002dbeafb2b00, 0, 1;
L_000002dbeafb1200 .part v000002dbeafaff10_0, 3, 1;
L_000002dbeafb1480 .part v000002dbeafaff10_0, 2, 1;
L_000002dbeafb1840 .part v000002dbeafaff10_0, 1, 1;
L_000002dbeafb1980 .part v000002dbeafaff10_0, 0, 1;
L_000002dbeafb1520 .concat8 [ 1 1 1 1], L_000002dbeaf520c0, L_000002dbeaf52c90, L_000002dbeaf521a0, L_000002dbeaf52bb0;
S_000002dbeaf3ea60 .scope module, "two_bit_mux_i0" "two_bit_mux" 3 73, 3 38 0, S_000002dbeaf3e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000002dbeaf52750 .functor NOT 1, v000002dbeafaffb0_0, C4<0>, C4<0>, C4<0>;
L_000002dbeaf528a0 .functor AND 1, L_000002dbeafb27e0, L_000002dbeaf52750, C4<1>, C4<1>;
L_000002dbeaf52910 .functor AND 1, L_000002dbeafb1200, v000002dbeafaffb0_0, C4<1>, C4<1>;
L_000002dbeaf52980 .functor OR 1, L_000002dbeaf528a0, L_000002dbeaf52910, C4<0>, C4<0>;
v000002dbeafadad0_0 .net *"_ivl_0", 0 0, L_000002dbeaf52750;  1 drivers
v000002dbeafad490_0 .net *"_ivl_2", 0 0, L_000002dbeaf528a0;  1 drivers
v000002dbeafac590_0 .net *"_ivl_4", 0 0, L_000002dbeaf52910;  1 drivers
v000002dbeafada30_0 .net "a", 0 0, L_000002dbeafb27e0;  alias, 1 drivers
v000002dbeafacef0_0 .net "b", 0 0, L_000002dbeafb1200;  alias, 1 drivers
v000002dbeafad530_0 .net "s", 0 0, v000002dbeafaffb0_0;  alias, 1 drivers
v000002dbeafad5d0_0 .net "y", 0 0, L_000002dbeaf52980;  alias, 1 drivers
S_000002dbeaf2cfe0 .scope module, "two_bit_mux_i1" "two_bit_mux" 3 79, 3 38 0, S_000002dbeaf3e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000002dbeaf52440 .functor NOT 1, v000002dbeafaffb0_0, C4<0>, C4<0>, C4<0>;
L_000002dbeaf51fe0 .functor AND 1, L_000002dbeafb29c0, L_000002dbeaf52440, C4<1>, C4<1>;
L_000002dbeaf524b0 .functor AND 1, L_000002dbeafb1480, v000002dbeafaffb0_0, C4<1>, C4<1>;
L_000002dbeaf52520 .functor OR 1, L_000002dbeaf51fe0, L_000002dbeaf524b0, C4<0>, C4<0>;
v000002dbeafac4f0_0 .net *"_ivl_0", 0 0, L_000002dbeaf52440;  1 drivers
v000002dbeafac450_0 .net *"_ivl_2", 0 0, L_000002dbeaf51fe0;  1 drivers
v000002dbeafac630_0 .net *"_ivl_4", 0 0, L_000002dbeaf524b0;  1 drivers
v000002dbeafac8b0_0 .net "a", 0 0, L_000002dbeafb29c0;  alias, 1 drivers
v000002dbeafac1d0_0 .net "b", 0 0, L_000002dbeafb1480;  alias, 1 drivers
v000002dbeafad0d0_0 .net "s", 0 0, v000002dbeafaffb0_0;  alias, 1 drivers
v000002dbeafac6d0_0 .net "y", 0 0, L_000002dbeaf52520;  alias, 1 drivers
S_000002dbeaf2d170 .scope module, "two_bit_mux_i2" "two_bit_mux" 3 85, 3 38 0, S_000002dbeaf3e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000002dbeaf52c20 .functor NOT 1, v000002dbeafaffb0_0, C4<0>, C4<0>, C4<0>;
L_000002dbeaf52360 .functor AND 1, L_000002dbeafb12a0, L_000002dbeaf52c20, C4<1>, C4<1>;
L_000002dbeaf529f0 .functor AND 1, L_000002dbeafb1840, v000002dbeafaffb0_0, C4<1>, C4<1>;
L_000002dbeaf52d70 .functor OR 1, L_000002dbeaf52360, L_000002dbeaf529f0, C4<0>, C4<0>;
v000002dbeafad710_0 .net *"_ivl_0", 0 0, L_000002dbeaf52c20;  1 drivers
v000002dbeafad030_0 .net *"_ivl_2", 0 0, L_000002dbeaf52360;  1 drivers
v000002dbeafaddf0_0 .net *"_ivl_4", 0 0, L_000002dbeaf529f0;  1 drivers
v000002dbeafad7b0_0 .net "a", 0 0, L_000002dbeafb12a0;  alias, 1 drivers
v000002dbeafadc10_0 .net "b", 0 0, L_000002dbeafb1840;  alias, 1 drivers
v000002dbeafadcb0_0 .net "s", 0 0, v000002dbeafaffb0_0;  alias, 1 drivers
v000002dbeafacb30_0 .net "y", 0 0, L_000002dbeaf52d70;  alias, 1 drivers
S_000002dbeaf2d300 .scope module, "two_bit_mux_i3" "two_bit_mux" 3 91, 3 38 0, S_000002dbeaf3e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000002dbeaf52b40 .functor NOT 1, v000002dbeafaffb0_0, C4<0>, C4<0>, C4<0>;
L_000002dbeaf523d0 .functor AND 1, L_000002dbeafb17a0, L_000002dbeaf52b40, C4<1>, C4<1>;
L_000002dbeaf52600 .functor AND 1, L_000002dbeafb1980, v000002dbeafaffb0_0, C4<1>, C4<1>;
L_000002dbeaf52670 .functor OR 1, L_000002dbeaf523d0, L_000002dbeaf52600, C4<0>, C4<0>;
v000002dbeafad170_0 .net *"_ivl_0", 0 0, L_000002dbeaf52b40;  1 drivers
v000002dbeafac270_0 .net *"_ivl_2", 0 0, L_000002dbeaf523d0;  1 drivers
v000002dbeafac9f0_0 .net *"_ivl_4", 0 0, L_000002dbeaf52600;  1 drivers
v000002dbeafad2b0_0 .net "a", 0 0, L_000002dbeafb17a0;  alias, 1 drivers
v000002dbeafad210_0 .net "b", 0 0, L_000002dbeafb1980;  alias, 1 drivers
v000002dbeafacd10_0 .net "s", 0 0, v000002dbeafaffb0_0;  alias, 1 drivers
v000002dbeafad350_0 .net "y", 0 0, L_000002dbeaf52670;  alias, 1 drivers
S_000002dbeaedd470 .scope module, "four_bit_reg_stim" "four_bit_reg_stim" 2 21, 4 6 0, S_000002dbeaf51490;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "num_tests";
    .port_info 1 /OUTPUT 12 "values";
    .port_info 2 /INPUT 3 "addr";
L_000002dbeaf52590 .functor BUFZ 12, L_000002dbeafb0690, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v000002dbeafafc90_0 .net *"_ivl_0", 11 0, L_000002dbeafb0690;  1 drivers
v000002dbeafaf8d0_0 .net *"_ivl_2", 4 0, L_000002dbeafb2d80;  1 drivers
L_000002dbeafe0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002dbeafafe70_0 .net *"_ivl_5", 1 0, L_000002dbeafe0088;  1 drivers
v000002dbeafb0cd0_0 .net "addr", 2 0, v000002dbeafafbf0_0;  1 drivers
v000002dbeafaf970_0 .net "num_tests", 3 0, L_000002dbeafe00d0;  alias, 1 drivers
v000002dbeafafb50 .array "test_vals", 7 0, 11 0;
v000002dbeafb0190_0 .net "values", 11 0, L_000002dbeaf52590;  alias, 1 drivers
L_000002dbeafb0690 .array/port v000002dbeafafb50, L_000002dbeafb2d80;
L_000002dbeafb2d80 .concat [ 3 2 0 0], v000002dbeafafbf0_0, L_000002dbeafe0088;
    .scope S_000002dbeaedd470;
T_0 ;
    %delay 1, 0;
    %load/vec4 v000002dbeafaf970_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.0, 5;
    %vpi_call 4 17 "$display", "Too many tests - the limit is 8!" {0 0 0};
    %vpi_call 4 18 "$finish" {0 0 0};
T_0.0 ;
    %end;
    .thread T_0;
    .scope S_000002dbeaedd470;
T_1 ;
    %pushi/vec4 32, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002dbeafafb50, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002dbeafafb50, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002dbeafafb50, 4, 0;
    %pushi/vec4 3871, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002dbeafafb50, 4, 0;
    %pushi/vec4 3850, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002dbeafafb50, 4, 0;
    %pushi/vec4 42, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002dbeafafb50, 4, 0;
    %pushi/vec4 10, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002dbeafafb50, 4, 0;
    %pushi/vec4 10, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002dbeafafb50, 4, 0;
    %end;
    .thread T_1;
    .scope S_000002dbeaedcb20;
T_2 ;
    %wait E_000002dbeaf4c910;
    %load/vec4 v000002dbeaf46260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002dbeaf466c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002dbeaf46ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dbeaf466c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002dbeaf454a0_0;
    %assign/vec4 v000002dbeaf466c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002dbeaedcb20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dbeaf466c0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000002dbeaedccb0;
T_4 ;
    %wait E_000002dbeaf4cb10;
    %load/vec4 v000002dbeaf459a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002dbeaf45a40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002dbeaf46300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dbeaf45a40_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002dbeaf45860_0;
    %assign/vec4 v000002dbeaf45a40_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002dbeaedccb0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dbeaf45a40_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000002dbeaedce40;
T_6 ;
    %wait E_000002dbeaf4c690;
    %load/vec4 v000002dbeafad670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002dbeafad850_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002dbeafadb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dbeafad850_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002dbeafac310_0;
    %assign/vec4 v000002dbeafad850_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002dbeaedce40;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dbeafad850_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000002dbeaf3e740;
T_8 ;
    %wait E_000002dbeaf4c650;
    %load/vec4 v000002dbeafad990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002dbeafacc70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002dbeafac950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dbeafacc70_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002dbeafadf30_0;
    %assign/vec4 v000002dbeafacc70_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002dbeaf3e740;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dbeafacc70_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000002dbeaf51490;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dbeafb0230_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dbeafb0870_0, 0, 32;
T_10.0 ;
    %load/vec4 v000002dbeafb0870_0;
    %load/vec4 v000002dbeafb04b0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %cmp/u;
    %jmp/0xz T_10.1, 5;
    %delay 5, 0;
    %load/vec4 v000002dbeafb0230_0;
    %inv;
    %assign/vec4 v000002dbeafb0230_0, 0;
    %load/vec4 v000002dbeafb0870_0;
    %addi 1, 0, 32;
    %store/vec4 v000002dbeafb0870_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_000002dbeaf51490;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002dbeafafbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002dbeafb0410_0, 0;
    %end;
    .thread T_11;
    .scope S_000002dbeaf51490;
T_12 ;
    %wait E_000002dbeaf4c610;
    %load/vec4 v000002dbeafb05f0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v000002dbeafafd30_0, 0;
    %load/vec4 v000002dbeafb05f0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v000002dbeafb0410_0, 0;
    %load/vec4 v000002dbeafb05f0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000002dbeafaffb0_0, 0;
    %load/vec4 v000002dbeafb05f0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000002dbeafaff10_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002dbeaf51490;
T_13 ;
    %wait E_000002dbeaf4ccd0;
    %load/vec4 v000002dbeafafbf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002dbeafafbf0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000002dbeaf51490;
T_14 ;
    %wait E_000002dbeaf4ccd0;
    %delay 4, 0;
    %load/vec4 v000002dbeafb0550_0;
    %load/vec4 v000002dbeafafd30_0;
    %cmp/ne;
    %jmp/0xz  T_14.0, 4;
    %vpi_call 2 55 "$display", "Output mismatch for entry ", v000002dbeafb0870_0, " expected q to be ", v000002dbeafafd30_0, " but got ", v000002dbeafb0550_0 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002dbeaf51490;
T_15 ;
    %vpi_call 2 64 "$dumpfile", "four_bit_reg_waves.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002dbeaf51620 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "four_bit_reg_top.v";
    "four_bit_reg.v";
    "four_bit_reg_stim.v";
