
*** Running vivado
    with args -log hdmi_colorbar_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_colorbar_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source hdmi_colorbar_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LLYÅ£/Desktop/FPGAstudy/HDMI/rgb2dvi/rgb2dvi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
Command: synth_design -top hdmi_colorbar_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 807.750 ; gain = 177.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_colorbar_top' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/HDMI_color.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz_0_0' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.runs/synth_1/.Xil/Vivado-17324-LAPTOP-FQ40HM1E/realtime/clk_wiz_0_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz_0_0' (1#1) [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.runs/synth_1/.Xil/Vivado-17324-LAPTOP-FQ40HM1E/realtime/clk_wiz_0_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/synth/clk_wiz_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'video_driver' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/video_driver.v:23]
	Parameter H_SYNC bound to: 11'b00000101000 
	Parameter H_BACK bound to: 11'b00011011100 
	Parameter H_DISP bound to: 11'b10100000000 
	Parameter H_FRONT bound to: 11'b00001101110 
	Parameter H_TOTAL bound to: 11'b11001110010 
	Parameter V_SYNC bound to: 11'b00000000101 
	Parameter V_BACK bound to: 11'b00000010100 
	Parameter V_DISP bound to: 11'b01011010000 
	Parameter V_FRONT bound to: 11'b00000000101 
	Parameter V_TOTAL bound to: 11'b01011101110 
INFO: [Synth 8-6155] done synthesizing module 'video_driver' (3#1) [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/video_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'video_display' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/video_display.v:1]
	Parameter H_DISP bound to: 11'b10100000000 
	Parameter V_DISP bound to: 11'b01011010000 
	Parameter SIDE_W bound to: 11'b00000101000 
	Parameter BLOCK_W bound to: 11'b00000101000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'video_display' (4#1) [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/video_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'dvi_transmitter_top' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_transmitter_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'asyn_rst_syn' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/asyn_rst_syn.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asyn_rst_syn' (5#1) [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/asyn_rst_syn.v:23]
INFO: [Synth 8-6157] synthesizing module 'dvi_encoder' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:21]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'dvi_encoder' (6#1) [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'serializer_10_to_1' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/serializer_10_to_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (7#1) [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (7#1) [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
INFO: [Synth 8-6155] done synthesizing module 'serializer_10_to_1' (8#1) [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/serializer_10_to_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (9#1) [H:/Xilinx2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
INFO: [Synth 8-6155] done synthesizing module 'dvi_transmitter_top' (10#1) [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_transmitter_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_colorbar_top' (11#1) [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/HDMI_color.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 873.582 ; gain = 243.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 873.582 ; gain = 243.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 873.582 ; gain = 243.727
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/ip/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0_in_context.xdc] for cell 'clk_wiz_0/clk_wiz_0'
Finished Parsing XDC File [h:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/ip/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0_in_context.xdc] for cell 'clk_wiz_0/clk_wiz_0'
Parsing XDC File [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/constrs_1/new/HDMI_color.xdc]
Finished Parsing XDC File [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/constrs_1/new/HDMI_color.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/constrs_1/new/HDMI_color.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_colorbar_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_colorbar_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 999.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 999.992 ; gain = 370.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 999.992 ; gain = 370.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  h:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/ip/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  h:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/bd/clk_wiz_0/ip/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0/clk_wiz_0_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_0/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 999.992 ; gain = 370.137
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/video_display.v:79]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/video_display.v:84]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:125]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 999.992 ; gain = 370.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module video_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module video_display 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module asyn_rst_syn 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dvi_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'u_rgb2dvi_0/encoder_g/de_q_reg' into 'u_rgb2dvi_0/encoder_b/de_q_reg' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:99]
INFO: [Synth 8-4471] merging register 'u_rgb2dvi_0/encoder_g/de_reg_reg' into 'u_rgb2dvi_0/encoder_b/de_reg_reg' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:100]
INFO: [Synth 8-4471] merging register 'u_rgb2dvi_0/encoder_g/c1_q_reg' into 'u_rgb2dvi_0/encoder_g/c0_q_reg' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:104]
INFO: [Synth 8-4471] merging register 'u_rgb2dvi_0/encoder_g/c1_reg_reg' into 'u_rgb2dvi_0/encoder_g/c0_reg_reg' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:105]
INFO: [Synth 8-4471] merging register 'u_rgb2dvi_0/encoder_r/de_q_reg' into 'u_rgb2dvi_0/encoder_b/de_q_reg' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:99]
INFO: [Synth 8-4471] merging register 'u_rgb2dvi_0/encoder_r/de_reg_reg' into 'u_rgb2dvi_0/encoder_b/de_reg_reg' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:100]
INFO: [Synth 8-4471] merging register 'u_rgb2dvi_0/encoder_r/c0_q_reg' into 'u_rgb2dvi_0/encoder_g/c0_q_reg' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:102]
INFO: [Synth 8-4471] merging register 'u_rgb2dvi_0/encoder_r/c0_reg_reg' into 'u_rgb2dvi_0/encoder_g/c0_reg_reg' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:103]
INFO: [Synth 8-4471] merging register 'u_rgb2dvi_0/encoder_r/c1_q_reg' into 'u_rgb2dvi_0/encoder_g/c0_q_reg' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:104]
INFO: [Synth 8-4471] merging register 'u_rgb2dvi_0/encoder_r/c1_reg_reg' into 'u_rgb2dvi_0/encoder_g/c0_reg_reg' [H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.srcs/sources_1/new/dvi_encoder.v:105]
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[7]' (FD) to 'u_video_display/pixel_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[6]' (FD) to 'u_video_display/pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[4]' (FD) to 'u_video_display/pixel_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[5]' (FD) to 'u_video_display/pixel_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[3]' (FD) to 'u_video_display/pixel_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[2]' (FD) to 'u_video_display/pixel_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[1]' (FD) to 'u_video_display/pixel_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[15]' (FD) to 'u_video_display/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[14]' (FD) to 'u_video_display/pixel_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[12]' (FD) to 'u_video_display/pixel_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[13]' (FD) to 'u_video_display/pixel_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[11]' (FD) to 'u_video_display/pixel_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[10]' (FD) to 'u_video_display/pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[9]' (FD) to 'u_video_display/pixel_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[8]' (FD) to 'u_video_display/pixel_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[23]' (FD) to 'u_video_display/pixel_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[22]' (FD) to 'u_video_display/pixel_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[20]' (FD) to 'u_video_display/pixel_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[21]' (FD) to 'u_video_display/pixel_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[19]' (FD) to 'u_video_display/pixel_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[18]' (FD) to 'u_video_display/pixel_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_video_display/pixel_data_reg[17]' (FD) to 'u_video_display/pixel_data_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rgb2dvi_0/encoder_g/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/n0q_m_reg[0]' (FD) to 'u_rgb2dvi_0/encoder_b/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/n0q_m_reg[0]' (FD) to 'u_rgb2dvi_0/encoder_g/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/n0q_m_reg[0]' (FD) to 'u_rgb2dvi_0/encoder_r/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/c0_reg_reg' (FD) to 'u_rgb2dvi_0/encoder_g/c0_q_reg'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/din_q_reg[7]' (FD) to 'u_rgb2dvi_0/encoder_b/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/din_q_reg[6]' (FD) to 'u_rgb2dvi_0/encoder_b/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/din_q_reg[5]' (FD) to 'u_rgb2dvi_0/encoder_b/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/din_q_reg[4]' (FD) to 'u_rgb2dvi_0/encoder_b/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/din_q_reg[3]' (FD) to 'u_rgb2dvi_0/encoder_b/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/din_q_reg[2]' (FD) to 'u_rgb2dvi_0/encoder_b/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/n1d_reg[0]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/n1d_reg[3]' (FD) to 'u_rgb2dvi_0/encoder_b/din_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/n1d_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/n1d_reg[2]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/din_q_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_b/din_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/din_q_reg[7]' (FD) to 'u_rgb2dvi_0/encoder_g/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/din_q_reg[6]' (FD) to 'u_rgb2dvi_0/encoder_g/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/din_q_reg[5]' (FD) to 'u_rgb2dvi_0/encoder_g/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/din_q_reg[4]' (FD) to 'u_rgb2dvi_0/encoder_g/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/din_q_reg[3]' (FD) to 'u_rgb2dvi_0/encoder_g/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/din_q_reg[2]' (FD) to 'u_rgb2dvi_0/encoder_g/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/n1d_reg[0]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/n1d_reg[3]' (FD) to 'u_rgb2dvi_0/encoder_g/din_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/n1d_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/n1d_reg[2]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/din_q_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_g/din_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/din_q_reg[0]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/din_q_reg[7]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/din_q_reg[6]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/din_q_reg[5]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/din_q_reg[4]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/din_q_reg[3]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/din_q_reg[2]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/n1d_reg[0]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/n1d_reg[3]' (FD) to 'u_rgb2dvi_0/encoder_r/din_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/n1d_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_r/n1d_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/n1d_reg[2]' (FD) to 'u_rgb2dvi_0/encoder_g/c0_q_reg'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/din_q_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_r/din_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]' (FD) to 'u_rgb2dvi_0/encoder_r/q_m_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rgb2dvi_0/encoder_g/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/n1q_m_reg[0]' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/c0_q_reg' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/n1q_m_reg[0]' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/n1q_m_reg[0]' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/q_m_reg_reg[7]' (FD) to 'u_rgb2dvi_0/encoder_b/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/q_m_reg_reg[6]' (FD) to 'u_rgb2dvi_0/encoder_b/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/q_m_reg_reg[5]' (FD) to 'u_rgb2dvi_0/encoder_b/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/q_m_reg_reg[4]' (FD) to 'u_rgb2dvi_0/encoder_b/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/q_m_reg_reg[3]' (FD) to 'u_rgb2dvi_0/encoder_b/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/q_m_reg_reg[2]' (FD) to 'u_rgb2dvi_0/encoder_b/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/q_m_reg_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_b/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/q_m_reg_reg[0]' (FD) to 'u_rgb2dvi_0/encoder_b/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/n0q_m_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/n1q_m_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/n0q_m_reg[2]' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_b/n1q_m_reg[2]' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/q_m_reg_reg[7]' (FD) to 'u_rgb2dvi_0/encoder_g/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/q_m_reg_reg[6]' (FD) to 'u_rgb2dvi_0/encoder_g/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/q_m_reg_reg[5]' (FD) to 'u_rgb2dvi_0/encoder_g/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/q_m_reg_reg[4]' (FD) to 'u_rgb2dvi_0/encoder_g/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/q_m_reg_reg[3]' (FD) to 'u_rgb2dvi_0/encoder_g/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/q_m_reg_reg[2]' (FD) to 'u_rgb2dvi_0/encoder_g/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/q_m_reg_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_g/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]' (FDR) to 'u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/n0q_m_reg[3]' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/n1q_m_reg[3]' (FD) to 'u_rgb2dvi_0/encoder_r/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/n0q_m_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/n1q_m_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/n0q_m_reg[2]' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_g/n1q_m_reg[2]' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/q_m_reg_reg[7]' (FD) to 'u_rgb2dvi_0/encoder_r/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/q_m_reg_reg[6]' (FD) to 'u_rgb2dvi_0/encoder_r/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/q_m_reg_reg[5]' (FD) to 'u_rgb2dvi_0/encoder_r/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/q_m_reg_reg[4]' (FD) to 'u_rgb2dvi_0/encoder_r/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/q_m_reg_reg[3]' (FD) to 'u_rgb2dvi_0/encoder_r/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/q_m_reg_reg[2]' (FD) to 'u_rgb2dvi_0/encoder_r/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/q_m_reg_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_r/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/q_m_reg_reg[0]' (FD) to 'u_rgb2dvi_0/encoder_r/n1q_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_rgb2dvi_0/encoder_r/n0q_m_reg[1]' (FD) to 'u_rgb2dvi_0/encoder_r/n0q_m_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rgb2dvi_0/encoder_r/n1q_m_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 999.992 ; gain = 370.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/clk_wiz_0/clk_out1' to pin 'clk_wiz_0/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/clk_wiz_0/clk_out2' to pin 'clk_wiz_0/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 999.992 ; gain = 370.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 999.992 ; gain = 370.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1008.676 ; gain = 378.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.328 ; gain = 383.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.328 ; gain = 383.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.328 ; gain = 383.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.328 ; gain = 383.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.328 ; gain = 383.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.328 ; gain = 383.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |clk_wiz_0_clk_wiz_0_0 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |clk_wiz_0_clk_wiz_0_0 |     1|
|2     |CARRY4                |    21|
|3     |LUT1                  |    11|
|4     |LUT2                  |    41|
|5     |LUT3                  |    19|
|6     |LUT4                  |    46|
|7     |LUT5                  |    36|
|8     |LUT6                  |    99|
|9     |OSERDESE2             |     4|
|10    |OSERDESE2_1           |     4|
|11    |FDCE                  |    23|
|12    |FDPE                  |     2|
|13    |FDRE                  |    77|
|14    |FDSE                  |     4|
|15    |IBUF                  |     1|
|16    |OBUFDS                |     4|
+------+----------------------+------+

Report Instance Areas: 
+------+-------------------+---------------------+------+
|      |Instance           |Module               |Cells |
+------+-------------------+---------------------+------+
|1     |top                |                     |   395|
|2     |  clk_wiz_0        |clk_wiz_0            |     3|
|3     |  u_rgb2dvi_0      |dvi_transmitter_top  |   111|
|4     |    encoder_b      |dvi_encoder          |    39|
|5     |    encoder_g      |dvi_encoder_0        |    25|
|6     |    encoder_r      |dvi_encoder_1        |    32|
|7     |    reset_syn      |asyn_rst_syn         |     3|
|8     |    serializer_b   |serializer_10_to_1   |     2|
|9     |    serializer_clk |serializer_10_to_1_2 |     2|
|10    |    serializer_g   |serializer_10_to_1_3 |     2|
|11    |    serializer_r   |serializer_10_to_1_4 |     2|
|12    |  u_video_display  |video_display        |   134|
|13    |  u_video_driver   |video_driver         |   146|
+------+-------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.328 ; gain = 383.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1013.328 ; gain = 257.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.328 ; gain = 383.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1029.418 ; gain = 641.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1029.418 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/ZYNQ/lly_study_work/HDMI_colorRGB/HDMI_colorRGB.runs/synth_1/hdmi_colorbar_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_colorbar_top_utilization_synth.rpt -pb hdmi_colorbar_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 21 11:57:21 2022...
