# BUAA CO 2020


## Pre-study
Learning basics of the circuit, the Verilog HDL, and the MIPS assembly 

## Pre

 

## P0

P0、P1要重点掌握Moore型和Mealy型状态机的搭法，同步复位和异步复位的区别要重点区分开  
Simple circuits and the Finite-State Machine in Logisim.(2018)  
有限状态机（售货机）  
逻辑左移  
浮点数  
 

## P1

Simple circuits and the Finite-State Machine in Verilog.(2018)  
不用“＞”、“＜”比较四位数大小  
有限状态机（售货机）  
有限状态机  


## P2 

P2要掌握递归的方法，锻炼翻译C语言的能力。  
MIPS the assembly language(2018)  
斐波那契（可循环代替递归）  
汉诺塔（提供C代码，翻译即可）  
forgotten  

## P3

Single Cycle CPU in Logisim(2018)   
jal  
clo（用bitfinder）  
forgotten（要交换DM两个接口位置）  


## P4

Single Cycle CPU in Verilog, supporting 10+ MIPS instructions.(2018)  
jalr  
rotrv  
lwl  


## P5


5-Stage Pipeline CPU in Verilog, supporting 10+ MIPS instructions(2018)  
bgezalr  
clz  
lwpl  

## P6

 5-Stage Pipeline CPU in Verilog, handling with Exception and Interrupt given by Timers, supporting 10+ MIPS instructions(2018)  
bgezalc  
madd  
lwso  

## P7

5-Stage Pipeline CPU in Verilog, handling with Exception and Interrupt given by Timers, supporting 50+ MIPS instructions.(2018)  
现场强测  

## P8

To synthesis and load P7 on a FPGA.(2018)  


## Thanks
 1. 感谢wzk等学长对题目的回忆
