{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615200536473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615200536473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 08 11:48:56 2021 " "Processing started: Mon Mar 08 11:48:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615200536473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615200536473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FK_quadrature_decoder -c FK_quadrature_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off FK_quadrature_decoder -c FK_quadrature_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615200536473 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1615200536762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadrature_decoder_digikey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quadrature_decoder_digikey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quadrature_decoder_digikey-logic " "Found design unit 1: quadrature_decoder_digikey-logic" {  } { { "quadrature_decoder_digikey.vhd" "" { Text "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/quadrature_decoder_digikey.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615200537140 ""} { "Info" "ISGN_ENTITY_NAME" "1 quadrature_decoder_digikey " "Found entity 1: quadrature_decoder_digikey" {  } { { "quadrature_decoder_digikey.vhd" "" { Text "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/quadrature_decoder_digikey.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615200537140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615200537140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fk_quadrature_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fk_quadrature_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FK_quadrature_decoder " "Found entity 1: FK_quadrature_decoder" {  } { { "FK_quadrature_decoder.bdf" "" { Schematic "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/FK_quadrature_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615200537142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615200537142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadrature_decoder_pb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quadrature_decoder_pb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quadrature_decoder_pb-arch1 " "Found design unit 1: quadrature_decoder_pb-arch1" {  } { { "quadrature_decoder_pb.vhd" "" { Text "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/quadrature_decoder_pb.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615200537144 ""} { "Info" "ISGN_ENTITY_NAME" "1 quadrature_decoder_pb " "Found entity 1: quadrature_decoder_pb" {  } { { "quadrature_decoder_pb.vhd" "" { Text "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/quadrature_decoder_pb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615200537144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615200537144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-tx1 " "Found design unit 1: uart_tx-tx1" {  } { { "uart_tx.vhd" "" { Text "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/uart_tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615200537146 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/uart_tx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615200537146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615200537146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_spammer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_spammer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_spammer-arch1 " "Found design unit 1: uart_spammer-arch1" {  } { { "uart_spammer.vhd" "" { Text "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/uart_spammer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615200537148 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_spammer " "Found entity 1: uart_spammer" {  } { { "uart_spammer.vhd" "" { Text "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/uart_spammer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615200537148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615200537148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FK_quadrature_decoder " "Elaborating entity \"FK_quadrature_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1615200537176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst1 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst1\"" {  } { { "FK_quadrature_decoder.bdf" "inst1" { Schematic "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/FK_quadrature_decoder.bdf" { { 296 1232 1432 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615200537178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_spammer uart_spammer:inst3 " "Elaborating entity \"uart_spammer\" for hierarchy \"uart_spammer:inst3\"" {  } { { "FK_quadrature_decoder.bdf" "inst3" { Schematic "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/FK_quadrature_decoder.bdf" { { 312 968 1176 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615200537180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadrature_decoder_pb quadrature_decoder_pb:inst " "Elaborating entity \"quadrature_decoder_pb\" for hierarchy \"quadrature_decoder_pb:inst\"" {  } { { "FK_quadrature_decoder.bdf" "inst" { Schematic "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/FK_quadrature_decoder.bdf" { { 248 608 784 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615200537182 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain quadrature_decoder_pb.vhd(50) " "VHDL Process Statement warning at quadrature_decoder_pb.vhd(50): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "quadrature_decoder_pb.vhd" "" { Text "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/quadrature_decoder_pb.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615200537183 "|FK_quadrature_decoder|quadrature_decoder_pb:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin quadrature_decoder_pb.vhd(51) " "VHDL Process Statement warning at quadrature_decoder_pb.vhd(51): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "quadrature_decoder_pb.vhd" "" { Text "C:/projects/aa4cc/AA4CC_FK_model_sensors/FK_quadrature_decoder/quadrature_decoder_pb.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615200537183 "|FK_quadrature_decoder|quadrature_decoder_pb:inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } {  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1615200537619 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1615200537619 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "quadrature_decoder_pb:inst\|\\decode:Bprev quadrature_decoder_pb:inst\|\\decode:Bprev~_emulated quadrature_decoder_pb:inst\|\\decode:Bprev~1 " "Register \"quadrature_decoder_pb:inst\|\\decode:Bprev\" is converted into an equivalent circuit using register \"quadrature_decoder_pb:inst\|\\decode:Bprev~_emulated\" and latch \"quadrature_decoder_pb:inst\|\\decode:Bprev~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1615200537619 "|FK_quadrature_decoder|quadrature_decoder_pb:inst|\decode:Bprev"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "quadrature_decoder_pb:inst\|\\decode:Aprev quadrature_decoder_pb:inst\|\\decode:Aprev~_emulated quadrature_decoder_pb:inst\|\\decode:Aprev~1 " "Register \"quadrature_decoder_pb:inst\|\\decode:Aprev\" is converted into an equivalent circuit using register \"quadrature_decoder_pb:inst\|\\decode:Aprev~_emulated\" and latch \"quadrature_decoder_pb:inst\|\\decode:Aprev~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1615200537619 "|FK_quadrature_decoder|quadrature_decoder_pb:inst|\decode:Aprev"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1615200537619 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "quadrature_decoder_pb:inst\|\\decode:positionCounter\[7\] Low " "Register quadrature_decoder_pb:inst\|\\decode:positionCounter\[7\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1615200537705 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "quadrature_decoder_pb:inst\|\\decode:positionCounter\[6\] Low " "Register quadrature_decoder_pb:inst\|\\decode:positionCounter\[6\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1615200537705 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "quadrature_decoder_pb:inst\|\\decode:positionCounter\[5\] Low " "Register quadrature_decoder_pb:inst\|\\decode:positionCounter\[5\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1615200537705 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "quadrature_decoder_pb:inst\|\\decode:positionCounter\[3\] Low " "Register quadrature_decoder_pb:inst\|\\decode:positionCounter\[3\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1615200537705 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "quadrature_decoder_pb:inst\|\\decode:positionCounter\[9\] Low " "Register quadrature_decoder_pb:inst\|\\decode:positionCounter\[9\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1615200537705 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "quadrature_decoder_pb:inst\|\\decode:positionCounter\[8\] Low " "Register quadrature_decoder_pb:inst\|\\decode:positionCounter\[8\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1615200537705 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1615200537705 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1615200537776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1615200538056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615200538056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "309 " "Implemented 309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1615200538089 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1615200538089 ""} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Implemented 296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1615200538089 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1615200538089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615200538103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 08 11:48:58 2021 " "Processing ended: Mon Mar 08 11:48:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615200538103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615200538103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615200538103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615200538103 ""}
