SCHM0103

HEADER
{
 FREEID 1567
 VARIABLES
 {
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #LANGUAGE="VERILOG"
  #MODULE="CRV"
  AUTHOR="ALDEC"
  COMPANY="ALDEC"
  CREATIONDATE="10/03/2005"
  PAGECOUNT="2"
  TITLE="CRV"
 }
 SYMBOL "mixed_vhdl_verilog" "C2OR" "C2OR"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1172066671"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,160)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,56,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (105,70,135,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,54,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (118,30,135,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,92,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CM"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (160,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="NQ"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CP"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Q"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RESET"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (0,0,0,0)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  VTX  2, 0, 0
  {
   COORD (600,680)
  }
  VTX  5, 0, 0
  {
   COORD (760,660)
  }
  VTX  6, 0, 0
  {
   COORD (780,680)
  }
  VTX  7, 0, 0
  {
   COORD (760,740)
  }
  VTX  8, 0, 0
  {
   COORD (780,720)
  }
  VTX  13, 0, 0
  {
   COORD (1000,480)
  }
  VTX  14, 0, 0
  {
   COORD (940,720)
  }
  VTX  15, 0, 0
  {
   COORD (1020,600)
  }
  VTX  16, 0, 0
  {
   COORD (1020,720)
  }
  VTX  17, 0, 0
  {
   COORD (1020,760)
  }
  VTX  19, 0, 0
  {
   COORD (560,680)
  }
  VTX  20, 0, 0
  {
   COORD (1020,640)
  }
  VTX  22, 0, 0
  {
   COORD (1460,680)
  }
  VTX  25, 0, 0
  {
   COORD (1460,560)
  }
  VTX  26, 0, 0
  {
   COORD (1460,760)
  }
  VTX  27, 0, 0
  {
   COORD (980,880)
  }
  VTX  28, 0, 0
  {
   COORD (1460,800)
  }
  VTX  33, 0, 0
  {
   COORD (980,500)
  }
  VTX  34, 0, 0
  {
   COORD (1900,500)
  }
  VTX  35, 0, 0
  {
   COORD (580,480)
  }
  VTX  36, 0, 0
  {
   COORD (960,720)
  }
  VTX  37, 0, 0
  {
   COORD (1020,680)
  }
  VTX  38, 0, 0
  {
   COORD (960,680)
  }
  VTX  42, 0, 0
  {
   COORD (1460,640)
  }
  VTX  43, 0, 0
  {
   COORD (940,680)
  }
  VTX  44, 0, 0
  {
   COORD (600,760)
  }
  VTX  45, 0, 0
  {
   COORD (580,900)
  }
  VTX  46, 0, 0
  {
   COORD (1460,840)
  }
  VTX  49, 0, 0
  {
   COORD (380,480)
  }
  VTX  50, 0, 0
  {
   COORD (600,640)
  }
  VTX  51, 0, 0
  {
   COORD (1020,800)
  }
  VTX  52, 0, 0
  {
   COORD (1000,900)
  }
  VTX  55, 0, 0
  {
   COORD (1400,520)
  }
  VTX  56, 0, 0
  {
   COORD (1900,520)
  }
  VTX  57, 0, 0
  {
   COORD (1460,600)
  }
  VTX  58, 0, 0
  {
   COORD (1420,500)
  }
  VTX  60, 0, 0
  {
   COORD (1900,540)
  }
  VTX  61, 0, 0
  {
   COORD (1900,580)
  }
  VTX  62, 0, 0
  {
   COORD (1940,420)
  }
  NET WIRE  63, 0, 0
  {
   VARIABLES
   {
    #NAME="Q(0)"
   }
  }
  NET WIRE  65, 0, 0
  NET WIRE  66, 0, 0
  NET WIRE  67, 0, 0
  NET WIRE  68, 0, 0
  NET WIRE  69, 0, 0
  NET WIRE  70, 0, 0
  NET WIRE  71, 0, 0
  {
   VARIABLES
   {
    #NAME="Q(2)"
   }
  }
  NET WIRE  72, 0, 0
  NET WIRE  73, 0, 0
  NET WIRE  74, 0, 0
  NET WIRE  75, 0, 0
  NET WIRE  76, 0, 0
  {
   VARIABLES
   {
    #NAME="Q(1)"
   }
  }
  NET BUS  78, 0, 0
  {
   VARIABLES
   {
    #NAME="Q[3:0]"
   }
  }
  TEXT  104, 0, 0
  {
   TEXT "$#NAME"
   RECT (560,664,585,680)
   ALIGN 8
   COLOR (0,0,255)
   PARENT 1391
   FONT (6,0,0,400,0,0,0,"Arial")
  }
  WIRE  105, 0, 0
  {
   NET 63
   VTX 19, 2
   OUTLINE 0,1, (0,0,255)
  }
  VTX  106, 0, 0
  {
   COORD (560,500)
  }
  WIRE  107, 0, 0
  {
   NET 63
   VTX 19, 106
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  108, 0, 0
  {
   NET 63
   VTX 106, 33
   OUTLINE 0,1, (0,0,255)
  }
  VTX  109, 0, 0
  {
   COORD (980,640)
  }
  WIRE  110, 0, 0
  {
   NET 63
   VTX 33, 109
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  111, 0, 0
  {
   NET 63
   VTX 109, 20
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  112, 0, 0
  {
   NET 63
   VTX 33, 58
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  113, 0, 0
  {
   NET 63
   VTX 58, 34
   OUTLINE 0,1, (0,0,255)
  }
  VTX  114, 0, 0
  {
   COORD (1420,600)
  }
  WIRE  115, 0, 0
  {
   NET 63
   VTX 57, 114
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  116, 0, 0
  {
   NET 63
   VTX 114, 58
   OUTLINE 0,1, (0,0,255)
  }
  VTX  119, 0, 0
  {
   COORD (980,760)
  }
  WIRE  120, 0, 0
  {
   NET 1388
   VTX 17, 119
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  121, 0, 0
  {
   NET 1388
   VTX 119, 27
   OUTLINE 0,1, (0,0,255)
  }
  VTX  125, 0, 0
  {
   COORD (1420,880)
  }
  WIRE  126, 0, 0
  {
   NET 1388
   VTX 27, 125
   OUTLINE 0,1, (0,0,255)
  }
  VTX  127, 0, 0
  {
   COORD (1420,800)
  }
  WIRE  128, 0, 0
  {
   NET 1388
   VTX 125, 127
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  129, 0, 0
  {
   NET 1388
   VTX 127, 28
   OUTLINE 0,1, (0,0,255)
  }
  VTX  130, 0, 0
  {
   COORD (780,660)
  }
  WIRE  131, 0, 0
  {
   NET 65
   VTX 5, 130
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  132, 0, 0
  {
   NET 65
   VTX 130, 6
   OUTLINE 0,1, (0,0,255)
  }
  VTX  133, 0, 0
  {
   COORD (780,740)
  }
  WIRE  134, 0, 0
  {
   NET 66
   VTX 7, 133
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  135, 0, 0
  {
   NET 66
   VTX 133, 8
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  142, 0, 0
  {
   NET 69
   VTX 14, 36
   OUTLINE 0,1, (0,0,255)
  }
  VTX  143, 0, 0
  {
   COORD (960,860)
  }
  WIRE  144, 0, 0
  {
   NET 69
   VTX 36, 143
   OUTLINE 0,1, (0,0,255)
  }
  VTX  145, 0, 0
  {
   COORD (1400,860)
  }
  WIRE  146, 0, 0
  {
   NET 69
   VTX 143, 145
   OUTLINE 0,1, (0,0,255)
  }
  VTX  147, 0, 0
  {
   COORD (1400,760)
  }
  WIRE  148, 0, 0
  {
   NET 69
   VTX 145, 147
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  149, 0, 0
  {
   NET 69
   VTX 147, 26
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  150, 0, 0
  {
   NET 69
   VTX 16, 36
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  154, 0, 0
  {
   NET 70
   VTX 45, 52
   OUTLINE 0,1, (0,0,255)
  }
  VTX  155, 0, 0
  {
   COORD (1440,900)
  }
  WIRE  156, 0, 0
  {
   NET 70
   VTX 52, 155
   OUTLINE 0,1, (0,0,255)
  }
  VTX  157, 0, 0
  {
   COORD (1440,840)
  }
  WIRE  158, 0, 0
  {
   NET 70
   VTX 155, 157
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  159, 0, 0
  {
   NET 70
   VTX 157, 46
   OUTLINE 0,1, (0,0,255)
  }
  VTX  160, 0, 0
  {
   COORD (1000,800)
  }
  WIRE  161, 0, 0
  {
   NET 70
   VTX 51, 160
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  162, 0, 0
  {
   NET 70
   VTX 160, 52
   OUTLINE 0,1, (0,0,255)
  }
  VTX  163, 0, 0
  {
   COORD (580,760)
  }
  WIRE  164, 0, 0
  {
   NET 70
   VTX 44, 163
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  165, 0, 0
  {
   NET 70
   VTX 163, 45
   OUTLINE 0,1, (0,0,255)
  }
  TEXT  167, 0, 0
  {
   TEXT "$#NAME"
   RECT (1382,680,1407,696)
   ALIGN 8
   COLOR (0,0,255)
   PARENT 168
   FONT (6,0,0,400,0,0,0,"Arial")
  }
  WIRE  168, 0, 0
  {
   NET 71
   VTX 1412, 22
   VARIABLES
   {
    #NAMED="1"
   }
   OUTLINE 0,1, (0,0,255)
  }
  VTX  169, 0, 0
  {
   COORD (1380,540)
  }
  WIRE  170, 0, 0
  {
   NET 71
   VTX 1412, 169
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  171, 0, 0
  {
   NET 71
   VTX 169, 60
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  181, 0, 0
  {
   NET 75
   VTX 49, 35
   OUTLINE 0,1, (0,0,255)
  }
  VTX  182, 0, 0
  {
   COORD (580,640)
  }
  WIRE  183, 0, 0
  {
   NET 75
   VTX 35, 182
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  184, 0, 0
  {
   NET 75
   VTX 182, 50
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  185, 0, 0
  {
   NET 75
   VTX 35, 13
   OUTLINE 0,1, (0,0,255)
  }
  VTX  186, 0, 0
  {
   COORD (1000,600)
  }
  WIRE  187, 0, 0
  {
   NET 75
   VTX 13, 186
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  188, 0, 0
  {
   NET 75
   VTX 186, 15
   OUTLINE 0,1, (0,0,255)
  }
  VTX  189, 0, 0
  {
   COORD (1440,480)
  }
  WIRE  190, 0, 0
  {
   NET 75
   VTX 13, 189
   OUTLINE 0,1, (0,0,255)
  }
  VTX  191, 0, 0
  {
   COORD (1440,560)
  }
  WIRE  192, 0, 0
  {
   NET 75
   VTX 189, 191
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  193, 0, 0
  {
   NET 75
   VTX 191, 25
   OUTLINE 0,1, (0,0,255)
  }
  VTX  194, 0, 0
  {
   COORD (1400,640)
  }
  WIRE  195, 0, 0
  {
   NET 76
   VTX 42, 194
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  196, 0, 0
  {
   NET 76
   VTX 194, 55
   OUTLINE 0,1, (0,0,255)
  }
  VTX  197, 0, 0
  {
   COORD (960,520)
  }
  WIRE  198, 0, 0
  {
   NET 76
   VTX 55, 197
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  199, 0, 0
  {
   NET 76
   VTX 197, 38
   VARIABLES
   {
    #NAMED="1"
   }
   OUTLINE 0,1, (0,0,255)
  }
  TEXT  200, 0, 0
  {
   TEXT "$#NAME"
   RECT (962,666,987,682)
   ALIGN 8
   COLOR (0,0,255)
   PARENT 199
   FONT (6,0,0,400,0,0,0,"Arial")
  }
  WIRE  201, 0, 0
  {
   NET 76
   VTX 38, 43
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  202, 0, 0
  {
   NET 76
   VTX 37, 38
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  203, 0, 0
  {
   NET 76
   VTX 55, 56
   OUTLINE 0,1, (0,0,255)
  }
  VTX  208, 0, 0
  {
   COORD (1900,420)
  }
  BUS  209, 0, 0
  {
   NET 78
   VTX 61, 208
   BUSTAPS ( 34, 56, 60, 1489 )
   OUTLINE 0,3, (128,0,0)
  }
  BUS  210, 0, 0
  {
   NET 78
   VTX 208, 62
   VARIABLES
   {
    #NAMED="1"
   }
   OUTLINE 0,3, (128,0,0)
  }
  INSTANCE  211, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CDN"
    #SYMBOL="Input"
   }
   COORD (320,900)
   VERTEXES ( (2,1250) )
  }
  TEXT  212, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (193,881,256,914)
   ALIGN 2
   PARENT 211
  }
  INSTANCE  213, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CUP"
    #SYMBOL="Input"
   }
   COORD (320,480)
   VERTEXES ( (2,1257) )
  }
  TEXT  214, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (195,461,256,494)
   ALIGN 2
   PARENT 213
  }
  INSTANCE  215, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="Q[3:0]"
    #SYMBOL="BusOutput"
   }
   COORD (1940,420)
   VERTEXES ( (2,62) )
  }
  TEXT  216, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2001,401,2080,434)
   ALIGN 8
   PARENT 215
  }
  INSTANCE  1191, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U1"
    #SYMBOL="and2"
   }
   COORD (600,620)
   VERTEXES ( (2,2), (4,5), (6,50) )
  }
  INSTANCE  1192, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U2"
    #SYMBOL="and2"
   }
   COORD (600,700)
   VERTEXES ( (2,44), (4,7), (6,1398) )
  }
  INSTANCE  1193, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and3"
    #LIBRARY="#builtin"
    #REFERENCE="U3"
    #SYMBOL="and3"
   }
   COORD (1020,580)
   VERTEXES ( (2,37), (6,20), (8,15), (4,1406) )
  }
  INSTANCE  1194, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and3"
    #LIBRARY="#builtin"
    #REFERENCE="U4"
    #SYMBOL="and3"
   }
   COORD (1020,700)
   VERTEXES ( (2,51), (6,17), (8,16), (4,1410) )
  }
  INSTANCE  1195, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and4"
    #LIBRARY="#builtin"
    #REFERENCE="U5"
    #SYMBOL="and4"
   }
   COORD (1460,540)
   VERTEXES ( (2,22), (6,42), (8,57), (10,25), (4,1443) )
  }
  INSTANCE  1196, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and4"
    #LIBRARY="#builtin"
    #REFERENCE="U6"
    #SYMBOL="and4"
   }
   COORD (1460,700)
   VERTEXES ( (2,46), (6,28), (8,26), (10,1408), (4,1436) )
  }
  INSTANCE  1211, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RESET"
    #SYMBOL="Input"
   }
   COORD (320,1020)
   VERTEXES ( (2,1539) )
  }
  TEXT  1212, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (170,1003,269,1038)
   ALIGN 6
   MARGINS (1,1)
   PARENT 1211
  }
  INSTANCE  1216, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="C2OR"
    #LIBRARY="mixed_vhdl_verilog"
    #REFERENCE="U7"
    #SYMBOL="C2OR"
   }
   COORD (360,640)
   VERTEXES ( (2,1351), (6,1353), (8,1378), (4,1400) )
  }
  TEXT  1217, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (360,604,399,639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1216
  }
  TEXT  1221, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (360,800,443,835)
   MARGINS (1,1)
   PARENT 1216
  }
  VTX  1249, 0, 0
  {
   COORD (340,900)
  }
  VTX  1250, 0, 0
  {
   COORD (320,900)
  }
  WIRE  1252, 0, 0
  {
   NET 70
   VTX 45, 1249
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  1253, 0, 0
  {
   NET 70
   VTX 1250, 1249
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1257, 0, 0
  {
   COORD (320,480)
  }
  WIRE  1258, 0, 0
  {
   NET 75
   VTX 49, 1257
   OUTLINE 0,1, (0,0,255)
  }
  INSTANCE  1267, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="C2OR"
    #LIBRARY="mixed_vhdl_verilog"
    #REFERENCE="U8"
    #SYMBOL="C2OR"
   }
   COORD (780,640)
   VERTEXES ( (2,6), (4,14), (6,8), (8,43) )
  }
  TEXT  1268, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (780,604,819,639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1267
  }
  TEXT  1272, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (780,800,863,835)
   MARGINS (1,1)
   PARENT 1267
  }
  INSTANCE  1276, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="C2OR"
    #LIBRARY="mixed_vhdl_verilog"
    #REFERENCE="U9"
    #SYMBOL="C2OR"
   }
   COORD (1220,640)
   VERTEXES ( (2,1407), (6,1411), (8,1412), (4,1409) )
  }
  TEXT  1277, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1220,604,1259,639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1276
  }
  TEXT  1281, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1220,800,1303,835)
   MARGINS (1,1)
   PARENT 1276
  }
  INSTANCE  1285, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="C2OR"
    #IMPL="C2OR"
    #LIBRARY="mixed_vhdl_verilog"
    #REFERENCE="U10"
    #SYMBOL="C2OR"
   }
   COORD (1680,640)
   VERTEXES ( (6,1437), (2,1444), (8,1490) )
  }
  TEXT  1286, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1680,604,1735,639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1285
  }
  TEXT  1290, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1680,800,1763,835)
   MARGINS (1,1)
   PARENT 1285
  }
  VTX  1351, 0, 0
  {
   COORD (360,680)
  }
  VTX  1353, 0, 0
  {
   COORD (360,720)
  }
  VTX  1355, 0, 0
  {
   COORD (380,500)
  }
  WIRE  1356, 0, 0
  {
   NET 75
   VTX 49, 1355
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1357, 0, 0
  {
   COORD (340,500)
  }
  WIRE  1358, 0, 0
  {
   NET 75
   VTX 1355, 1357
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1359, 0, 0
  {
   COORD (340,680)
  }
  WIRE  1360, 0, 0
  {
   NET 75
   VTX 1357, 1359
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  1361, 0, 0
  {
   NET 75
   VTX 1359, 1351
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1369, 0, 0
  {
   COORD (340,720)
  }
  WIRE  1370, 0, 0
  {
   NET 70
   VTX 1249, 1369
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  1371, 0, 0
  {
   NET 70
   VTX 1369, 1353
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1378, 0, 0
  {
   COORD (520,680)
  }
  NET WIRE  1388, 0, 0
  WIRE  1391, 0, 0
  {
   NET 63
   VTX 19, 1378
   VARIABLES
   {
    #NAMED="1"
   }
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1398, 0, 0
  {
   COORD (600,720)
  }
  VTX  1399, 0, 0
  {
   COORD (560,720)
  }
  VTX  1400, 0, 0
  {
   COORD (520,720)
  }
  WIRE  1401, 0, 0
  {
   NET 1388
   VTX 1398, 1399
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1402, 0, 0
  {
   COORD (560,880)
  }
  WIRE  1403, 0, 0
  {
   NET 1388
   VTX 27, 1402
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  1404, 0, 0
  {
   NET 1388
   VTX 1402, 1399
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  1405, 0, 0
  {
   NET 1388
   VTX 1400, 1399
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1406, 0, 0
  {
   COORD (1180,640)
  }
  VTX  1407, 0, 0
  {
   COORD (1220,680)
  }
  VTX  1408, 0, 0
  {
   COORD (1460,720)
  }
  VTX  1409, 0, 0
  {
   COORD (1380,720)
  }
  VTX  1410, 0, 0
  {
   COORD (1180,760)
  }
  VTX  1411, 0, 0
  {
   COORD (1220,720)
  }
  VTX  1412, 0, 0
  {
   COORD (1380,680)
  }
  VTX  1413, 0, 0
  {
   COORD (1200,640)
  }
  WIRE  1414, 0, 0
  {
   NET 67
   VTX 1406, 1413
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1415, 0, 0
  {
   COORD (1200,680)
  }
  WIRE  1416, 0, 0
  {
   NET 67
   VTX 1413, 1415
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  1417, 0, 0
  {
   NET 67
   VTX 1415, 1407
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  1418, 0, 0
  {
   NET 72
   VTX 1408, 1409
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1419, 0, 0
  {
   COORD (1200,760)
  }
  WIRE  1420, 0, 0
  {
   NET 68
   VTX 1410, 1419
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1421, 0, 0
  {
   COORD (1200,720)
  }
  WIRE  1422, 0, 0
  {
   NET 68
   VTX 1419, 1421
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  1423, 0, 0
  {
   NET 68
   VTX 1421, 1411
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1436, 0, 0
  {
   COORD (1620,780)
  }
  VTX  1437, 0, 0
  {
   COORD (1680,720)
  }
  VTX  1438, 0, 0
  {
   COORD (1640,780)
  }
  WIRE  1439, 0, 0
  {
   NET 74
   VTX 1436, 1438
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1440, 0, 0
  {
   COORD (1640,720)
  }
  WIRE  1441, 0, 0
  {
   NET 74
   VTX 1438, 1440
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  1442, 0, 0
  {
   NET 74
   VTX 1440, 1437
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1443, 0, 0
  {
   COORD (1620,620)
  }
  VTX  1444, 0, 0
  {
   COORD (1680,680)
  }
  VTX  1445, 0, 0
  {
   COORD (1640,620)
  }
  WIRE  1446, 0, 0
  {
   NET 73
   VTX 1443, 1445
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1447, 0, 0
  {
   COORD (1640,680)
  }
  WIRE  1448, 0, 0
  {
   NET 73
   VTX 1445, 1447
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  1449, 0, 0
  {
   NET 73
   VTX 1447, 1444
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1489, 0, 0
  {
   COORD (1900,560)
  }
  VTX  1490, 0, 0
  {
   COORD (1840,680)
  }
  VTX  1491, 0, 0
  {
   COORD (1860,560)
  }
  WIRE  1492, 0, 0
  {
   NET 1496
   VTX 1489, 1491
   OUTLINE 0,1, (0,0,255)
  }
  VTX  1493, 0, 0
  {
   COORD (1860,680)
  }
  WIRE  1494, 0, 0
  {
   NET 1496
   VTX 1491, 1493
   VARIABLES
   {
    #NAMED="1"
   }
   OUTLINE 0,1, (0,0,255)
  }
  WIRE  1495, 0, 0
  {
   NET 1496
   VTX 1493, 1490
   OUTLINE 0,1, (0,0,255)
  }
  NET WIRE  1496, 0, 0
  {
   VARIABLES
   {
    #NAME="Q(3)"
   }
  }
  TEXT  1497, 0, 0
  {
   TEXT "$#NAME"
   RECT (1862,606,1912,635)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1494
  }
  VTX  1539, 0, 0
  {
   COORD (320,1020)
  }
  VTX  1540, 0, 0
  {
   COORD (440,1020)
  }
  WIRE  1542, 0, 0
  {
   NET 1543
   VTX 1539, 1540
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  1543, 0, 0
  {
   VARIABLES
   {
    #NAME="RESET"
   }
  }
  TEXT  1544, 0, 0
  {
   TEXT "$#NAME"
   RECT (340,990,421,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1542
  }
  INSTANCE  1548, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Global"
    #LIBRARY="#connectors"
    #REFERENCE="RESET"
    #SYMBOL="Global"
   }
   COORD (440,1020)
  }
  TEXT  1549, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (455,1003,554,1038)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1548
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (0,0,0,0)
  RECT (0,0,0,0)
  VARIABLES
  {
   #ARCHITECTURE="\\#TABLE\\"
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #ENTITY="\\#TABLE\\"
   #MODIFIED="1171295232"
   PAGENAME=""
   PAGENUMBER="1"
  }
 }
 
 BODY
 {
  TEXT  1553, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (1340,1526,1457,1579)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1554, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1520,1530,2190,1590)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  1555, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (1341,1584,1412,1637)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1556, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1510,1580,2180,1640)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  1557, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1320,1520), (2200,1520) )
   FILL (1,(0,0,0),0)
  }
  LINE  1558, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1320,1580), (2200,1580) )
   FILL (1,(0,0,0),0)
  }
  LINE  1559, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1500,1520), (1500,1700) )
  }
  LINE  1560, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2200,1700), (2200,1380), (1320,1380), (1320,1700), (2200,1700) )
   FILL (1,(0,0,0),0)
  }
  TEXT  1561, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (1340,1400,1635,1501)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  1562, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1640,1380), (1640,1520) )
  }
  LINE  1563, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1320,1640), (2200,1640) )
   FILL (1,(0,0,0),0)
  }
  TEXT  1564, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (1340,1644,1419,1697)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1565, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (1510,1640,2180,1700)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  BMPPICT  1566, 0, 0
  {
   PAGEALIGN 10
   RECT (1660,1400,2180,1502)
   TEXT
   "KAAAAOMAAAAqAAAAAQAIAAAAAABqJQAAww4AAMMOAAAZAAAAGQAAAAAAAAD///8AZRMDAHMkBACLRR0AfjQFAIdCCQCMSQsAkE8SAJdYHQCbXSQA7NS+AJNUFwCUVhoAnmIpAKJoMQCpcj4AsX5NALqLXQDGnXQA38ixANW5mwDw38sA8+jYAPbx5gABAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMVFRMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEQEBMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARYQChUBAQEBAQEBAQEBAQEBAQEBAQEBAQETBBUBAQEBAQEBAUUBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwEBAREMAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESFBINAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESAhQBAQEBAQEBAQEBAQEBAQEBAQEBAQEPBBMLAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELEBgBFQ4FAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARcCFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEXAxMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEOFAEBAQEBAf8BFBISEwEBAQEVEQEBFRELAQEWDwoSFgEBAQEBARMSEhMVEwsBAQEBARMJEBUBARURFBMWAQEREBgBAQkFAgMTAQEUERgBFxAVAQEBAQEBAQEVFwEBAQEBAQEVCg8TGAEBERUBAQEBEw8LAQEICQEBARMPFAEBFw8JEhcBARUJFgsOFQEBEBEXAQsKEwEBAREVExYBAQESEwEBFRAWAQEBAQEBAQEUDhAREwEBAQESExUUAQEBExIBAREUAQEREwEBCQcUFRMBAQELDhUYDxIBARMSAQEVEAsBAQEQBRgBAQEBAf8BAQkCEwEBAQESAgsBEAISAQEJAxQLExcBAQEBARcFAhUYFQYQAQEBFAIPFhUVARISARMGAQEFBxQBAQUQFAEBAQEVAhMBFAIOFwEBAQEBAQERDAEBAQEBARgFBhYUFQEBBgYBAQEBCgUTAQESAxcBARACEwEBCQMVFBUBAQYFExEDEgEBAw8LARUCERgBEQMBCwMLAQEKAwEBEAITAQEBAQEBARMCDxcYFRMYARUCFwEFEwEBEgIXAQMIARcCDBYBEwMBAQYSAQERAhITAw8XARACGAERAhIBAQERBRMBAQEBAf8BARUCEgEBAQEYAxIBFAMVAQEHDAEBAQEBAQEBAQETAhUBARYDDgEBFQIVAQEBAQEBAQoFAQEQBwEBARQVFhQBAQEBBg4BAQYQAQEBAQEBAQETAhEBAQEBARYDEgEBAQEBEwMWAQEBEwMLAQEUAxMBARUDFQEBBRABAQEBAQYQARMDFQEBCg0BARgFEgEBDwUBAQ8FAQEVAhUBFQMVAQEBAQEBGAUHAQEBAQEXARMCCwETAhYBFwMSARIDAQEIDgEBCwMVARQCCwEQBQEXAxIBAQsCEwEUAxUBAQEODgsUAQEBAXIBARgGDAEBAQEBDgUYAQYQAQERBRQTFAEBAQEBAQEUAxABAQETAhIBGAURFRIBAQEBEAISAQEUAhQBARUIFhEDCwEBEQMUAREFAQEBAQEBAQETBQkVAQEBAQEICRQSFwEBFgMSAQEBGAMSAQEBBQ8BAQEFEQEBCQoBAQEBARAFAQEFEAEBFQILAQEPBgEBEwIUAQsCEwEBBggBAQURAQEBAQEBFAMQAQEBAQEBARQCEwEBBQ8BAQoFARcDEQEVAhYBAQURAQEGDwEVAhYBEAYBAQEHBgEBBQ8BAQEKCQEVFwEBAd8BAQEPAwsBAQEBEwMTARMDGAEXAhUYBRMBAQEBAQEBBwcBAQEXBQYYAREFARIGGAEVAg8BAQEBBREBAQYHAQEDDgEBFAMPARgCEwEBAQEBAQEVAhULEwEBAQEVAwEUBQsBAQwNAQEBAQ4HAQEBEQUBAQERBQEBFQMYAQsWARYCFQESBQEBGAMSAQEVAhQBGAMQAQEGDgEBEAUTARIFAQEBAQEBFQUOAQEBAQEBAQEMBgEBDgYBARMDEwEKBxYBAxIBARAFAQEQBQEBBRABFAIUAQESBRMBFQMXAQEICgEBEwEBAf8BAQETAhMBAQEBCwMTFxECEwEBFQUBFQIXAQEBAQEBEAMUAQEBCQMUAQEIEgEFDwERAwEBEwEBDgMBARICFgEHBQsBFwMRCxMFDwEBAQEBAQEVAxIBExUBAQEBEQkBDwUBAQ8IEwMVARMCFAEBEwMVAQETAhUBARAKARIDAQERBQEVAhUBAQcIAQEXAhEBARUDFgEFDgEBEwMTCxECFQEBAQEBFwUGGAEBAQEBAQEXAxMBEAUBARQCExQICBQTBggBARUCExcNBQEBFAMYAQIRAQETAhMWEQITAQsDEQEVBRgBAf8BAQELAw8BAQEBAQYRAREGFAEBARUVEwQYAQEBAQEBFQISAQEBDwMVAQEBExUJEgEXDxQTEQEBEgYUAQESEBQREhUBFg4PARMGEgEBAQEBAQEVAxIBARMUAQEBARMVEQ8BARIOFQgVARMEEwEYDwUHFAEVBBIBAQESFRURAQEBEhIUDhIBCw0DEQELCg4BAQEVExUOCwEBEwQVGA8GCwEBAQEBARACEwEBAQEBAQEBFhIVDxUBARUEEhgPDAELBBABARMEERMGEgEBARURFBEPAQEVBBMBEAYUARUEFQERBwEBASQBGAEBDAUYAQEBAREFAQEBAQEBAQEBFwEBAQEBAQEBFwUKAQEBCAUXAQEBARgBAQEBARYBAQEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBAQEUAxEBAQESFwEBAQEBGAEBAQEBAQEBAQEBAQEBAQkHAQEBAQEBAQEBGBgBAQEBARcBAQEBAQEKEAEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBARYDBgEBAQEBGAEBAQEWAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEYGAEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBEgsBEwIVARMVAQsCFAEBAQEBAQEBAQEBAQEBAQEBAQ4DFwETAhIBAQEBAQEBAQEBAQEBAQEBARMTAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWAxABAQEBEgEBAQEBAQEBAQEBAQEBAQEVEgEBARYDCwELFBIYAQEBAQEBAQEBAQEBAQEBAQEBFQEBGBELAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEUAw4BAQEBEAEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BFQUSEgMOEwUSARUCEAEBAQEBAQEBAQEBAQEBAQEBFwoDERMEEwEBAQEBAQEBAQEBAQEBAQEBAQMFAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwcLAQEBEA0YAQEBAQEBAQEBAQEBAQEIAhYBAQETDxUICAIUAQEBAQEBAQEBAQEBAQEBAQEBAQEBFQISAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFgoPFRQRBRYBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BARYUCxgWFAsBARgLFAEBAQEBAQEBAQEBAQEBAQEBFxYXCwsBAQEBAQEBAQEBAQEBAQEBAQEBAQsLAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWFxYWAQEBFhQBAQEBAQEBAQEBAQEBAQEXFAEBAQEBFxUXGBQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELFRULFwEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8SExMTExMTExMTExMTExMTExMTExMTExMTExMTEw8MCgoPEhMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEAwKDw8PDw4PEgEBAQEBAQEBAQEBAQEBARMNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQEBCQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NEwEBAQENDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAQEBEw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAf8BFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQPBw0NDQ0IBxUBAQEBAQEBAQEBAQEBEQYNDQkICAkNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBgEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GBhUBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCAYVAQETBQYMDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBg8BAZ0BEBAQEBAQERAREBERERERERERERERERERERERERIREhEPEBISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhESERIREhESEhIRCQgJDQ0JBhABAQEBAQEBAQEBAQEVBgwNDQgJDwgNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBhEBBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBgkBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCQYQAQEHBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQYTAcgBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMSEREVAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEgkIDQ0NDAYTAQEBAQEBAQEBAQEQBgkNDQYUAQYNDQ0NDQwMDAwMDAwMDAwMDAwMDAwMDAwPDQ0NDQ0MCAgICAgICAgICAwNDQ0NDQYTAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQwGFxMGCQ0NDQ0NDQwMDAwMDAwMDAwMDAwMDAcMAX4BARIFBwgHBwcHBwcHCAcHCAcIBwgHCAcIBwgHCAcICQoKDgkHCAcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHEhMTExMTExMTExMTExMTExMTExMTExMTExMTEgoIDQ0NCQcKAQEBAQEBAQEBARMGDA0JBgoBAQYNDQ0JCAcHBwcHBwcHBwcHBwcHBwcHBwYHCQ0NDQ0NCQkJCQkJCQkJCQcHCQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYGBgYGBgYFBwoMDQ0NDQ0HBgcHBwcHBwcHBwcHBwcHBwcFEf8BAQERDxAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAJDhAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAPERUBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRIJCA0NDQ0FEwEBAQEBAQEBAQoHDQ0MBhUBAQYNDQ0HAQEBAQEBAQEBAQEBAQEBAQEBAQEBBw0NDQcPAQEBAQEBAQEBARUKCA0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQcNDQ0NDQcPAQEBAQEBAQEBAQEBAQEBAQEBAUkBAQEBCggJCQkNDA0JDQwNDQ0JCQ0NDQ0MDAwMDAwMDAwNDQwHCAoJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQoKBgUNDw8ODw4PDg8ODw4PDg8ODw4PDg8ODw4PDw4IBwkNDQ0ICAEBAQEBAQEBEwUNDQkGEAEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQETBg0NDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0NBhIBAQEBAQEBAQEBAQEBAQEBAQEBAXIBAQEBExMTExMTExMSExMSExISEhISEhISEhISEhISEhIREhISERETExMTExMTExMTExMTExMTExMTExMTExMTExMTExEQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETDwgNDQ0JBhABAQEBAQEVCAgNDQgHAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEVCAwNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0MBwEBAQEBAQEBAQEBAQEBAQEBAQEBAVYBAQEBARIREhISEhISEhISEhISEhISEhISEhISEhISEhISERAQEA8SExISEhISEhISEhISEBAPEBAPEBAPEBAPEBAQDxAJDA4ODg4ODg4ODg8ODg4ODg4ODg4ODg4ODg8QCgYHBwcHBwYICAgIDQ4JCAkNDQYSAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQcQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HCgEBAQEBAQEBAQEBAQEBAQEBAQEBAZ0BAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRAPDwgQAQEBAQEBAQEBAQEBExITExITExITExITExITExMTExMSExMTExMSExITEhMSExITExITEhMSExITExMTExMTExMTExMSDwcHDQ0NBwoBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDAoPDg8ODw4PDg8ODw4JEQEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQETEBEREREREREREREREREREREREREREREREREREREQDw8MEREREBAREBAQEBARERERERERERERERERERERERERERISERERERESERISEhEREREREBERERAREREREREREREREREREREREQwMDQ0MBhMBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDgEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEVExUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDw8OCRMVFRUVFRUVFRUVFRMPEBAQEBAQEBAQEBAQEBAQDg0NDw4OCgkJCgkIDhEREREREREQEREREREQEBAREREREREREREPBwwNDQkGEAEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYRAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAX4BAQEBAQEBFRESEhISEhISEhISEhISEhISEhISEhISEhISEhIRERAQDxESEhISEhISEhISEhIREREREREREREREREREREREBAQEhISEhIRDw8PEBIRERESEhISEhISEhITEhMRERITEhISEhMVCQgNDQgHFQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEBFQcKDg4ODg4ODg8ODgoKCgoKCgkKCgkJCQkJCQkJCgkMCAYICgoKCgoKCgoKCg4ODg4ODg4ODg4ODg4ODg4ODggOAQEBAQEVEA8PCBAVFRUVFRUVFBUBAQEBAQETDwYGBgYGBgcKDA0NDQYSAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQcQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDwEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQESExMTExMTExMTExUTFRMVExUVExUVFRUVFRUVFRUTExESExMTExMTExMTExMTExMTExMTExMTExMTExMTExAOExMTExMTExMTEhEVExUTExMTExMTExMTExMTEwoIDQ0NDQwIDQ0NBwkBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQYQAQEGDQ0NDAoPDw8PDw8PDw8PDw8JEQEBAQEBAQcMDQ0HDwEBAQEBAQEBAQEBAQEBAQEBAQEBAWIBAQEBAQEBAQEOBgwMDAwMDAwMDAwMDA0NDQkJCQkJCQkJCQoKCgoODg4HCA8PDw8ODg4ODgoKCgoJCQoJCQoK"+
"CQkNDQwIDxMTExITEhMSExAJCQgKEhITEhMSExITEhMSExITEhEICA0NDQ0NDQ0NBhMBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCAgNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HDgEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQEBEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISExMRERMTExMTExMTExMTExMTExITEhISEhISEhISExUUFRQVFBUUFRMTExISAQEVFBUUFRQVFBUUFRQVFRURCAwNDQ0NDQkGDwEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBBwwNDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQwIDQ0MBxUBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBFRETEhMSExMTExMTExMTExMTExMTExMTExMTExMTDwkOCA4TExMTExMTExMTExMTExMTExMTExMTExMTExISEhISEhISEhMQCA0IBxESEhISEhISEhISEhISEhIQCAgJDQ0NDQgHFQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEQBw0NDQYSAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQoHDQ0NBxAVAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEg8QDxEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEVERIRDhMBAQEBAQEBAQEBAQEBAQEVEgkIDQ0NCQYRAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQwJEBAQEBAQEBAQEAkHDQ0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQ8HDQ0NCQcHCQoKCgoKCgoKCgoIEgEBAQEBAf8BAQEBAQEBAQEBARMREhISEhISEhISEhISEhISEhISEhISEhISEhISExEKDggKEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEg4OCggQEhISEhISEhISEhISEhISEQgHCQ0NBwwBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQkMBgYGBgYGBgYGBggNDQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYFCgEBAQEBAREGDQ0NDQ0MCAcHBwcHBwcHBwcFEQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARURERAQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFREREQ8SAQEBAQEBAQEBAQEBAQEBFRMOCA0NBhMBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NBwoBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBARMGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEQEBAQEBAf8BAQEBAQEBAQEBAQEVDw8QEBAQEBAQEBAQEBAPEA8QDxAPEA8QEA8QDxEREA8OChAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEQDw8KEBAQEBAQEBAPEA8QDxAPEBENBgkGDgEBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBRMBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQEMBgkNDQ0NDQ0NDQ0NDQ0NDQ0GEgEBAQEBAf8BAQEBAQEBAQEBAQEBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUTDw8PCBIVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDxAJERUVFRUVFRUVFRUVFRUVFRMTEAgGFQEBAQEBAQEBAQEBAQUHBwcFAQEBAQEBAQEBAQEBAQEBAQEBAQEBBQcHBwcHBwcHBwcHBwcHBwcHBgYGEQEBAQEGDAwMDAwMDAwMDAwMDAwMDAwGEAEBAQEBAQETBwYHCAwMDAwMDAwMDAwMDAwGEQEBAQEBAf8BAQEBAQEBAQEBAQEBARMTExMTExMTExMTExMTExMTExMTExMTEhMTExITEhAQDw4TExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEhEQDxITExMTExMTExMTExMTExMSEAMRAQEBAQEBAQEBAQEBAQwODg4IAQEBAQEBAQEBAQEBAQEBAQEBAQEBDAoODg4ODg4ODg4ODg4ODgoOEBMVAQEBAQEFBwcHBwcHBwcHBwcHBwcHBwcFDgEBAQEBAQEBFRAJCAcHBwcHBwcHBwcHBwgFEQEBAQEBAf8BAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFQkHDAYPFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEQgKDA8VFRUVFRUVFRUVFRUVFRUVExIBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8AAA=="
  }
 }
 
}

