<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Nov  6 11:12:50 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="ScopeDesign" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="External_Ports_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RotaryModule_0" PORT="A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="External_Ports_B">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RotaryModule_0" PORT="B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Press" SIGIS="undef" SIGNAME="External_Ports_Press">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RotaryModule_0" PORT="Press"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Switch" SIGIS="undef" SIGNAME="External_Ports_Switch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RotaryModule_0" PORT="Switch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btnC" SIGIS="undef" SIGNAME="External_Ports_btnC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_Core2_0" PORT="CLEAR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RotaryModule_0" PORT="clk"/>
        <CONNECTION INSTANCE="VGA_Core2_0" PORT="CLK"/>
        <CONNECTION INSTANCE="OffsetGain_ZoomPan_0" PORT="clk"/>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clka"/>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clkb"/>
        <CONNECTION INSTANCE="VGA_Driver_0" PORT="clk"/>
        <CONNECTION INSTANCE="MuxDisplay_0" PORT="Clk_100MHz"/>
        <CONNECTION INSTANCE="ADC_interface_0" PORT="Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="sw" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_sw">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_Driver_0" PORT="sw"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="led" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_Nr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RotaryModule_0" PORT="Nr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="an" RIGHT="0" SIGIS="undef" SIGNAME="MuxDisplay_0_an">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MuxDisplay_0" PORT="an"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="seg" RIGHT="0" SIGIS="undef" SIGNAME="MuxDisplay_0_seg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MuxDisplay_0" PORT="seg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dp" SIGIS="undef" SIGNAME="MuxDisplay_0_dp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MuxDisplay_0" PORT="dp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="13" NAME="vga" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Top_0_VGA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_Top_0" PORT="VGA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SClk" SIGIS="undef" SIGNAME="ADC_interface_0_SClk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ADC_interface_0" PORT="SClk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CS" SIGIS="undef" SIGNAME="ADC_interface_0_CS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ADC_interface_0" PORT="CS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="D0" SIGIS="undef" SIGNAME="External_Ports_D0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ADC_interface_0" PORT="D0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="D1" SIGIS="undef" SIGNAME="External_Ports_D1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ADC_interface_0" PORT="D1"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ADC_interface_0" HWVERSION="1.0" INSTANCE="ADC_interface_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ADC_interface" VLNV="xilinx.com:module_ref:ADC_interface:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ScopeDesign_ADC_interface_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Start" SIGIS="undef" SIGNAME="MuxDisplay_0_Clk_1Hz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MuxDisplay_0" PORT="Clk_1Hz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Done" SIGIS="undef"/>
        <PORT DIR="O" NAME="SClk" SIGIS="undef" SIGNAME="ADC_interface_0_SClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CS" SIGIS="undef" SIGNAME="ADC_interface_0_CS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D0" SIGIS="undef" SIGNAME="External_Ports_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D1" SIGIS="undef" SIGNAME="External_Ports_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="AD1" RIGHT="0" SIGIS="undef" SIGNAME="ADC_interface_0_AD1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="AD2" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MuxDisplay_0" HWVERSION="1.0" INSTANCE="MuxDisplay_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MuxDisplay" VLNV="xilinx.com:module_ref:MuxDisplay:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ScopeDesign_MuxDisplay_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Clk_100MHz" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="HexCifre" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_BcdCifre">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RotaryModule_0" PORT="BcdCifre"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="dpoints" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_points">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RotaryModule_0" PORT="points"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="blanks" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_blanks">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RotaryModule_0" PORT="blanks"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Clk_1kHz" SIGIS="undef"/>
        <PORT DIR="O" NAME="Clk_1Hz" SIGIS="undef" SIGNAME="MuxDisplay_0_Clk_1Hz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RotaryModule_0" PORT="Clk_1Hz"/>
            <CONNECTION INSTANCE="ADC_interface_0" PORT="Start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="an" RIGHT="0" SIGIS="undef" SIGNAME="MuxDisplay_0_an">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="an"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="seg" RIGHT="0" SIGIS="undef" SIGNAME="MuxDisplay_0_seg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dp" SIGIS="undef" SIGNAME="MuxDisplay_0_dp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/OffsetGain_ZoomPan_0" HWVERSION="1.0" INSTANCE="OffsetGain_ZoomPan_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OffsetGain_ZoomPan" VLNV="xilinx.com:module_ref:OffsetGain_ZoomPan:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ScopeDesign_OffsetGain_ZoomPan_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="Offset" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_Offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RotaryModule_0" PORT="Offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="Gain" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_Gain">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RotaryModule_0" PORT="Gain"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="Zoom" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_Zoom">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RotaryModule_0" PORT="Zoom"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="Pan" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_Pan">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RotaryModule_0" PORT="Pan"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="Pixels" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Core2_0_PIXEL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Core2_0" PORT="PIXEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="OffsetGain_ZoomPan_0_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="OffsetGain_ZoomPan_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Driver_0" PORT="Data1"/>
            <CONNECTION INSTANCE="VGA_Driver_0" PORT="Data2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RotaryModule_0" HWVERSION="1.0" INSTANCE="RotaryModule_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RotaryModule" VLNV="xilinx.com:module_ref:RotaryModule:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ScopeDesign_RotaryModule_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Clk_1Hz" SIGIS="undef" SIGNAME="MuxDisplay_0_Clk_1Hz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MuxDisplay_0" PORT="Clk_1Hz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="External_Ports_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="External_Ports_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Press" SIGIS="undef" SIGNAME="External_Ports_Press">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Press"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Switch" SIGIS="undef" SIGNAME="External_Ports_Switch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Switch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Nr" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_Nr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Offset" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_Offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OffsetGain_ZoomPan_0" PORT="Offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Gain" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_Gain">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OffsetGain_ZoomPan_0" PORT="Gain"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Zoom" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_Zoom">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OffsetGain_ZoomPan_0" PORT="Zoom"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Pan" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_Pan">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OffsetGain_ZoomPan_0" PORT="Pan"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="BcdCifre" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_BcdCifre">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MuxDisplay_0" PORT="HexCifre"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="points" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_points">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MuxDisplay_0" PORT="dpoints"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="blanks" RIGHT="0" SIGIS="undef" SIGNAME="RotaryModule_0_blanks">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MuxDisplay_0" PORT="blanks"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/VGA_Core2_0" HWVERSION="1.0" INSTANCE="VGA_Core2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="VGA_Core2" VLNV="xilinx.com:module_ref:VGA_Core2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ScopeDesign_VGA_Core2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLEAR" SIGIS="undef" SIGNAME="External_Ports_btnC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btnC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="LINEx" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Core2_0_LINEx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Driver_0" PORT="Lines"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="PIXEL" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Core2_0_PIXEL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Driver_0" PORT="Pixel"/>
            <CONNECTION INSTANCE="OffsetGain_ZoomPan_0" PORT="Pixels"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HSYNCH" SIGIS="undef" SIGNAME="VGA_Core2_0_HSYNCH">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Top_0" PORT="Hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VSYNCH" SIGIS="undef" SIGNAME="VGA_Core2_0_VSYNCH">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Top_0" PORT="Vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLANK" SIGIS="undef" SIGNAME="VGA_Core2_0_BLANK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Top_0" PORT="Blank"/>
            <CONNECTION INSTANCE="VGA_Driver_0" PORT="Blank"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/VGA_Driver_0" HWVERSION="1.0" INSTANCE="VGA_Driver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="VGA_Driver" VLNV="xilinx.com:module_ref:VGA_Driver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ScopeDesign_VGA_Driver_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Blank" SIGIS="undef" SIGNAME="VGA_Core2_0_BLANK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Core2_0" PORT="BLANK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="Lines" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Core2_0_LINEx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Core2_0" PORT="LINEx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="Pixel" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Core2_0_PIXEL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Core2_0" PORT="PIXEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="xfunc" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="RGB" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Driver_0_RGB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Top_0" PORT="RGB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="sw" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_sw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="Adr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="Data1" RIGHT="0" SIGIS="undef" SIGNAME="OffsetGain_ZoomPan_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OffsetGain_ZoomPan_0" PORT="data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="Data2" RIGHT="0" SIGIS="undef" SIGNAME="OffsetGain_ZoomPan_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OffsetGain_ZoomPan_0" PORT="data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/VGA_Top_0" HWVERSION="1.0" INSTANCE="VGA_Top_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="VGA_Top" VLNV="xilinx.com:module_ref:VGA_Top:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ScopeDesign_VGA_Top_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="RGB" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Driver_0_RGB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Driver_0" PORT="RGB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Hsync" SIGIS="undef" SIGNAME="VGA_Core2_0_HSYNCH">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Core2_0" PORT="HSYNCH"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Vsync" SIGIS="undef" SIGNAME="VGA_Core2_0_VSYNCH">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Core2_0" PORT="VSYNCH"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Blank" SIGIS="undef" SIGNAME="VGA_Core2_0_BLANK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_Core2_0" PORT="BLANK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="VGA" RIGHT="0" SIGIS="undef" SIGNAME="VGA_Top_0_VGA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/blk_mem_gen_0" HWVERSION="8.4" INSTANCE="blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="ScopeDesign_blk_mem_gen_0_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="12"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="12"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="4096"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="4096"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="12"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="12"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="1"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.86335 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="ScopeDesign_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Simple_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="12"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="4096"/>
        <PARAMETER NAME="Read_Width_A" VALUE="12"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="Enable_A" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Write_Width_B" VALUE="12"/>
        <PARAMETER NAME="Read_Width_B" VALUE="12"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="true"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../../../../../Filer/Sinus_v2019.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="ADC_interface_0_AD1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ADC_interface_0" PORT="AD1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="OffsetGain_ZoomPan_0_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OffsetGain_ZoomPan_0" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OffsetGain_ZoomPan_0" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="12"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x001"/>
        <PARAMETER NAME="Component_Name" VALUE="ScopeDesign_xlconstant_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="11" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="ScopeDesign_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
