{
  "module_name": "clk-provider.h",
  "hash_id": "0c0a6836a3ef2fc6643ef23d5bc27ddd5ac15483b535c1addd37cb2c5d4aa3f7",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/clk-provider.h",
  "human_readable_source": " \n \n#ifndef __LINUX_CLK_PROVIDER_H\n#define __LINUX_CLK_PROVIDER_H\n\n#include <linux/of.h>\n#include <linux/of_clk.h>\n\n \n#define CLK_SET_RATE_GATE\tBIT(0)  \n#define CLK_SET_PARENT_GATE\tBIT(1)  \n#define CLK_SET_RATE_PARENT\tBIT(2)  \n#define CLK_IGNORE_UNUSED\tBIT(3)  \n\t\t\t\t \n\t\t\t\t \n#define CLK_GET_RATE_NOCACHE\tBIT(6)  \n#define CLK_SET_RATE_NO_REPARENT BIT(7)  \n#define CLK_GET_ACCURACY_NOCACHE BIT(8)  \n#define CLK_RECALC_NEW_RATES\tBIT(9)  \n#define CLK_SET_RATE_UNGATE\tBIT(10)  \n#define CLK_IS_CRITICAL\t\tBIT(11)  \n \n#define CLK_OPS_PARENT_ENABLE\tBIT(12)\n \n#define CLK_DUTY_CYCLE_PARENT\tBIT(13)\n\nstruct clk;\nstruct clk_hw;\nstruct clk_core;\nstruct dentry;\n\n \nstruct clk_rate_request {\n\tstruct clk_core *core;\n\tunsigned long rate;\n\tunsigned long min_rate;\n\tunsigned long max_rate;\n\tunsigned long best_parent_rate;\n\tstruct clk_hw *best_parent_hw;\n};\n\nvoid clk_hw_init_rate_request(const struct clk_hw *hw,\n\t\t\t      struct clk_rate_request *req,\n\t\t\t      unsigned long rate);\nvoid clk_hw_forward_rate_request(const struct clk_hw *core,\n\t\t\t\t const struct clk_rate_request *old_req,\n\t\t\t\t const struct clk_hw *parent,\n\t\t\t\t struct clk_rate_request *req,\n\t\t\t\t unsigned long parent_rate);\n\n \nstruct clk_duty {\n\tunsigned int num;\n\tunsigned int den;\n};\n\n \nstruct clk_ops {\n\tint\t\t(*prepare)(struct clk_hw *hw);\n\tvoid\t\t(*unprepare)(struct clk_hw *hw);\n\tint\t\t(*is_prepared)(struct clk_hw *hw);\n\tvoid\t\t(*unprepare_unused)(struct clk_hw *hw);\n\tint\t\t(*enable)(struct clk_hw *hw);\n\tvoid\t\t(*disable)(struct clk_hw *hw);\n\tint\t\t(*is_enabled)(struct clk_hw *hw);\n\tvoid\t\t(*disable_unused)(struct clk_hw *hw);\n\tint\t\t(*save_context)(struct clk_hw *hw);\n\tvoid\t\t(*restore_context)(struct clk_hw *hw);\n\tunsigned long\t(*recalc_rate)(struct clk_hw *hw,\n\t\t\t\t\tunsigned long parent_rate);\n\tlong\t\t(*round_rate)(struct clk_hw *hw, unsigned long rate,\n\t\t\t\t\tunsigned long *parent_rate);\n\tint\t\t(*determine_rate)(struct clk_hw *hw,\n\t\t\t\t\t  struct clk_rate_request *req);\n\tint\t\t(*set_parent)(struct clk_hw *hw, u8 index);\n\tu8\t\t(*get_parent)(struct clk_hw *hw);\n\tint\t\t(*set_rate)(struct clk_hw *hw, unsigned long rate,\n\t\t\t\t    unsigned long parent_rate);\n\tint\t\t(*set_rate_and_parent)(struct clk_hw *hw,\n\t\t\t\t    unsigned long rate,\n\t\t\t\t    unsigned long parent_rate, u8 index);\n\tunsigned long\t(*recalc_accuracy)(struct clk_hw *hw,\n\t\t\t\t\t   unsigned long parent_accuracy);\n\tint\t\t(*get_phase)(struct clk_hw *hw);\n\tint\t\t(*set_phase)(struct clk_hw *hw, int degrees);\n\tint\t\t(*get_duty_cycle)(struct clk_hw *hw,\n\t\t\t\t\t  struct clk_duty *duty);\n\tint\t\t(*set_duty_cycle)(struct clk_hw *hw,\n\t\t\t\t\t  struct clk_duty *duty);\n\tint\t\t(*init)(struct clk_hw *hw);\n\tvoid\t\t(*terminate)(struct clk_hw *hw);\n\tvoid\t\t(*debug_init)(struct clk_hw *hw, struct dentry *dentry);\n};\n\n \nstruct clk_parent_data {\n\tconst struct clk_hw\t*hw;\n\tconst char\t\t*fw_name;\n\tconst char\t\t*name;\n\tint\t\t\tindex;\n};\n\n \nstruct clk_init_data {\n\tconst char\t\t*name;\n\tconst struct clk_ops\t*ops;\n\t \n\tconst char\t\t* const *parent_names;\n\tconst struct clk_parent_data\t*parent_data;\n\tconst struct clk_hw\t\t**parent_hws;\n\tu8\t\t\tnum_parents;\n\tunsigned long\t\tflags;\n};\n\n \nstruct clk_hw {\n\tstruct clk_core *core;\n\tstruct clk *clk;\n\tconst struct clk_init_data *init;\n};\n\n \n\n \nstruct clk_fixed_rate {\n\tstruct\t\tclk_hw hw;\n\tunsigned long\tfixed_rate;\n\tunsigned long\tfixed_accuracy;\n\tunsigned long\tflags;\n};\n\n#define CLK_FIXED_RATE_PARENT_ACCURACY\tBIT(0)\n\nextern const struct clk_ops clk_fixed_rate_ops;\nstruct clk_hw *__clk_hw_register_fixed_rate(struct device *dev,\n\t\tstruct device_node *np, const char *name,\n\t\tconst char *parent_name, const struct clk_hw *parent_hw,\n\t\tconst struct clk_parent_data *parent_data, unsigned long flags,\n\t\tunsigned long fixed_rate, unsigned long fixed_accuracy,\n\t\tunsigned long clk_fixed_flags, bool devm);\nstruct clk *clk_register_fixed_rate(struct device *dev, const char *name,\n\t\tconst char *parent_name, unsigned long flags,\n\t\tunsigned long fixed_rate);\n \n#define clk_hw_register_fixed_rate(dev, name, parent_name, flags, fixed_rate)  \\\n\t__clk_hw_register_fixed_rate((dev), NULL, (name), (parent_name), NULL, \\\n\t\t\t\t     NULL, (flags), (fixed_rate), 0, 0, false)\n\n \n#define devm_clk_hw_register_fixed_rate(dev, name, parent_name, flags, fixed_rate)  \\\n\t__clk_hw_register_fixed_rate((dev), NULL, (name), (parent_name), NULL, \\\n\t\t\t\t     NULL, (flags), (fixed_rate), 0, 0, true)\n \n#define clk_hw_register_fixed_rate_parent_hw(dev, name, parent_hw, flags,     \\\n\t\t\t\t\t     fixed_rate)\t\t      \\\n\t__clk_hw_register_fixed_rate((dev), NULL, (name), NULL, (parent_hw),  \\\n\t\t\t\t     NULL, (flags), (fixed_rate), 0, 0, false)\n \n#define clk_hw_register_fixed_rate_parent_data(dev, name, parent_data, flags, \\\n\t\t\t\t\t     fixed_rate)\t\t      \\\n\t__clk_hw_register_fixed_rate((dev), NULL, (name), NULL, NULL,\t      \\\n\t\t\t\t     (parent_data), (flags), (fixed_rate), 0, \\\n\t\t\t\t     0, false)\n \n#define clk_hw_register_fixed_rate_with_accuracy(dev, name, parent_name,      \\\n\t\t\t\t\t\t flags, fixed_rate,\t      \\\n\t\t\t\t\t\t fixed_accuracy)\t      \\\n\t__clk_hw_register_fixed_rate((dev), NULL, (name), (parent_name),      \\\n\t\t\t\t     NULL, NULL, (flags), (fixed_rate),       \\\n\t\t\t\t     (fixed_accuracy), 0, false)\n \n#define clk_hw_register_fixed_rate_with_accuracy_parent_hw(dev, name,\t      \\\n\t\tparent_hw, flags, fixed_rate, fixed_accuracy)\t\t      \\\n\t__clk_hw_register_fixed_rate((dev), NULL, (name), NULL, (parent_hw),  \\\n\t\t\t\t     NULL, (flags), (fixed_rate),\t      \\\n\t\t\t\t     (fixed_accuracy), 0, false)\n \n#define clk_hw_register_fixed_rate_with_accuracy_parent_data(dev, name,\t      \\\n\t\tparent_data, flags, fixed_rate, fixed_accuracy)\t\t      \\\n\t__clk_hw_register_fixed_rate((dev), NULL, (name), NULL, NULL,\t      \\\n\t\t\t\t     (parent_data), NULL, (flags),\t      \\\n\t\t\t\t     (fixed_rate), (fixed_accuracy), 0, false)\n \n#define clk_hw_register_fixed_rate_parent_accuracy(dev, name, parent_data,    \\\n\t\t\t\t\t\t   flags, fixed_rate)\t      \\\n\t__clk_hw_register_fixed_rate((dev), NULL, (name), NULL, NULL,      \\\n\t\t\t\t     (parent_data), (flags), (fixed_rate), 0,    \\\n\t\t\t\t     CLK_FIXED_RATE_PARENT_ACCURACY, false)\n\nvoid clk_unregister_fixed_rate(struct clk *clk);\nvoid clk_hw_unregister_fixed_rate(struct clk_hw *hw);\n\nvoid of_fixed_clk_setup(struct device_node *np);\n\n \nstruct clk_gate {\n\tstruct clk_hw hw;\n\tvoid __iomem\t*reg;\n\tu8\t\tbit_idx;\n\tu8\t\tflags;\n\tspinlock_t\t*lock;\n};\n\n#define to_clk_gate(_hw) container_of(_hw, struct clk_gate, hw)\n\n#define CLK_GATE_SET_TO_DISABLE\t\tBIT(0)\n#define CLK_GATE_HIWORD_MASK\t\tBIT(1)\n#define CLK_GATE_BIG_ENDIAN\t\tBIT(2)\n\nextern const struct clk_ops clk_gate_ops;\nstruct clk_hw *__clk_hw_register_gate(struct device *dev,\n\t\tstruct device_node *np, const char *name,\n\t\tconst char *parent_name, const struct clk_hw *parent_hw,\n\t\tconst struct clk_parent_data *parent_data,\n\t\tunsigned long flags,\n\t\tvoid __iomem *reg, u8 bit_idx,\n\t\tu8 clk_gate_flags, spinlock_t *lock);\nstruct clk_hw *__devm_clk_hw_register_gate(struct device *dev,\n\t\tstruct device_node *np, const char *name,\n\t\tconst char *parent_name, const struct clk_hw *parent_hw,\n\t\tconst struct clk_parent_data *parent_data,\n\t\tunsigned long flags,\n\t\tvoid __iomem *reg, u8 bit_idx,\n\t\tu8 clk_gate_flags, spinlock_t *lock);\nstruct clk *clk_register_gate(struct device *dev, const char *name,\n\t\tconst char *parent_name, unsigned long flags,\n\t\tvoid __iomem *reg, u8 bit_idx,\n\t\tu8 clk_gate_flags, spinlock_t *lock);\n \n#define clk_hw_register_gate(dev, name, parent_name, flags, reg, bit_idx,     \\\n\t\t\t     clk_gate_flags, lock)\t\t\t      \\\n\t__clk_hw_register_gate((dev), NULL, (name), (parent_name), NULL,      \\\n\t\t\t       NULL, (flags), (reg), (bit_idx),\t\t      \\\n\t\t\t       (clk_gate_flags), (lock))\n \n#define clk_hw_register_gate_parent_hw(dev, name, parent_hw, flags, reg,      \\\n\t\t\t\t       bit_idx, clk_gate_flags, lock)\t      \\\n\t__clk_hw_register_gate((dev), NULL, (name), NULL, (parent_hw),        \\\n\t\t\t       NULL, (flags), (reg), (bit_idx),\t\t      \\\n\t\t\t       (clk_gate_flags), (lock))\n \n#define clk_hw_register_gate_parent_data(dev, name, parent_data, flags, reg,  \\\n\t\t\t\t       bit_idx, clk_gate_flags, lock)\t      \\\n\t__clk_hw_register_gate((dev), NULL, (name), NULL, NULL, (parent_data), \\\n\t\t\t       (flags), (reg), (bit_idx),\t\t      \\\n\t\t\t       (clk_gate_flags), (lock))\n \n#define devm_clk_hw_register_gate(dev, name, parent_name, flags, reg, bit_idx,\\\n\t\t\t\t  clk_gate_flags, lock)\t\t\t      \\\n\t__devm_clk_hw_register_gate((dev), NULL, (name), (parent_name), NULL, \\\n\t\t\t       NULL, (flags), (reg), (bit_idx),\t\t      \\\n\t\t\t       (clk_gate_flags), (lock))\n \n#define devm_clk_hw_register_gate_parent_data(dev, name, parent_data, flags,  \\\n\t\t\t\t\t      reg, bit_idx, clk_gate_flags,   \\\n\t\t\t\t\t      lock)\t\t\t      \\\n\t__devm_clk_hw_register_gate((dev), NULL, (name), NULL, NULL,\t      \\\n\t\t\t\t    (parent_data), (flags), (reg), (bit_idx), \\\n\t\t\t\t    (clk_gate_flags), (lock))\n\nvoid clk_unregister_gate(struct clk *clk);\nvoid clk_hw_unregister_gate(struct clk_hw *hw);\nint clk_gate_is_enabled(struct clk_hw *hw);\n\nstruct clk_div_table {\n\tunsigned int\tval;\n\tunsigned int\tdiv;\n};\n\n \nstruct clk_divider {\n\tstruct clk_hw\thw;\n\tvoid __iomem\t*reg;\n\tu8\t\tshift;\n\tu8\t\twidth;\n\tu8\t\tflags;\n\tconst struct clk_div_table\t*table;\n\tspinlock_t\t*lock;\n};\n\n#define clk_div_mask(width)\t((1 << (width)) - 1)\n#define to_clk_divider(_hw) container_of(_hw, struct clk_divider, hw)\n\n#define CLK_DIVIDER_ONE_BASED\t\tBIT(0)\n#define CLK_DIVIDER_POWER_OF_TWO\tBIT(1)\n#define CLK_DIVIDER_ALLOW_ZERO\t\tBIT(2)\n#define CLK_DIVIDER_HIWORD_MASK\t\tBIT(3)\n#define CLK_DIVIDER_ROUND_CLOSEST\tBIT(4)\n#define CLK_DIVIDER_READ_ONLY\t\tBIT(5)\n#define CLK_DIVIDER_MAX_AT_ZERO\t\tBIT(6)\n#define CLK_DIVIDER_BIG_ENDIAN\t\tBIT(7)\n\nextern const struct clk_ops clk_divider_ops;\nextern const struct clk_ops clk_divider_ro_ops;\n\nunsigned long divider_recalc_rate(struct clk_hw *hw, unsigned long parent_rate,\n\t\tunsigned int val, const struct clk_div_table *table,\n\t\tunsigned long flags, unsigned long width);\nlong divider_round_rate_parent(struct clk_hw *hw, struct clk_hw *parent,\n\t\t\t       unsigned long rate, unsigned long *prate,\n\t\t\t       const struct clk_div_table *table,\n\t\t\t       u8 width, unsigned long flags);\nlong divider_ro_round_rate_parent(struct clk_hw *hw, struct clk_hw *parent,\n\t\t\t\t  unsigned long rate, unsigned long *prate,\n\t\t\t\t  const struct clk_div_table *table, u8 width,\n\t\t\t\t  unsigned long flags, unsigned int val);\nint divider_determine_rate(struct clk_hw *hw, struct clk_rate_request *req,\n\t\t\t   const struct clk_div_table *table, u8 width,\n\t\t\t   unsigned long flags);\nint divider_ro_determine_rate(struct clk_hw *hw, struct clk_rate_request *req,\n\t\t\t      const struct clk_div_table *table, u8 width,\n\t\t\t      unsigned long flags, unsigned int val);\nint divider_get_val(unsigned long rate, unsigned long parent_rate,\n\t\tconst struct clk_div_table *table, u8 width,\n\t\tunsigned long flags);\n\nstruct clk_hw *__clk_hw_register_divider(struct device *dev,\n\t\tstruct device_node *np, const char *name,\n\t\tconst char *parent_name, const struct clk_hw *parent_hw,\n\t\tconst struct clk_parent_data *parent_data, unsigned long flags,\n\t\tvoid __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags,\n\t\tconst struct clk_div_table *table, spinlock_t *lock);\nstruct clk_hw *__devm_clk_hw_register_divider(struct device *dev,\n\t\tstruct device_node *np, const char *name,\n\t\tconst char *parent_name, const struct clk_hw *parent_hw,\n\t\tconst struct clk_parent_data *parent_data, unsigned long flags,\n\t\tvoid __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags,\n\t\tconst struct clk_div_table *table, spinlock_t *lock);\nstruct clk *clk_register_divider_table(struct device *dev, const char *name,\n\t\tconst char *parent_name, unsigned long flags,\n\t\tvoid __iomem *reg, u8 shift, u8 width,\n\t\tu8 clk_divider_flags, const struct clk_div_table *table,\n\t\tspinlock_t *lock);\n \n#define clk_register_divider(dev, name, parent_name, flags, reg, shift, width, \\\n\t\t\t     clk_divider_flags, lock)\t\t\t       \\\n\tclk_register_divider_table((dev), (name), (parent_name), (flags),      \\\n\t\t\t\t   (reg), (shift), (width),\t\t       \\\n\t\t\t\t   (clk_divider_flags), NULL, (lock))\n \n#define clk_hw_register_divider(dev, name, parent_name, flags, reg, shift,    \\\n\t\t\t\twidth, clk_divider_flags, lock)\t\t      \\\n\t__clk_hw_register_divider((dev), NULL, (name), (parent_name), NULL,   \\\n\t\t\t\t  NULL, (flags), (reg), (shift), (width),     \\\n\t\t\t\t  (clk_divider_flags), NULL, (lock))\n \n#define clk_hw_register_divider_parent_hw(dev, name, parent_hw, flags, reg,   \\\n\t\t\t\t\t  shift, width, clk_divider_flags,    \\\n\t\t\t\t\t  lock)\t\t\t\t      \\\n\t__clk_hw_register_divider((dev), NULL, (name), NULL, (parent_hw),     \\\n\t\t\t\t  NULL, (flags), (reg), (shift), (width),     \\\n\t\t\t\t  (clk_divider_flags), NULL, (lock))\n \n#define clk_hw_register_divider_parent_data(dev, name, parent_data, flags,    \\\n\t\t\t\t\t    reg, shift, width,\t\t      \\\n\t\t\t\t\t    clk_divider_flags, lock)\t      \\\n\t__clk_hw_register_divider((dev), NULL, (name), NULL, NULL,\t      \\\n\t\t\t\t  (parent_data), (flags), (reg), (shift),     \\\n\t\t\t\t  (width), (clk_divider_flags), NULL, (lock))\n \n#define clk_hw_register_divider_table(dev, name, parent_name, flags, reg,     \\\n\t\t\t\t      shift, width, clk_divider_flags, table, \\\n\t\t\t\t      lock)\t\t\t\t      \\\n\t__clk_hw_register_divider((dev), NULL, (name), (parent_name), NULL,   \\\n\t\t\t\t  NULL, (flags), (reg), (shift), (width),     \\\n\t\t\t\t  (clk_divider_flags), (table), (lock))\n \n#define clk_hw_register_divider_table_parent_hw(dev, name, parent_hw, flags,  \\\n\t\t\t\t\t\treg, shift, width,\t      \\\n\t\t\t\t\t\tclk_divider_flags, table,     \\\n\t\t\t\t\t\tlock)\t\t\t      \\\n\t__clk_hw_register_divider((dev), NULL, (name), NULL, (parent_hw),     \\\n\t\t\t\t  NULL, (flags), (reg), (shift), (width),     \\\n\t\t\t\t  (clk_divider_flags), (table), (lock))\n \n#define clk_hw_register_divider_table_parent_data(dev, name, parent_data,     \\\n\t\t\t\t\t\t  flags, reg, shift, width,   \\\n\t\t\t\t\t\t  clk_divider_flags, table,   \\\n\t\t\t\t\t\t  lock)\t\t\t      \\\n\t__clk_hw_register_divider((dev), NULL, (name), NULL, NULL,\t      \\\n\t\t\t\t  (parent_data), (flags), (reg), (shift),     \\\n\t\t\t\t  (width), (clk_divider_flags), (table),      \\\n\t\t\t\t  (lock))\n \n#define devm_clk_hw_register_divider(dev, name, parent_name, flags, reg, shift,    \\\n\t\t\t\twidth, clk_divider_flags, lock)\t\t      \\\n\t__devm_clk_hw_register_divider((dev), NULL, (name), (parent_name), NULL,   \\\n\t\t\t\t  NULL, (flags), (reg), (shift), (width),     \\\n\t\t\t\t  (clk_divider_flags), NULL, (lock))\n \n#define devm_clk_hw_register_divider_parent_hw(dev, name, parent_hw, flags,   \\\n\t\t\t\t\t       reg, shift, width,\t      \\\n\t\t\t\t\t       clk_divider_flags, lock)       \\\n\t__devm_clk_hw_register_divider((dev), NULL, (name), NULL,\t      \\\n\t\t\t\t       (parent_hw), NULL, (flags), (reg),     \\\n\t\t\t\t       (shift), (width), (clk_divider_flags), \\\n\t\t\t\t       NULL, (lock))\n \n#define devm_clk_hw_register_divider_table(dev, name, parent_name, flags,     \\\n\t\t\t\t\t   reg, shift, width,\t\t      \\\n\t\t\t\t\t   clk_divider_flags, table, lock)    \\\n\t__devm_clk_hw_register_divider((dev), NULL, (name), (parent_name),    \\\n\t\t\t\t       NULL, NULL, (flags), (reg), (shift),   \\\n\t\t\t\t       (width), (clk_divider_flags), (table), \\\n\t\t\t\t       (lock))\n\nvoid clk_unregister_divider(struct clk *clk);\nvoid clk_hw_unregister_divider(struct clk_hw *hw);\n\n \nstruct clk_mux {\n\tstruct clk_hw\thw;\n\tvoid __iomem\t*reg;\n\tconst u32\t*table;\n\tu32\t\tmask;\n\tu8\t\tshift;\n\tu8\t\tflags;\n\tspinlock_t\t*lock;\n};\n\n#define to_clk_mux(_hw) container_of(_hw, struct clk_mux, hw)\n\n#define CLK_MUX_INDEX_ONE\t\tBIT(0)\n#define CLK_MUX_INDEX_BIT\t\tBIT(1)\n#define CLK_MUX_HIWORD_MASK\t\tBIT(2)\n#define CLK_MUX_READ_ONLY\t\tBIT(3)  \n#define CLK_MUX_ROUND_CLOSEST\t\tBIT(4)\n#define CLK_MUX_BIG_ENDIAN\t\tBIT(5)\n\nextern const struct clk_ops clk_mux_ops;\nextern const struct clk_ops clk_mux_ro_ops;\n\nstruct clk_hw *__clk_hw_register_mux(struct device *dev, struct device_node *np,\n\t\tconst char *name, u8 num_parents,\n\t\tconst char * const *parent_names,\n\t\tconst struct clk_hw **parent_hws,\n\t\tconst struct clk_parent_data *parent_data,\n\t\tunsigned long flags, void __iomem *reg, u8 shift, u32 mask,\n\t\tu8 clk_mux_flags, const u32 *table, spinlock_t *lock);\nstruct clk_hw *__devm_clk_hw_register_mux(struct device *dev, struct device_node *np,\n\t\tconst char *name, u8 num_parents,\n\t\tconst char * const *parent_names,\n\t\tconst struct clk_hw **parent_hws,\n\t\tconst struct clk_parent_data *parent_data,\n\t\tunsigned long flags, void __iomem *reg, u8 shift, u32 mask,\n\t\tu8 clk_mux_flags, const u32 *table, spinlock_t *lock);\nstruct clk *clk_register_mux_table(struct device *dev, const char *name,\n\t\tconst char * const *parent_names, u8 num_parents,\n\t\tunsigned long flags, void __iomem *reg, u8 shift, u32 mask,\n\t\tu8 clk_mux_flags, const u32 *table, spinlock_t *lock);\n\n#define clk_register_mux(dev, name, parent_names, num_parents, flags, reg,    \\\n\t\t\t shift, width, clk_mux_flags, lock)\t\t      \\\n\tclk_register_mux_table((dev), (name), (parent_names), (num_parents),  \\\n\t\t\t       (flags), (reg), (shift), BIT((width)) - 1,     \\\n\t\t\t       (clk_mux_flags), NULL, (lock))\n#define clk_hw_register_mux_table(dev, name, parent_names, num_parents,\t      \\\n\t\t\t\t  flags, reg, shift, mask, clk_mux_flags,     \\\n\t\t\t\t  table, lock)\t\t\t\t      \\\n\t__clk_hw_register_mux((dev), NULL, (name), (num_parents),\t      \\\n\t\t\t      (parent_names), NULL, NULL, (flags), (reg),     \\\n\t\t\t      (shift), (mask), (clk_mux_flags), (table),      \\\n\t\t\t      (lock))\n#define clk_hw_register_mux_table_parent_data(dev, name, parent_data,\t      \\\n\t\t\t\t  num_parents, flags, reg, shift, mask,\t      \\\n\t\t\t\t  clk_mux_flags, table, lock)\t\t      \\\n\t__clk_hw_register_mux((dev), NULL, (name), (num_parents),\t      \\\n\t\t\t      NULL, NULL, (parent_data), (flags), (reg),      \\\n\t\t\t      (shift), (mask), (clk_mux_flags), (table),      \\\n\t\t\t      (lock))\n#define clk_hw_register_mux(dev, name, parent_names, num_parents, flags, reg, \\\n\t\t\t    shift, width, clk_mux_flags, lock)\t\t      \\\n\t__clk_hw_register_mux((dev), NULL, (name), (num_parents),\t      \\\n\t\t\t      (parent_names), NULL, NULL, (flags), (reg),     \\\n\t\t\t      (shift), BIT((width)) - 1, (clk_mux_flags),     \\\n\t\t\t      NULL, (lock))\n#define clk_hw_register_mux_hws(dev, name, parent_hws, num_parents, flags,    \\\n\t\t\t\treg, shift, width, clk_mux_flags, lock)\t      \\\n\t__clk_hw_register_mux((dev), NULL, (name), (num_parents), NULL,\t      \\\n\t\t\t      (parent_hws), NULL, (flags), (reg), (shift),    \\\n\t\t\t      BIT((width)) - 1, (clk_mux_flags), NULL, (lock))\n#define clk_hw_register_mux_parent_data(dev, name, parent_data, num_parents,  \\\n\t\t\t\t\tflags, reg, shift, width,\t      \\\n\t\t\t\t\tclk_mux_flags, lock)\t\t      \\\n\t__clk_hw_register_mux((dev), NULL, (name), (num_parents), NULL, NULL, \\\n\t\t\t      (parent_data), (flags), (reg), (shift),\t      \\\n\t\t\t      BIT((width)) - 1, (clk_mux_flags), NULL, (lock))\n#define clk_hw_register_mux_parent_data_table(dev, name, parent_data,\t      \\\n\t\t\t\t\t      num_parents, flags, reg, shift, \\\n\t\t\t\t\t      width, clk_mux_flags, table,    \\\n\t\t\t\t\t      lock)\t\t\t      \\\n\t__clk_hw_register_mux((dev), NULL, (name), (num_parents), NULL, NULL, \\\n\t\t\t      (parent_data), (flags), (reg), (shift),\t      \\\n\t\t\t      BIT((width)) - 1, (clk_mux_flags), table, (lock))\n#define devm_clk_hw_register_mux(dev, name, parent_names, num_parents, flags, reg, \\\n\t\t\t    shift, width, clk_mux_flags, lock)\t\t      \\\n\t__devm_clk_hw_register_mux((dev), NULL, (name), (num_parents),\t      \\\n\t\t\t      (parent_names), NULL, NULL, (flags), (reg),     \\\n\t\t\t      (shift), BIT((width)) - 1, (clk_mux_flags),     \\\n\t\t\t      NULL, (lock))\n#define devm_clk_hw_register_mux_parent_hws(dev, name, parent_hws,\t      \\\n\t\t\t\t\t    num_parents, flags, reg, shift,   \\\n\t\t\t\t\t    width, clk_mux_flags, lock)       \\\n\t__devm_clk_hw_register_mux((dev), NULL, (name), (num_parents), NULL,  \\\n\t\t\t\t   (parent_hws), NULL, (flags), (reg),        \\\n\t\t\t\t   (shift), BIT((width)) - 1,\t\t      \\\n\t\t\t\t   (clk_mux_flags), NULL, (lock))\n#define devm_clk_hw_register_mux_parent_data_table(dev, name, parent_data,    \\\n\t\t\t\t\t      num_parents, flags, reg, shift, \\\n\t\t\t\t\t      width, clk_mux_flags, table,    \\\n\t\t\t\t\t      lock)\t\t\t      \\\n\t__devm_clk_hw_register_mux((dev), NULL, (name), (num_parents), NULL,  \\\n\t\t\t      NULL, (parent_data), (flags), (reg), (shift),   \\\n\t\t\t      BIT((width)) - 1, (clk_mux_flags), table, (lock))\n\nint clk_mux_val_to_index(struct clk_hw *hw, const u32 *table, unsigned int flags,\n\t\t\t unsigned int val);\nunsigned int clk_mux_index_to_val(const u32 *table, unsigned int flags, u8 index);\n\nvoid clk_unregister_mux(struct clk *clk);\nvoid clk_hw_unregister_mux(struct clk_hw *hw);\n\nvoid of_fixed_factor_clk_setup(struct device_node *node);\n\n \n\nstruct clk_fixed_factor {\n\tstruct clk_hw\thw;\n\tunsigned int\tmult;\n\tunsigned int\tdiv;\n};\n\n#define to_clk_fixed_factor(_hw) container_of(_hw, struct clk_fixed_factor, hw)\n\nextern const struct clk_ops clk_fixed_factor_ops;\nstruct clk *clk_register_fixed_factor(struct device *dev, const char *name,\n\t\tconst char *parent_name, unsigned long flags,\n\t\tunsigned int mult, unsigned int div);\nvoid clk_unregister_fixed_factor(struct clk *clk);\nstruct clk_hw *clk_hw_register_fixed_factor(struct device *dev,\n\t\tconst char *name, const char *parent_name, unsigned long flags,\n\t\tunsigned int mult, unsigned int div);\nvoid clk_hw_unregister_fixed_factor(struct clk_hw *hw);\nstruct clk_hw *devm_clk_hw_register_fixed_factor(struct device *dev,\n\t\tconst char *name, const char *parent_name, unsigned long flags,\n\t\tunsigned int mult, unsigned int div);\nstruct clk_hw *devm_clk_hw_register_fixed_factor_index(struct device *dev,\n\t\tconst char *name, unsigned int index, unsigned long flags,\n\t\tunsigned int mult, unsigned int div);\n\nstruct clk_hw *devm_clk_hw_register_fixed_factor_parent_hw(struct device *dev,\n\t\tconst char *name, const struct clk_hw *parent_hw,\n\t\tunsigned long flags, unsigned int mult, unsigned int div);\n\nstruct clk_hw *clk_hw_register_fixed_factor_parent_hw(struct device *dev,\n\t\tconst char *name, const struct clk_hw *parent_hw,\n\t\tunsigned long flags, unsigned int mult, unsigned int div);\n \nstruct clk_fractional_divider {\n\tstruct clk_hw\thw;\n\tvoid __iomem\t*reg;\n\tu8\t\tmshift;\n\tu8\t\tmwidth;\n\tu8\t\tnshift;\n\tu8\t\tnwidth;\n\tu8\t\tflags;\n\tvoid\t\t(*approximation)(struct clk_hw *hw,\n\t\t\t\tunsigned long rate, unsigned long *parent_rate,\n\t\t\t\tunsigned long *m, unsigned long *n);\n\tspinlock_t\t*lock;\n};\n\n#define to_clk_fd(_hw) container_of(_hw, struct clk_fractional_divider, hw)\n\n#define CLK_FRAC_DIVIDER_ZERO_BASED\t\tBIT(0)\n#define CLK_FRAC_DIVIDER_BIG_ENDIAN\t\tBIT(1)\n#define CLK_FRAC_DIVIDER_POWER_OF_TWO_PS\tBIT(2)\n\nstruct clk *clk_register_fractional_divider(struct device *dev,\n\t\tconst char *name, const char *parent_name, unsigned long flags,\n\t\tvoid __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth,\n\t\tu8 clk_divider_flags, spinlock_t *lock);\nstruct clk_hw *clk_hw_register_fractional_divider(struct device *dev,\n\t\tconst char *name, const char *parent_name, unsigned long flags,\n\t\tvoid __iomem *reg, u8 mshift, u8 mwidth, u8 nshift, u8 nwidth,\n\t\tu8 clk_divider_flags, spinlock_t *lock);\nvoid clk_hw_unregister_fractional_divider(struct clk_hw *hw);\n\n \nstruct clk_multiplier {\n\tstruct clk_hw\thw;\n\tvoid __iomem\t*reg;\n\tu8\t\tshift;\n\tu8\t\twidth;\n\tu8\t\tflags;\n\tspinlock_t\t*lock;\n};\n\n#define to_clk_multiplier(_hw) container_of(_hw, struct clk_multiplier, hw)\n\n#define CLK_MULTIPLIER_ZERO_BYPASS\tBIT(0)\n#define CLK_MULTIPLIER_ROUND_CLOSEST\tBIT(1)\n#define CLK_MULTIPLIER_BIG_ENDIAN\tBIT(2)\n\nextern const struct clk_ops clk_multiplier_ops;\n\n \nstruct clk_composite {\n\tstruct clk_hw\thw;\n\tstruct clk_ops\tops;\n\n\tstruct clk_hw\t*mux_hw;\n\tstruct clk_hw\t*rate_hw;\n\tstruct clk_hw\t*gate_hw;\n\n\tconst struct clk_ops\t*mux_ops;\n\tconst struct clk_ops\t*rate_ops;\n\tconst struct clk_ops\t*gate_ops;\n};\n\n#define to_clk_composite(_hw) container_of(_hw, struct clk_composite, hw)\n\nstruct clk *clk_register_composite(struct device *dev, const char *name,\n\t\tconst char * const *parent_names, int num_parents,\n\t\tstruct clk_hw *mux_hw, const struct clk_ops *mux_ops,\n\t\tstruct clk_hw *rate_hw, const struct clk_ops *rate_ops,\n\t\tstruct clk_hw *gate_hw, const struct clk_ops *gate_ops,\n\t\tunsigned long flags);\nstruct clk *clk_register_composite_pdata(struct device *dev, const char *name,\n\t\tconst struct clk_parent_data *parent_data, int num_parents,\n\t\tstruct clk_hw *mux_hw, const struct clk_ops *mux_ops,\n\t\tstruct clk_hw *rate_hw, const struct clk_ops *rate_ops,\n\t\tstruct clk_hw *gate_hw, const struct clk_ops *gate_ops,\n\t\tunsigned long flags);\nvoid clk_unregister_composite(struct clk *clk);\nstruct clk_hw *clk_hw_register_composite(struct device *dev, const char *name,\n\t\tconst char * const *parent_names, int num_parents,\n\t\tstruct clk_hw *mux_hw, const struct clk_ops *mux_ops,\n\t\tstruct clk_hw *rate_hw, const struct clk_ops *rate_ops,\n\t\tstruct clk_hw *gate_hw, const struct clk_ops *gate_ops,\n\t\tunsigned long flags);\nstruct clk_hw *clk_hw_register_composite_pdata(struct device *dev,\n\t\tconst char *name,\n\t\tconst struct clk_parent_data *parent_data, int num_parents,\n\t\tstruct clk_hw *mux_hw, const struct clk_ops *mux_ops,\n\t\tstruct clk_hw *rate_hw, const struct clk_ops *rate_ops,\n\t\tstruct clk_hw *gate_hw, const struct clk_ops *gate_ops,\n\t\tunsigned long flags);\nstruct clk_hw *devm_clk_hw_register_composite_pdata(struct device *dev,\n\t\tconst char *name, const struct clk_parent_data *parent_data,\n\t\tint num_parents,\n\t\tstruct clk_hw *mux_hw, const struct clk_ops *mux_ops,\n\t\tstruct clk_hw *rate_hw, const struct clk_ops *rate_ops,\n\t\tstruct clk_hw *gate_hw, const struct clk_ops *gate_ops,\n\t\tunsigned long flags);\nvoid clk_hw_unregister_composite(struct clk_hw *hw);\n\nstruct clk *clk_register(struct device *dev, struct clk_hw *hw);\nstruct clk *devm_clk_register(struct device *dev, struct clk_hw *hw);\n\nint __must_check clk_hw_register(struct device *dev, struct clk_hw *hw);\nint __must_check devm_clk_hw_register(struct device *dev, struct clk_hw *hw);\nint __must_check of_clk_hw_register(struct device_node *node, struct clk_hw *hw);\n\nvoid clk_unregister(struct clk *clk);\n\nvoid clk_hw_unregister(struct clk_hw *hw);\n\n \nconst char *__clk_get_name(const struct clk *clk);\nconst char *clk_hw_get_name(const struct clk_hw *hw);\n#ifdef CONFIG_COMMON_CLK\nstruct clk_hw *__clk_get_hw(struct clk *clk);\n#else\nstatic inline struct clk_hw *__clk_get_hw(struct clk *clk)\n{\n\treturn (struct clk_hw *)clk;\n}\n#endif\n\nstruct clk *clk_hw_get_clk(struct clk_hw *hw, const char *con_id);\nstruct clk *devm_clk_hw_get_clk(struct device *dev, struct clk_hw *hw,\n\t\t\t\tconst char *con_id);\n\nunsigned int clk_hw_get_num_parents(const struct clk_hw *hw);\nstruct clk_hw *clk_hw_get_parent(const struct clk_hw *hw);\nstruct clk_hw *clk_hw_get_parent_by_index(const struct clk_hw *hw,\n\t\t\t\t\t  unsigned int index);\nint clk_hw_get_parent_index(struct clk_hw *hw);\nint clk_hw_set_parent(struct clk_hw *hw, struct clk_hw *new_parent);\nunsigned int __clk_get_enable_count(struct clk *clk);\nunsigned long clk_hw_get_rate(const struct clk_hw *hw);\nunsigned long clk_hw_get_flags(const struct clk_hw *hw);\n#define clk_hw_can_set_rate_parent(hw) \\\n\t(clk_hw_get_flags((hw)) & CLK_SET_RATE_PARENT)\n\nbool clk_hw_is_prepared(const struct clk_hw *hw);\nbool clk_hw_rate_is_protected(const struct clk_hw *hw);\nbool clk_hw_is_enabled(const struct clk_hw *hw);\nbool __clk_is_enabled(struct clk *clk);\nstruct clk *__clk_lookup(const char *name);\nint __clk_mux_determine_rate(struct clk_hw *hw,\n\t\t\t     struct clk_rate_request *req);\nint __clk_determine_rate(struct clk_hw *core, struct clk_rate_request *req);\nint __clk_mux_determine_rate_closest(struct clk_hw *hw,\n\t\t\t\t     struct clk_rate_request *req);\nint clk_mux_determine_rate_flags(struct clk_hw *hw,\n\t\t\t\t struct clk_rate_request *req,\n\t\t\t\t unsigned long flags);\nint clk_hw_determine_rate_no_reparent(struct clk_hw *hw,\n\t\t\t\t      struct clk_rate_request *req);\nvoid clk_hw_reparent(struct clk_hw *hw, struct clk_hw *new_parent);\nvoid clk_hw_get_rate_range(struct clk_hw *hw, unsigned long *min_rate,\n\t\t\t   unsigned long *max_rate);\nvoid clk_hw_set_rate_range(struct clk_hw *hw, unsigned long min_rate,\n\t\t\t   unsigned long max_rate);\n\nstatic inline void __clk_hw_set_clk(struct clk_hw *dst, struct clk_hw *src)\n{\n\tdst->clk = src->clk;\n\tdst->core = src->core;\n}\n\nstatic inline long divider_round_rate(struct clk_hw *hw, unsigned long rate,\n\t\t\t\t      unsigned long *prate,\n\t\t\t\t      const struct clk_div_table *table,\n\t\t\t\t      u8 width, unsigned long flags)\n{\n\treturn divider_round_rate_parent(hw, clk_hw_get_parent(hw),\n\t\t\t\t\t rate, prate, table, width, flags);\n}\n\nstatic inline long divider_ro_round_rate(struct clk_hw *hw, unsigned long rate,\n\t\t\t\t\t unsigned long *prate,\n\t\t\t\t\t const struct clk_div_table *table,\n\t\t\t\t\t u8 width, unsigned long flags,\n\t\t\t\t\t unsigned int val)\n{\n\treturn divider_ro_round_rate_parent(hw, clk_hw_get_parent(hw),\n\t\t\t\t\t    rate, prate, table, width, flags,\n\t\t\t\t\t    val);\n}\n\n \nunsigned long clk_hw_round_rate(struct clk_hw *hw, unsigned long rate);\n\nstruct clk_onecell_data {\n\tstruct clk **clks;\n\tunsigned int clk_num;\n};\n\nstruct clk_hw_onecell_data {\n\tunsigned int num;\n\tstruct clk_hw *hws[] __counted_by(num);\n};\n\n#define CLK_OF_DECLARE(name, compat, fn) \\\n\tstatic void __init __##name##_of_clk_init_declare(struct device_node *np) \\\n\t{\t\t\t\t\t\t\t\t\\\n\t\tfn(np);\t\t\t\t\t\t\t\\\n\t\tfwnode_dev_initialized(of_fwnode_handle(np), true);\t\\\n\t}\t\t\t\t\t\t\t\t\\\n\tOF_DECLARE_1(clk, name, compat, __##name##_of_clk_init_declare)\n\n \n#define CLK_OF_DECLARE_DRIVER(name, compat, fn) \\\n\tstatic void __init name##_of_clk_init_driver(struct device_node *np) \\\n\t{\t\t\t\t\t\t\t\t\\\n\t\tof_node_clear_flag(np, OF_POPULATED);\t\t\t\\\n\t\tfn(np);\t\t\t\t\t\t\t\\\n\t}\t\t\t\t\t\t\t\t\\\n\tOF_DECLARE_1(clk, name, compat, name##_of_clk_init_driver)\n\n#define CLK_HW_INIT(_name, _parent, _ops, _flags)\t\t\\\n\t(&(struct clk_init_data) {\t\t\t\t\\\n\t\t.flags\t\t= _flags,\t\t\t\\\n\t\t.name\t\t= _name,\t\t\t\\\n\t\t.parent_names\t= (const char *[]) { _parent },\t\\\n\t\t.num_parents\t= 1,\t\t\t\t\\\n\t\t.ops\t\t= _ops,\t\t\t\t\\\n\t})\n\n#define CLK_HW_INIT_HW(_name, _parent, _ops, _flags)\t\t\t\\\n\t(&(struct clk_init_data) {\t\t\t\t\t\\\n\t\t.flags\t\t= _flags,\t\t\t\t\\\n\t\t.name\t\t= _name,\t\t\t\t\\\n\t\t.parent_hws\t= (const struct clk_hw*[]) { _parent },\t\\\n\t\t.num_parents\t= 1,\t\t\t\t\t\\\n\t\t.ops\t\t= _ops,\t\t\t\t\t\\\n\t})\n\n \n#define CLK_HW_INIT_HWS(_name, _parent, _ops, _flags)\t\t\t\\\n\t(&(struct clk_init_data) {\t\t\t\t\t\\\n\t\t.flags\t\t= _flags,\t\t\t\t\\\n\t\t.name\t\t= _name,\t\t\t\t\\\n\t\t.parent_hws\t= _parent,\t\t\t\t\\\n\t\t.num_parents\t= 1,\t\t\t\t\t\\\n\t\t.ops\t\t= _ops,\t\t\t\t\t\\\n\t})\n\n#define CLK_HW_INIT_FW_NAME(_name, _parent, _ops, _flags)\t\t\\\n\t(&(struct clk_init_data) {\t\t\t\t\t\\\n\t\t.flags\t\t= _flags,\t\t\t\t\\\n\t\t.name\t\t= _name,\t\t\t\t\\\n\t\t.parent_data\t= (const struct clk_parent_data[]) {\t\\\n\t\t\t\t\t{ .fw_name = _parent },\t\t\\\n\t\t\t\t  },\t\t\t\t\t\\\n\t\t.num_parents\t= 1,\t\t\t\t\t\\\n\t\t.ops\t\t= _ops,\t\t\t\t\t\\\n\t})\n\n#define CLK_HW_INIT_PARENTS(_name, _parents, _ops, _flags)\t\\\n\t(&(struct clk_init_data) {\t\t\t\t\\\n\t\t.flags\t\t= _flags,\t\t\t\\\n\t\t.name\t\t= _name,\t\t\t\\\n\t\t.parent_names\t= _parents,\t\t\t\\\n\t\t.num_parents\t= ARRAY_SIZE(_parents),\t\t\\\n\t\t.ops\t\t= _ops,\t\t\t\t\\\n\t})\n\n#define CLK_HW_INIT_PARENTS_HW(_name, _parents, _ops, _flags)\t\\\n\t(&(struct clk_init_data) {\t\t\t\t\\\n\t\t.flags\t\t= _flags,\t\t\t\\\n\t\t.name\t\t= _name,\t\t\t\\\n\t\t.parent_hws\t= _parents,\t\t\t\\\n\t\t.num_parents\t= ARRAY_SIZE(_parents),\t\t\\\n\t\t.ops\t\t= _ops,\t\t\t\t\\\n\t})\n\n#define CLK_HW_INIT_PARENTS_DATA(_name, _parents, _ops, _flags)\t\\\n\t(&(struct clk_init_data) {\t\t\t\t\\\n\t\t.flags\t\t= _flags,\t\t\t\\\n\t\t.name\t\t= _name,\t\t\t\\\n\t\t.parent_data\t= _parents,\t\t\t\\\n\t\t.num_parents\t= ARRAY_SIZE(_parents),\t\t\\\n\t\t.ops\t\t= _ops,\t\t\t\t\\\n\t})\n\n#define CLK_HW_INIT_NO_PARENT(_name, _ops, _flags)\t\\\n\t(&(struct clk_init_data) {\t\t\t\\\n\t\t.flags          = _flags,\t\t\\\n\t\t.name           = _name,\t\t\\\n\t\t.parent_names   = NULL,\t\t\t\\\n\t\t.num_parents    = 0,\t\t\t\\\n\t\t.ops            = _ops,\t\t\t\\\n\t})\n\n#define CLK_FIXED_FACTOR(_struct, _name, _parent,\t\t\t\\\n\t\t\t_div, _mult, _flags)\t\t\t\t\\\n\tstruct clk_fixed_factor _struct = {\t\t\t\t\\\n\t\t.div\t\t= _div,\t\t\t\t\t\\\n\t\t.mult\t\t= _mult,\t\t\t\t\\\n\t\t.hw.init\t= CLK_HW_INIT(_name,\t\t\t\\\n\t\t\t\t\t      _parent,\t\t\t\\\n\t\t\t\t\t      &clk_fixed_factor_ops,\t\\\n\t\t\t\t\t      _flags),\t\t\t\\\n\t}\n\n#define CLK_FIXED_FACTOR_HW(_struct, _name, _parent,\t\t\t\\\n\t\t\t    _div, _mult, _flags)\t\t\t\\\n\tstruct clk_fixed_factor _struct = {\t\t\t\t\\\n\t\t.div\t\t= _div,\t\t\t\t\t\\\n\t\t.mult\t\t= _mult,\t\t\t\t\\\n\t\t.hw.init\t= CLK_HW_INIT_HW(_name,\t\t\t\\\n\t\t\t\t\t\t _parent,\t\t\\\n\t\t\t\t\t\t &clk_fixed_factor_ops,\t\\\n\t\t\t\t\t\t _flags),\t\t\\\n\t}\n\n \n#define CLK_FIXED_FACTOR_HWS(_struct, _name, _parent,\t\t\t\\\n\t\t\t     _div, _mult, _flags)\t\t\t\\\n\tstruct clk_fixed_factor _struct = {\t\t\t\t\\\n\t\t.div\t\t= _div,\t\t\t\t\t\\\n\t\t.mult\t\t= _mult,\t\t\t\t\\\n\t\t.hw.init\t= CLK_HW_INIT_HWS(_name,\t\t\\\n\t\t\t\t\t\t  _parent,\t\t\\\n\t\t\t\t\t\t  &clk_fixed_factor_ops, \\\n\t\t\t\t\t\t  _flags),\t\\\n\t}\n\n#define CLK_FIXED_FACTOR_FW_NAME(_struct, _name, _parent,\t\t\\\n\t\t\t\t _div, _mult, _flags)\t\t\t\\\n\tstruct clk_fixed_factor _struct = {\t\t\t\t\\\n\t\t.div\t\t= _div,\t\t\t\t\t\\\n\t\t.mult\t\t= _mult,\t\t\t\t\\\n\t\t.hw.init\t= CLK_HW_INIT_FW_NAME(_name,\t\t\\\n\t\t\t\t\t\t      _parent,\t\t\\\n\t\t\t\t\t\t      &clk_fixed_factor_ops, \\\n\t\t\t\t\t\t      _flags),\t\t\\\n\t}\n\n#ifdef CONFIG_OF\nint of_clk_add_provider(struct device_node *np,\n\t\t\tstruct clk *(*clk_src_get)(struct of_phandle_args *args,\n\t\t\t\t\t\t   void *data),\n\t\t\tvoid *data);\nint of_clk_add_hw_provider(struct device_node *np,\n\t\t\t   struct clk_hw *(*get)(struct of_phandle_args *clkspec,\n\t\t\t\t\t\t void *data),\n\t\t\t   void *data);\nint devm_of_clk_add_hw_provider(struct device *dev,\n\t\t\t   struct clk_hw *(*get)(struct of_phandle_args *clkspec,\n\t\t\t\t\t\t void *data),\n\t\t\t   void *data);\nvoid of_clk_del_provider(struct device_node *np);\n\nstruct clk *of_clk_src_simple_get(struct of_phandle_args *clkspec,\n\t\t\t\t  void *data);\nstruct clk_hw *of_clk_hw_simple_get(struct of_phandle_args *clkspec,\n\t\t\t\t    void *data);\nstruct clk *of_clk_src_onecell_get(struct of_phandle_args *clkspec, void *data);\nstruct clk_hw *of_clk_hw_onecell_get(struct of_phandle_args *clkspec,\n\t\t\t\t     void *data);\nint of_clk_parent_fill(struct device_node *np, const char **parents,\n\t\t       unsigned int size);\nint of_clk_detect_critical(struct device_node *np, int index,\n\t\t\t    unsigned long *flags);\n\n#else  \n\nstatic inline int of_clk_add_provider(struct device_node *np,\n\t\t\tstruct clk *(*clk_src_get)(struct of_phandle_args *args,\n\t\t\t\t\t\t   void *data),\n\t\t\tvoid *data)\n{\n\treturn 0;\n}\nstatic inline int of_clk_add_hw_provider(struct device_node *np,\n\t\t\tstruct clk_hw *(*get)(struct of_phandle_args *clkspec,\n\t\t\t\t\t      void *data),\n\t\t\tvoid *data)\n{\n\treturn 0;\n}\nstatic inline int devm_of_clk_add_hw_provider(struct device *dev,\n\t\t\t   struct clk_hw *(*get)(struct of_phandle_args *clkspec,\n\t\t\t\t\t\t void *data),\n\t\t\t   void *data)\n{\n\treturn 0;\n}\nstatic inline void of_clk_del_provider(struct device_node *np) {}\n\nstatic inline struct clk *of_clk_src_simple_get(\n\tstruct of_phandle_args *clkspec, void *data)\n{\n\treturn ERR_PTR(-ENOENT);\n}\nstatic inline struct clk_hw *\nof_clk_hw_simple_get(struct of_phandle_args *clkspec, void *data)\n{\n\treturn ERR_PTR(-ENOENT);\n}\nstatic inline struct clk *of_clk_src_onecell_get(\n\tstruct of_phandle_args *clkspec, void *data)\n{\n\treturn ERR_PTR(-ENOENT);\n}\nstatic inline struct clk_hw *\nof_clk_hw_onecell_get(struct of_phandle_args *clkspec, void *data)\n{\n\treturn ERR_PTR(-ENOENT);\n}\nstatic inline int of_clk_parent_fill(struct device_node *np,\n\t\t\t\t     const char **parents, unsigned int size)\n{\n\treturn 0;\n}\nstatic inline int of_clk_detect_critical(struct device_node *np, int index,\n\t\t\t\t\t  unsigned long *flags)\n{\n\treturn 0;\n}\n#endif  \n\nvoid clk_gate_restore_context(struct clk_hw *hw);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}