{
 "id": "926330",
 "text": "The following is a partial list of Intel Xeon microprocessors. Processors built using 45 nm to 22 nm process nodes are included. == Xeons (45 nm) == === \"Lynnfield\" === * Based on Nehalem microarchitecture * Uni-processor only * All models except X3430 support Hyper-Threading All models support: MMX, XD bit, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, x64, SpeedStep, Turbo Boost, Smart Cache, VT-x, EPT, VT-d, TXT, ECC * Die size: 296 mm2 * Steppings: B1 ==== Xeon 3400 series (1P) ==== Model number sSpec number Frequency Turbo Cores L2 cache L3 cache I/O bus Mult. Memory Voltage TDP Socket style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Bloomfield\" === * Based on Nehalem microarchitecture * Uni- processor only * All models support: MMX, XD bit, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, x64, SpeedStep, Smart Cache, VT-x, EPT, ECC * Quad Core models support: Hyper-Threading, Turbo Boost * Die size: 263 mm2 * Steppings: D0 ==== Xeon 3500 series (1P) ==== Model number sSpec number Frequency Turbo Cores L2 cache L3 cache I/O bus Mult. Memory Voltage TDP Socket style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Gainestown\" === * Based on Nehalem microarchitecture * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, Demand-Based Switching (Intel's Server EIST), Intel 64, XD bit (an NX bit implementation), Intel VT-x, Intel EPT, Intel VT-d, Intel VT-c, Intel x8 SDDC * All models support: Hyper-Threading, Turbo Boost except E5502, E5503, E5504, E5506, L5506, E5507 * All models support dual-processor configurations * Die size: 263 mm2 * Steppings: D0 ==== Xeon 5500 series (2P) ==== Model number sSpec number Frequency Turbo Cores L2 cache L3 cache I/O bus Mult. Memory Voltage TDP Socket style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Jasper Forest\" === * Based on Nehalem microarchitecture * Uni-processor and Dual-processor * LC3528 supports: Hyper-Threading, Turbo Boost * All models support: MMX, XD bit, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, x64, SpeedStep, Smart Cache, VT-x, EPT, VT-d, ECC * C5500 series models support Intel x8 SDDC'' * LC5518, LC5528 and EC5549 support: Hyper- Threading, Turbo Boost * Die size: 263 mm2 * Steppings: B0 * Designed for embedded applications ==== Xeon C3500 series (1P) ==== Model number sSpec number Frequency Turbo Cores L2 cache L3 cache I/O bus Mult. Memory Voltage TDP Socket style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==== Xeon C5500 series (2P) ==== Model number sSpec number Frequency Turbo Cores L2 cache L3 cache I/O bus Mult. Memory Voltage TDP Socket style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Beckton\" === * Based on Nehalem microarchitecture * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Intel VT-c, Intel x8 SDDC, Turbo Boost, Smart Cache, Hyper-Threading except X7542 * 65xx models support single- and dual-processor configurations, while 75xx models support up to 8-processor configurations * Transistors: 2.3 billion * Die size: 684 mm2 * Steppings: D0 ==== Xeon 6500 series (2P) ==== ==== Xeon 7500 series (8P) ==== Model number sSpec number Frequency Turbo Cores L2 cache L3 cache I/O bus Mult. Memory Voltage TDP Socket style=\"text-align:right;\" Release date Part number(s) Release price (USD) == Xeons (32 nm) == === \"Clarkdale\" === * Multi-chip package with dual core CPU die and traditional North Bridge attached via internal FSB * CPU cores based on Westmere microarchitecture * Uni-processor only * L3406 supports Hyper-Threading, Turbo Boost * All models support: MMX, XD bit, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, x64, SpeedStep, Smart Cache, VT-x, EPT, VT-d, TXT, ECC * Die size: 81 mm2 (CPU component) * Steppings: C2 ==== Xeon 3400 series (1P) ==== Model number sSpec number Frequency Turbo GPU frequency Cores L2 cache L3 cache I/O bus Mult. Memory Voltage TDP Socket style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Gulftown\" === * Based on Westmere microarchitecture * Uniprocessor-only systems * All models support: Hyper-Threading * All models support: MMX, XD bit, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, x64, AES-NI, SpeedStep, Turbo Boost, Smart Cache, VT-x, EPT, VT-d, TXT, ECC * Die size: 240 mm2 * Steppings: B1 ==== Xeon 3600 series (1P) ==== Model number sSpec number Frequency Turbo Cores L2 cache L3 cache I/O bus Mult. Memory Voltage TDP Socket style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Westmere EP\" === * Based on Westmere microarchitecture * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Intel VT-c, Intel x8 SDDC, AES-NI, Smart Cache, Hyper-Threading, Turbo Boost except E5603, E5606, E5607, L5609 * Dual- socket configurations supported * Die size: 240 mm2 * Steppings: B1 ==== Xeon 5600 series (2P) ==== Model number sSpec number Frequency Turbo Cores L2 cache L3 cache I/O bus Mult. Memory Voltage TDP Socket style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Westmere EX\" === * Based on Westmere microarchitecture. * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Intel VT-c, Intel DDDC, Hyper-threading (except E7-8837), Turbo Boost, AES-NI, Smart Cache. * 2800 series support uni- processor and dual-processor configurations * 4800 series support up to four- processor configurations * 8800 series support up to eight-processor configurations. * Transistors: 2.6 billion * Die size: 513 mm2 * Steppings: A2 ==== Xeon series (2P) ==== ==== Xeon series (4P) ==== ==== Xeon series (8P) ==== Model number sSpec number Frequency Turbo Cores L2 cache L3 cache I/O bus Mult. Memory Voltage TDP Socket style=\"text-align:right;\" Release date Part number(s) Release price (USD) == Xeons (32 nm) == === \"Gladden\" === * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Hyper-threading, AES-NI. * All models support uni-processor configurations only. * Die size:216 mm2 * Steppings: D2 ==== Xeon ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Sandy Bridge\" === * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Hyper-threading (except E3-1220 and E3-1225), Turbo Boost, AES-NI, Smart Cache. * All models support uni-processor configurations only. * Intel HD Graphics P3000 uses drivers that are optimized and certified for professional applications, similar to Nvidia Quadro and AMD FirePro products. * Die size: D2: 216 mm2, Q0: 131 mm2 * Steppings: D2, Q0 ==== Xeon (1P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache GPU model GPU frequency TDP Socket I/O bus style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Sandy Bridge EN\" === * Based on Sandy Bridge-E CPU. * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Intel VT-c, Intel x8 SDDC, Hyper-threading (except E5-2403 and E5-2407), Turbo Boost (except E5-1428L, E5-2403 and E5-2407), AES-NI, Smart Cache. ==== Xeon (1P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==== Xeon (2P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Sandy Bridge EP\" === * Based on Sandy Bridge microarchitecture. * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Intel VT-c, Intel x8 SDDC, Hyper-threading (except E5-1603, E5-1607, E5-2603, E5-2609 and E5-4617), Turbo Boost (except E5-1603, E5-1607, E5-2603, E5-2609, E5-4603 and E5-4607), AES-NI, Smart Cache. ==== Xeon (1P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==== Xeon (2P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==== Xeon (4P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) == Xeons (22 nm) == === \"Gladden\" === * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Hyper-threading, AES-NI. * All models support uni-processor configurations only. * Die size: 160 mm2 * Steppings: E1 ==== Xeon (1P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Ivy Bridge\" === * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, F16C, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Hyper-threading (except E3-1220 v2 and E3-1225 v2), Turbo Boost, AES-NI, Smart Cache, ECC * Transistors: 1.4 billion (E1 die) * Die size: 160 mm2 (E1) * All models support uni-processor configurations only. * Intel HD Graphics P4000 uses drivers that are optimized and certified for certian professional applications. ==== Xeon (1P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache GPU model GPU frequency TDP Socket I/O bus style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Ivy Bridge EN\" === * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, F16C, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Intel VT-c, Intel x8 SDDC, Hyper-threading (except E5-2403 v2 and E5-2407 v2), Turbo Boost (except E5-2403 v2, E5-2407 v2 and E5-2418L v2), AES-NI, Smart Cache. * Support for up to six DIMMs of DDR3 memory per CPU socket. ==== Xeon (1P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==== Xeon (2P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Ivy Bridge EP\" === * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, F16C, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Intel VT-c, Intel x8 SDDC, Hyper-threading (except E5-1607 v2, E5-2603 v2, E5-2609 v2 and E5-4627 v2), Turbo Boost (except E5-1607 v2, E5-2603 v2, E5-2609 v2, E5-2618L v2, E5-4603 v2 and E5-4607 v2), AES-NI, Smart Cache. * Support for up to 12 DIMMs of DDR3 memory per CPU socket. ==== Xeon (1P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==== Xeon (2P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==== Xeon (4P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Ivy Bridge EX\" === * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, F16C, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Intel VT-c, Intel x8 SDDC, Hyper-threading (except E7-8857 v2), Turbo Boost (except E7-4809 v2), AES-NI, Smart Cache. * Support for up to 24 DIMMs of DDR3 memory per CPU socket. ==== (2P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==== Xeon (4P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==== Xeon (8P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) == Xeons (22 nm) == === \"Haswell WS\" === * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2, FMA3, F16C, BMI1 (Bit Manipulation Instructions1), BMI2, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel vPro, Intel VT-x, Intel VT-d, Turbo Boost 2.0, AES-NI, Smart Cache, TSX, ECC, Intel x8 SDDC * Hyper-threading (except E3-1220 v3, E3-1225 v3 and E3-1226 v3) ==== Xeon (1P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache GPU model GPU frequency TDP Socket I/O bus style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Haswell EN\" === * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, F16C, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), TXT, Intel VT-x, Intel EPT, Intel VT-d, Intel VT-c, Intel x8 SDDC, Hyper-threading, Turbo Boost (except E5-2408 v3 and E5-2418L v3), AES-NI, Smart Cache. * Support for up to six DIMMs of DDR3 memory per CPU socket. ==== Xeon (1P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==== Xeon (2P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Haswell EP\" === * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2, FMA3, F16C, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), Intel VT-x, Intel EPT, Intel VT-d, Hyper-threading (except E5-1603 v3, E5-1607 v3, E5-2603 v3, E5-2609 v3, E5-2628 v3, E5-2663 v3, E5-2685 v3 and E5-4627 v3), Turbo Boost 2.0 (except E5-1603 v3, E5-1607 v3, E5-2603 v3, E5-2608L v3, E5-2609 v3 and E5-4610 v3), AES-NI, Smart Cache. * Transistors: 2.60 billion (LCC die, 8 physical cores), 3.84 billion (MCC die, 12 physical cores), 5.69 billion (HCC die, 18 physical cores) * Die size: 354 mm2 (LCC), 492 mm2 (MCC), 662 mm2 (HCC) * Support for up to 12 DIMMs of DDR4 memory per CPU socket (E5-2629 v3, 2649 v3 and 2669 v3 also support DDR3 memory). ==== Xeon (1P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==== Xeon (2P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==== Xeon (4P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) === \"Haswell EX\" === * All models support: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2, FMA3, F16C, Enhanced Intel SpeedStep Technology (EIST), Intel 64, XD bit (an NX bit implementation), Intel VT-x, Intel VT-d, Hyper-threading, Turbo Boost 2.0 (except E7-4809 v3 and 4820 v3), AES-NI, Smart Cache. * Transistors: 5.69 billion (HCC die, 18 physical cores) * Die size: 662 mm2 (HCC) * Support for up to 24 DIMMs of DDR3 or DDR4 memory per CPU socket. ==== Xeon (4P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==== Xeon series (8P) ==== Model number sSpec number Cores Frequency Turbo L2 cache L3 cache TDP Socket I/O bus Memory style=\"text-align:right;\" Release date Part number(s) Release price (USD) ==Related pages== * List of Xeon microprocessors (14 nm and smaller) ==References== Category:Computer hardware Category:Computer-related lists",
 "title": "List of Xeon microprocessors (45 to 22 nm)"
}