{/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time62/counter_up_down_load_nbit.v} {1 {vlog -work work -stats=none {/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time62/counter_up_down_load_nbit.v}
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module counter_up_down_load_nbit
-- Compiling module tb_counter_up_down_load_nbit

Top level modules:
	tb_counter_up_down_load_nbit

} {} {}}
