// Autogenerated using stratification.
requires "x86-configuration.k"

module TESTQ-R64-R64
  imports X86-CONFIGURATION

  rule <k>
    execinstr (testq R1:R64, R2:R64,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
 "CF" |-> (extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(addMInt(concatenateMInt(mi(16, 0), extractMInt(addMInt(addMInt(concatenateMInt(mi(1, 0), xorMInt(mi(64, 18446744073709551615), xorMInt(getParentValue(R1, RSMap), orMInt(getParentValue(R1, RSMap), getParentValue(R2, RSMap))))), concatenateMInt(mi(1, 0), getParentValue(R2, RSMap))), mi(65, 1)), 0, 1)), mi(17, 65535)), 9, 17)), concatenateMInt(mi(1, 0), extractMInt(addMInt(concatenateMInt(mi(16, 0), extractMInt(addMInt(addMInt(concatenateMInt(mi(1, 0), xorMInt(mi(64, 18446744073709551615), xorMInt(getParentValue(R1, RSMap), orMInt(getParentValue(R1, RSMap), getParentValue(R2, RSMap))))), concatenateMInt(mi(1, 0), getParentValue(R2, RSMap))), mi(65, 1)), 0, 1)), mi(17, 65535)), 9, 17))), 0, 1) )

 "SF" |-> (extractMInt(addMInt(addMInt(concatenateMInt(mi(1, 0), xorMInt(mi(64, 18446744073709551615), xorMInt(getParentValue(R1, RSMap), orMInt(getParentValue(R1, RSMap), getParentValue(R2, RSMap))))), concatenateMInt(mi(1, 0), getParentValue(R2, RSMap))), mi(65, 1)), 1, 2) )

 "AF" |-> (undef)

 "PF" |-> ((#ifMInt ( (  ( countOnes(extractMInt(addMInt(addMInt(concatenateMInt(mi(1, 0), xorMInt(mi(64, 18446744073709551615), xorMInt(getParentValue(R1, RSMap), orMInt(getParentValue(R1, RSMap), getParentValue(R2, RSMap))))), concatenateMInt(mi(1, 0), getParentValue(R2, RSMap))), mi(65, 1)), 57, 65), 0)  &Int  1 )  ==K  0 )  ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi)  )

 "OF" |-> ((#ifMInt ( ( eqMInt(xorMInt(mi(1, 1), xorMInt(extractMInt(getParentValue(R1, RSMap), 0, 1), orMInt(extractMInt(getParentValue(R1, RSMap), 0, 1), extractMInt(getParentValue(R2, RSMap), 0, 1)))), extractMInt(getParentValue(R2, RSMap), 0, 1))  andBool   notBool  ( eqMInt(xorMInt(mi(1, 1), xorMInt(extractMInt(getParentValue(R1, RSMap), 0, 1), orMInt(extractMInt(getParentValue(R1, RSMap), 0, 1), extractMInt(getParentValue(R2, RSMap), 0, 1)))), extractMInt(addMInt(addMInt(concatenateMInt(mi(1, 0), xorMInt(mi(64, 18446744073709551615), xorMInt(getParentValue(R1, RSMap), orMInt(getParentValue(R1, RSMap), getParentValue(R2, RSMap))))), concatenateMInt(mi(1, 0), getParentValue(R2, RSMap))), mi(65, 1)), 1, 2)) )  )  ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi)  )

 "ZF" |-> ((#ifMInt (eqMInt(extractMInt(addMInt(addMInt(concatenateMInt(mi(1, 0), xorMInt(mi(64, 18446744073709551615), xorMInt(getParentValue(R1, RSMap), orMInt(getParentValue(R1, RSMap), getParentValue(R2, RSMap))))), concatenateMInt(mi(1, 0), getParentValue(R2, RSMap))), mi(65, 1)), 1, 65), mi(64, 0)) ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi)    )


)

    </regstate>
endmodule

module TESTQ-R64-R64-SEMANTICS
  imports TESTQ-R64-R64
endmodule
/*
TargetInstr:
testq %rcx, %rbx
RWSet:
maybe read:{ %rcx %rbx }
must read:{ %rcx %rbx }
maybe write:{ %cf %pf %zf %sf %of }
must write:{ %cf %pf %zf %sf %of }
maybe undef:{ %af }
must undef:{ %af }
required flags:{ }

Circuit:
circuit:andnq %rbx, %rcx, %rdi  #  1     0    5      OPC=andnq_r64_r64_r64
circuit:subq %rdi, %rbx         #  2     0x5  3      OPC=subq_r64_r64
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

testq %rcx, %rbx

  maybe read:      { %rcx %rbx }
  must read:       { %rcx %rbx }
  maybe write:     { %cf %pf %zf %sf %of }
  must write:      { %cf %pf %zf %sf %of }
  maybe undef:     { %af }
  must undef:      { %af }
  required flags:  { }

Circuits:

%cf    : (== (plus (if (== (plus (plus (concat <0x0|1> (^ (^ (| <%rbx|64> <%rcx|64>) <%rcx|64>) <0xffffffffffffffff|64>)) <0x1|65>) (concat <0x0|1> <%rbx|64>))[64:64] <0x1|1>) then <0x0|9> else <0xff|9>) (if (== (plus (plus (concat <0x0|1> (^ (^ (| <%rbx|64> <%rcx|64>) <%rcx|64>) <0xffffffffffffffff|64>)) <0x1|65>) (concat <0x0|1> <%rbx|64>))[64:64] <0x1|1>) then <0x0|9> else <0xff|9>))[8:8] <0x1|1>)
%pf    : (not (xor (xor (xor (xor (xor (xor (xor (== (plus (plus (concat <0x0|1> (^ (^ (| <%rbx|64> <%rcx|64>) <%rcx|64>) <0xffffffffffffffff|64>)) <0x1|65>) (concat <0x0|1> <%rbx|64>))[0:0] <0x1|1>) (== (plus (plus (concat <0x0|1> (^ (^ (| <%rbx|64> <%rcx|64>) <%rcx|64>) <0xffffffffffffffff|64>)) <0x1|65>) (concat <0x0|1> <%rbx|64>))[1:1] <0x1|1>)) (== (plus (plus (concat <0x0|1> (^ (^ (| <%rbx|64> <%rcx|64>) <%rcx|64>) <0xffffffffffffffff|64>)) <0x1|65>) (concat <0x0|1> <%rbx|64>))[2:2] <0x1|1>)) (== (plus (plus (concat <0x0|1> (^ (^ (| <%rbx|64> <%rcx|64>) <%rcx|64>) <0xffffffffffffffff|64>)) <0x1|65>) (concat <0x0|1> <%rbx|64>))[3:3] <0x1|1>)) (== (plus (plus (concat <0x0|1> (^ (^ (| <%rbx|64> <%rcx|64>) <%rcx|64>) <0xffffffffffffffff|64>)) <0x1|65>) (concat <0x0|1> <%rbx|64>))[4:4] <0x1|1>)) (== (plus (plus (concat <0x0|1> (^ (^ (| <%rbx|64> <%rcx|64>) <%rcx|64>) <0xffffffffffffffff|64>)) <0x1|65>) (concat <0x0|1> <%rbx|64>))[5:5] <0x1|1>)) (== (plus (plus (concat <0x0|1> (^ (^ (| <%rbx|64> <%rcx|64>) <%rcx|64>) <0xffffffffffffffff|64>)) <0x1|65>) (concat <0x0|1> <%rbx|64>))[6:6] <0x1|1>)) (== (plus (plus (concat <0x0|1> (^ (^ (| <%rbx|64> <%rcx|64>) <%rcx|64>) <0xffffffffffffffff|64>)) <0x1|65>) (concat <0x0|1> <%rbx|64>))[7:7] <0x1|1>)))
%zf    : (== (plus (plus (concat <0x0|1> (^ (^ (| <%rbx|64> <%rcx|64>) <%rcx|64>) <0xffffffffffffffff|64>)) <0x1|65>) (concat <0x0|1> <%rbx|64>))[63:0] <0x0|64>)
%sf    : (== (plus (plus (concat <0x0|1> (^ (^ (| <%rbx|64> <%rcx|64>) <%rcx|64>) <0xffffffffffffffff|64>)) <0x1|65>) (concat <0x0|1> <%rbx|64>))[63:63] <0x1|1>)
%of    : (and (== (== (^ (^ (| <%rbx|64>[63:63] <%rcx|64>[63:63]) <%rcx|64>[63:63]) <0x1|1>) <0x1|1>) (== <%rbx|64>[63:63] <0x1|1>)) (not (== (== (^ (^ (| <%rbx|64>[63:63] <%rcx|64>[63:63]) <%rcx|64>[63:63]) <0x1|1>) <0x1|1>) (== (plus (plus (concat <0x0|1> (^ (^ (| <%rbx|64> <%rcx|64>) <%rcx|64>) <0xffffffffffffffff|64>)) <0x1|65>) (concat <0x0|1> <%rbx|64>))[63:63] <0x1|1>))))

sigfpe  : <sigfpe>
sigbus  : <sigbus>
sigsegv : <sigsegv>

*/