<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › pci › emu10k1 › p17v.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>p17v.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (c) by James Courtier-Dutton &lt;James@superbug.demon.co.uk&gt;</span>
<span class="cm"> *  Driver p17v chips</span>
<span class="cm"> *  Version: 0.01</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *   it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *   the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *   (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *   GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *   You should have received a copy of the GNU General Public License</span>
<span class="cm"> *   along with this program; if not, write to the Free Software</span>
<span class="cm"> *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/******************************************************************************/</span>
<span class="cm">/* Audigy2Value Tina (P17V) pointer-offset register set,</span>
<span class="cm"> * accessed through the PTR20 and DATA24 registers  */</span>
<span class="cm">/******************************************************************************/</span>

<span class="cm">/* 00 - 07: Not used */</span>
<span class="cp">#define P17V_PLAYBACK_FIFO_PTR	0x08	</span><span class="cm">/* Current playback fifo pointer</span>
<span class="cm">					 * and number of sound samples in cache.</span>
<span class="cm">					 */</span><span class="cp">  </span>
<span class="cm">/* 09 - 12: Not used */</span>
<span class="cp">#define P17V_CAPTURE_FIFO_PTR	0x13	</span><span class="cm">/* Current capture fifo pointer</span>
<span class="cm">					 * and number of sound samples in cache.</span>
<span class="cm">					 */</span><span class="cp">  </span>
<span class="cm">/* 14 - 17: Not used */</span>
<span class="cp">#define P17V_PB_CHN_SEL		0x18	</span><span class="cm">/* P17v playback channel select */</span><span class="cp"></span>
<span class="cp">#define P17V_SE_SLOT_SEL_L	0x19	</span><span class="cm">/* Sound Engine slot select low */</span><span class="cp"></span>
<span class="cp">#define P17V_SE_SLOT_SEL_H	0x1a	</span><span class="cm">/* Sound Engine slot select high */</span><span class="cp"></span>
<span class="cm">/* 1b - 1f: Not used */</span>
<span class="cm">/* 20 - 2f: Not used */</span>
<span class="cm">/* 30 - 3b: Not used */</span>
<span class="cp">#define P17V_SPI		0x3c	</span><span class="cm">/* SPI interface register */</span><span class="cp"></span>
<span class="cp">#define P17V_I2C_ADDR		0x3d	</span><span class="cm">/* I2C Address */</span><span class="cp"></span>
<span class="cp">#define P17V_I2C_0		0x3e	</span><span class="cm">/* I2C Data */</span><span class="cp"></span>
<span class="cp">#define P17V_I2C_1		0x3f	</span><span class="cm">/* I2C Data */</span><span class="cp"></span>
<span class="cm">/* I2C values */</span>
<span class="cp">#define I2C_A_ADC_ADD_MASK	0x000000fe	</span><span class="cm">/*The address is a 7 bit address */</span><span class="cp"></span>
<span class="cp">#define I2C_A_ADC_RW_MASK	0x00000001	</span><span class="cm">/*bit mask for R/W */</span><span class="cp"></span>
<span class="cp">#define I2C_A_ADC_TRANS_MASK	0x00000010  	</span><span class="cm">/*Bit mask for I2c address DAC value  */</span><span class="cp"></span>
<span class="cp">#define I2C_A_ADC_ABORT_MASK	0x00000020	</span><span class="cm">/*Bit mask for I2C transaction abort flag */</span><span class="cp"></span>
<span class="cp">#define I2C_A_ADC_LAST_MASK	0x00000040	</span><span class="cm">/*Bit mask for Last word transaction */</span><span class="cp"></span>
<span class="cp">#define I2C_A_ADC_BYTE_MASK	0x00000080	</span><span class="cm">/*Bit mask for Byte Mode */</span><span class="cp"></span>

<span class="cp">#define I2C_A_ADC_ADD		0x00000034	</span><span class="cm">/*This is the Device address for ADC  */</span><span class="cp"></span>
<span class="cp">#define I2C_A_ADC_READ		0x00000001	</span><span class="cm">/*To perform a read operation */</span><span class="cp"></span>
<span class="cp">#define I2C_A_ADC_START		0x00000100	</span><span class="cm">/*Start I2C transaction */</span><span class="cp"></span>
<span class="cp">#define I2C_A_ADC_ABORT		0x00000200	</span><span class="cm">/*I2C transaction abort */</span><span class="cp"></span>
<span class="cp">#define I2C_A_ADC_LAST		0x00000400	</span><span class="cm">/*I2C last transaction */</span><span class="cp"></span>
<span class="cp">#define I2C_A_ADC_BYTE		0x00000800	</span><span class="cm">/*I2C one byte mode */</span><span class="cp"></span>

<span class="cp">#define I2C_D_ADC_REG_MASK	0xfe000000  	</span><span class="cm">/*ADC address register */</span><span class="cp"> </span>
<span class="cp">#define I2C_D_ADC_DAT_MASK	0x01ff0000  	</span><span class="cm">/*ADC data register */</span><span class="cp"></span>

<span class="cp">#define ADC_TIMEOUT		0x00000007	</span><span class="cm">/*ADC Timeout Clock Disable */</span><span class="cp"></span>
<span class="cp">#define ADC_IFC_CTRL		0x0000000b	</span><span class="cm">/*ADC Interface Control */</span><span class="cp"></span>
<span class="cp">#define ADC_MASTER		0x0000000c	</span><span class="cm">/*ADC Master Mode Control */</span><span class="cp"></span>
<span class="cp">#define ADC_POWER		0x0000000d	</span><span class="cm">/*ADC PowerDown Control */</span><span class="cp"></span>
<span class="cp">#define ADC_ATTEN_ADCL		0x0000000e	</span><span class="cm">/*ADC Attenuation ADCL */</span><span class="cp"></span>
<span class="cp">#define ADC_ATTEN_ADCR		0x0000000f	</span><span class="cm">/*ADC Attenuation ADCR */</span><span class="cp"></span>
<span class="cp">#define ADC_ALC_CTRL1		0x00000010	</span><span class="cm">/*ADC ALC Control 1 */</span><span class="cp"></span>
<span class="cp">#define ADC_ALC_CTRL2		0x00000011	</span><span class="cm">/*ADC ALC Control 2 */</span><span class="cp"></span>
<span class="cp">#define ADC_ALC_CTRL3		0x00000012	</span><span class="cm">/*ADC ALC Control 3 */</span><span class="cp"></span>
<span class="cp">#define ADC_NOISE_CTRL		0x00000013	</span><span class="cm">/*ADC Noise Gate Control */</span><span class="cp"></span>
<span class="cp">#define ADC_LIMIT_CTRL		0x00000014	</span><span class="cm">/*ADC Limiter Control */</span><span class="cp"></span>
<span class="cp">#define ADC_MUX			0x00000015  	</span><span class="cm">/*ADC Mux offset */</span><span class="cp"></span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">/* FIXME: Not tested yet. */</span>
<span class="c">#define ADC_GAIN_MASK		0x000000ff	//Mask for ADC Gain</span>
<span class="c">#define ADC_ZERODB		0x000000cf	//Value to set ADC to 0dB</span>
<span class="c">#define ADC_MUTE_MASK		0x000000c0	//Mask for ADC mute</span>
<span class="c">#define ADC_MUTE		0x000000c0	//Value to mute ADC</span>
<span class="c">#define ADC_OSR			0x00000008	//Mask for ADC oversample rate select</span>
<span class="c">#define ADC_TIMEOUT_DISABLE	0x00000008	//Value and mask to disable Timeout clock</span>
<span class="c">#define ADC_HPF_DISABLE		0x00000100	//Value and mask to disable High pass filter</span>
<span class="c">#define ADC_TRANWIN_MASK	0x00000070	//Mask for Length of Transient Window</span>
<span class="cp">#endif</span>

<span class="cp">#define ADC_MUX_MASK		0x0000000f	</span><span class="c1">//Mask for ADC Mux</span>
<span class="cp">#define ADC_MUX_0		0x00000001	</span><span class="c1">//Value to select Unknown at ADC Mux (Not used)</span>
<span class="cp">#define ADC_MUX_1		0x00000002	</span><span class="c1">//Value to select Unknown at ADC Mux (Not used)</span>
<span class="cp">#define ADC_MUX_2		0x00000004	</span><span class="c1">//Value to select Mic at ADC Mux</span>
<span class="cp">#define ADC_MUX_3		0x00000008	</span><span class="c1">//Value to select Line-In at ADC Mux</span>

<span class="cp">#define P17V_START_AUDIO	0x40	</span><span class="cm">/* Start Audio bit */</span><span class="cp"></span>
<span class="cm">/* 41 - 47: Reserved */</span>
<span class="cp">#define P17V_START_CAPTURE	0x48	</span><span class="cm">/* Start Capture bit */</span><span class="cp"></span>
<span class="cp">#define P17V_CAPTURE_FIFO_BASE	0x49	</span><span class="cm">/* Record FIFO base address */</span><span class="cp"></span>
<span class="cp">#define P17V_CAPTURE_FIFO_SIZE	0x4a	</span><span class="cm">/* Record FIFO buffer size */</span><span class="cp"></span>
<span class="cp">#define P17V_CAPTURE_FIFO_INDEX	0x4b	</span><span class="cm">/* Record FIFO capture index */</span><span class="cp"></span>
<span class="cp">#define P17V_CAPTURE_VOL_H	0x4c	</span><span class="cm">/* P17v capture volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_CAPTURE_VOL_L	0x4d	</span><span class="cm">/* P17v capture volume control */</span><span class="cp"></span>
<span class="cm">/* 4e - 4f: Not used */</span>
<span class="cm">/* 50 - 5f: Not used */</span>
<span class="cp">#define P17V_SRCSel		0x60	</span><span class="cm">/* SRC48 and SRCMulti sample rate select</span>
<span class="cm">					 * and output select</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_AC97_10K1_VOL_L	0x61	</span><span class="cm">/* 10K to Mixer_AC97 input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_AC97_10K1_VOL_H	0x62	</span><span class="cm">/* 10K to Mixer_AC97 input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_AC97_P17V_VOL_L	0x63	</span><span class="cm">/* P17V to Mixer_AC97 input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_AC97_P17V_VOL_H	0x64	</span><span class="cm">/* P17V to Mixer_AC97 input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_AC97_SRP_REC_VOL_L	0x65	</span><span class="cm">/* SRP Record to Mixer_AC97 input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_AC97_SRP_REC_VOL_H	0x66	</span><span class="cm">/* SRP Record to Mixer_AC97 input volume control */</span><span class="cp"></span>
<span class="cm">/* 67 - 68: Reserved */</span>
<span class="cp">#define P17V_MIXER_Spdif_10K1_VOL_L	0x69	</span><span class="cm">/* 10K to Mixer_Spdif input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_Spdif_10K1_VOL_H	0x6A	</span><span class="cm">/* 10K to Mixer_Spdif input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_Spdif_P17V_VOL_L	0x6B	</span><span class="cm">/* P17V to Mixer_Spdif input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_Spdif_P17V_VOL_H	0x6C	</span><span class="cm">/* P17V to Mixer_Spdif input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_Spdif_SRP_REC_VOL_L	0x6D	</span><span class="cm">/* SRP Record to Mixer_Spdif input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_Spdif_SRP_REC_VOL_H	0x6E	</span><span class="cm">/* SRP Record to Mixer_Spdif input volume control */</span><span class="cp"></span>
<span class="cm">/* 6f - 70: Reserved */</span>
<span class="cp">#define P17V_MIXER_I2S_10K1_VOL_L	0x71	</span><span class="cm">/* 10K to Mixer_I2S input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_I2S_10K1_VOL_H	0x72	</span><span class="cm">/* 10K to Mixer_I2S input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_I2S_P17V_VOL_L	0x73	</span><span class="cm">/* P17V to Mixer_I2S input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_I2S_P17V_VOL_H	0x74	</span><span class="cm">/* P17V to Mixer_I2S input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_I2S_SRP_REC_VOL_L	0x75	</span><span class="cm">/* SRP Record to Mixer_I2S input volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_I2S_SRP_REC_VOL_H	0x76	</span><span class="cm">/* SRP Record to Mixer_I2S input volume control */</span><span class="cp"></span>
<span class="cm">/* 77 - 78: Reserved */</span>
<span class="cp">#define P17V_MIXER_AC97_ENABLE		0x79	</span><span class="cm">/* Mixer AC97 input audio enable */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_SPDIF_ENABLE		0x7A	</span><span class="cm">/* Mixer SPDIF input audio enable */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_I2S_ENABLE		0x7B	</span><span class="cm">/* Mixer I2S input audio enable */</span><span class="cp"></span>
<span class="cp">#define P17V_AUDIO_OUT_ENABLE		0x7C	</span><span class="cm">/* Audio out enable */</span><span class="cp"></span>
<span class="cp">#define P17V_MIXER_ATT			0x7D	</span><span class="cm">/* SRP Mixer Attenuation Select */</span><span class="cp"></span>
<span class="cp">#define P17V_SRP_RECORD_SRR		0x7E	</span><span class="cm">/* SRP Record channel source Select */</span><span class="cp"></span>
<span class="cp">#define P17V_SOFT_RESET_SRP_MIXER	0x7F	</span><span class="cm">/* SRP and mixer soft reset */</span><span class="cp"></span>

<span class="cp">#define P17V_AC97_OUT_MASTER_VOL_L	0x80	</span><span class="cm">/* AC97 Output master volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_AC97_OUT_MASTER_VOL_H	0x81	</span><span class="cm">/* AC97 Output master volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_SPDIF_OUT_MASTER_VOL_L	0x82	</span><span class="cm">/* SPDIF Output master volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_SPDIF_OUT_MASTER_VOL_H	0x83	</span><span class="cm">/* SPDIF Output master volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_I2S_OUT_MASTER_VOL_L	0x84	</span><span class="cm">/* I2S Output master volume control */</span><span class="cp"></span>
<span class="cp">#define P17V_I2S_OUT_MASTER_VOL_H	0x85	</span><span class="cm">/* I2S Output master volume control */</span><span class="cp"></span>
<span class="cm">/* 86 - 87: Not used */</span>
<span class="cp">#define P17V_I2S_CHANNEL_SWAP_PHASE_INVERSE	0x88	</span><span class="cm">/* I2S out mono channel swap</span>
<span class="cm">							 * and phase inverse */</span><span class="cp"></span>
<span class="cp">#define P17V_SPDIF_CHANNEL_SWAP_PHASE_INVERSE	0x89	</span><span class="cm">/* SPDIF out mono channel swap</span>
<span class="cm">							 * and phase inverse */</span><span class="cp"></span>
<span class="cm">/* 8A: Not used */</span>
<span class="cp">#define P17V_SRP_P17V_ESR		0x8B	</span><span class="cm">/* SRP_P17V estimated sample rate and rate lock */</span><span class="cp"></span>
<span class="cp">#define P17V_SRP_REC_ESR		0x8C	</span><span class="cm">/* SRP_REC estimated sample rate and rate lock */</span><span class="cp"></span>
<span class="cp">#define P17V_SRP_BYPASS			0x8D	</span><span class="cm">/* srps channel bypass and srps bypass */</span><span class="cp"></span>
<span class="cm">/* 8E - 92: Not used */</span>
<span class="cp">#define P17V_I2S_SRC_SEL		0x93	</span><span class="cm">/* I2SIN mode sel */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
