// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "12/12/2016 17:21:57"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ex16_top (
	CLOCK_50,
	SW,
	HEX0,
	HEX1,
	HEX2,
	DAC_SDI,
	DAC_SCK,
	DAC_CS,
	DAC_LD,
	ADC_SDI,
	ADC_SCK,
	ADC_CS,
	ADC_SDO,
	PWM_OUT);
input 	CLOCK_50;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	DAC_SDI;
output 	DAC_SCK;
output 	DAC_CS;
output 	DAC_LD;
output 	ADC_SDI;
output 	ADC_SCK;
output 	ADC_CS;
input 	ADC_SDO;
output 	PWM_OUT;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DAC_SDI	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DAC_SCK	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DAC_CS	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DAC_LD	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_SDI	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_SCK	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_CS	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PWM_OUT	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_SDO	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \SPI_ADC|clk_1MHz~0_combout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SPI_ADC|ctr[1]~DUPLICATE_q ;
wire \SPI_ADC|ctr~1_combout ;
wire \SPI_ADC|Add0~0_combout ;
wire \SPI_ADC|ctr~0_combout ;
wire \SPI_ADC|Add0~1_combout ;
wire \SPI_ADC|ctr~2_combout ;
wire \SPI_DAC|Equal0~0_combout ;
wire \SPI_ADC|clk_1MHz~q ;
wire \ADC_SDO~input_o ;
wire \GEN_10K|Add0~9_sumout ;
wire \GEN_10K|Add0~10 ;
wire \GEN_10K|Add0~13_sumout ;
wire \GEN_10K|Add0~14 ;
wire \GEN_10K|Add0~17_sumout ;
wire \GEN_10K|Add0~18 ;
wire \GEN_10K|Add0~61_sumout ;
wire \GEN_10K|Add0~62 ;
wire \GEN_10K|Add0~33_sumout ;
wire \GEN_10K|Add0~34 ;
wire \GEN_10K|Add0~37_sumout ;
wire \GEN_10K|Add0~38 ;
wire \GEN_10K|Add0~41_sumout ;
wire \GEN_10K|Add0~42 ;
wire \GEN_10K|Add0~21_sumout ;
wire \GEN_10K|Add0~22 ;
wire \GEN_10K|Add0~25_sumout ;
wire \GEN_10K|Add0~26 ;
wire \GEN_10K|Add0~1_sumout ;
wire \GEN_10K|Add0~2 ;
wire \GEN_10K|Add0~45_sumout ;
wire \GEN_10K|Add0~46 ;
wire \GEN_10K|Add0~5_sumout ;
wire \GEN_10K|Add0~6 ;
wire \GEN_10K|Add0~29_sumout ;
wire \GEN_10K|Equal0~1_combout ;
wire \GEN_10K|Add0~30 ;
wire \GEN_10K|Add0~49_sumout ;
wire \GEN_10K|Add0~50 ;
wire \GEN_10K|Add0~53_sumout ;
wire \GEN_10K|Add0~54 ;
wire \GEN_10K|Add0~57_sumout ;
wire \GEN_10K|Equal0~2_combout ;
wire \GEN_10K|Equal0~0_combout ;
wire \GEN_10K|Equal0~3_combout ;
wire \GEN_10K|tick~feeder_combout ;
wire \GEN_10K|tick~q ;
wire \SPI_ADC|Selector2~0_combout ;
wire \SPI_ADC|sr_state.WAIT_CSB_HIGH~q ;
wire \SPI_ADC|Selector0~0_combout ;
wire \SPI_ADC|sr_state.IDLE~q ;
wire \SPI_ADC|Selector1~0_combout ;
wire \SPI_ADC|sr_state.WAIT_CSB_FALL~q ;
wire \SPI_ADC|adc_start~0_combout ;
wire \SPI_ADC|adc_start~q ;
wire \SPI_ADC|state[3]~3_combout ;
wire \SPI_ADC|state~0_combout ;
wire \SPI_ADC|Selector5~0_combout ;
wire \SPI_ADC|state[1]~1_combout ;
wire \SPI_ADC|state[1]~DUPLICATE_q ;
wire \SPI_ADC|state[2]~2_combout ;
wire \SPI_ADC|state[2]~DUPLICATE_q ;
wire \SPI_ADC|Selector4~0_combout ;
wire \SPI_ADC|adc_cs~q ;
wire \SPI_ADC|WideOr0~0_combout ;
wire \SPI_ADC|shift_ena~q ;
wire \SPI_ADC|always3~0_combout ;
wire \SPI_ADC|shift_reg[2]~feeder_combout ;
wire \SPI_ADC|Decoder0~0_combout ;
wire \SPI_ADC|adc_done~q ;
wire \SPI_ADC|shift_reg[3]~feeder_combout ;
wire \SEG0|WideOr6~0_combout ;
wire \SEG0|WideOr5~0_combout ;
wire \SPI_ADC|data_from_adc[3]~DUPLICATE_q ;
wire \SEG0|WideOr4~0_combout ;
wire \SEG0|WideOr3~0_combout ;
wire \SEG0|WideOr2~0_combout ;
wire \SEG0|WideOr1~0_combout ;
wire \SEG0|WideOr0~0_combout ;
wire \SPI_ADC|shift_reg[4]~feeder_combout ;
wire \SPI_ADC|shift_reg[5]~feeder_combout ;
wire \SPI_ADC|shift_reg[6]~DUPLICATE_q ;
wire \SPI_ADC|shift_reg[7]~feeder_combout ;
wire \SEG1|WideOr6~0_combout ;
wire \SEG1|WideOr5~0_combout ;
wire \SEG1|WideOr4~0_combout ;
wire \SEG1|WideOr3~0_combout ;
wire \SEG1|WideOr2~0_combout ;
wire \SEG1|WideOr1~0_combout ;
wire \SEG1|WideOr0~0_combout ;
wire \SEG2|Decoder0~0_combout ;
wire \SEG2|Decoder0~1_combout ;
wire \SEG2|Decoder0~2_combout ;
wire \SPI_DAC|clk_1MHz~0_combout ;
wire \SPI_DAC|clk_1MHz~q ;
wire \SPI_DAC|Selector7~0_combout ;
wire \SPI_DAC|Selector5~0_combout ;
wire \SPI_DAC|Selector4~0_combout ;
wire \SPI_DAC|state[4]~feeder_combout ;
wire \SPI_DAC|Selector2~0_combout ;
wire \SPI_DAC|sr_state.WAIT_CSB_HIGH~q ;
wire \SPI_DAC|Selector0~0_combout ;
wire \SPI_DAC|sr_state.IDLE~q ;
wire \SPI_DAC|Selector1~0_combout ;
wire \SPI_DAC|sr_state.WAIT_CSB_FALL~q ;
wire \SPI_DAC|dac_start~0_combout ;
wire \SPI_DAC|dac_start~q ;
wire \SPI_DAC|Selector8~0_combout ;
wire \SPI_DAC|Selector6~0_combout ;
wire \SPI_DAC|Selector9~0_combout ;
wire \SPI_DAC|dac_cs~q ;
wire \ALLPASS|pg|state.IDLE~0_combout ;
wire \ALLPASS|pg|state.IDLE~q ;
wire \ALLPASS|pg|pulse~1_combout ;
wire \ALLPASS|pg|pulse~q ;
wire \ALLPASS|counter|count[0]~0_combout ;
wire \ALLPASS|counter|count[0]~feeder_combout ;
wire \ALLPASS|Add1~1_sumout ;
wire \ALLPASS|counter|Add0~1_sumout ;
wire \ALLPASS|Add1~2 ;
wire \ALLPASS|Add1~5_sumout ;
wire \ALLPASS|counter|Add0~2 ;
wire \ALLPASS|counter|Add0~5_sumout ;
wire \ALLPASS|counter|count[2]~DUPLICATE_q ;
wire \ALLPASS|Add1~6 ;
wire \ALLPASS|Add1~9_sumout ;
wire \ALLPASS|counter|Add0~6 ;
wire \ALLPASS|counter|Add0~9_sumout ;
wire \SW[0]~input_o ;
wire \ALLPASS|Add1~10 ;
wire \ALLPASS|Add1~13_sumout ;
wire \ALLPASS|counter|Add0~10 ;
wire \ALLPASS|counter|Add0~13_sumout ;
wire \SW[1]~input_o ;
wire \ALLPASS|Add1~14 ;
wire \ALLPASS|Add1~17_sumout ;
wire \ALLPASS|counter|Add0~14 ;
wire \ALLPASS|counter|Add0~17_sumout ;
wire \ALLPASS|counter|count[5]~DUPLICATE_q ;
wire \SW[2]~input_o ;
wire \ALLPASS|Add1~18 ;
wire \ALLPASS|Add1~21_sumout ;
wire \ALLPASS|counter|count[6]~DUPLICATE_q ;
wire \ALLPASS|counter|Add0~18 ;
wire \ALLPASS|counter|Add0~21_sumout ;
wire \SW[3]~input_o ;
wire \ALLPASS|Add1~22 ;
wire \ALLPASS|Add1~25_sumout ;
wire \SW[4]~input_o ;
wire \ALLPASS|counter|Add0~22 ;
wire \ALLPASS|counter|Add0~25_sumout ;
wire \ALLPASS|Add1~26 ;
wire \ALLPASS|Add1~29_sumout ;
wire \ALLPASS|counter|Add0~26 ;
wire \ALLPASS|counter|Add0~29_sumout ;
wire \SW[5]~input_o ;
wire \ALLPASS|Add1~30 ;
wire \ALLPASS|Add1~33_sumout ;
wire \SW[6]~input_o ;
wire \ALLPASS|counter|Add0~30 ;
wire \ALLPASS|counter|Add0~33_sumout ;
wire \ALLPASS|Add1~34 ;
wire \ALLPASS|Add1~37_sumout ;
wire \SW[7]~input_o ;
wire \ALLPASS|counter|Add0~34 ;
wire \ALLPASS|counter|Add0~37_sumout ;
wire \ALLPASS|Add1~38 ;
wire \ALLPASS|Add1~41_sumout ;
wire \SW[8]~input_o ;
wire \ALLPASS|counter|Add0~38 ;
wire \ALLPASS|counter|Add0~41_sumout ;
wire \ALLPASS|Add1~42 ;
wire \ALLPASS|Add1~45_sumout ;
wire \ALLPASS|counter|Add0~42 ;
wire \ALLPASS|counter|Add0~45_sumout ;
wire \SW[9]~input_o ;
wire \ALLPASS|Add1~46 ;
wire \ALLPASS|Add1~49_sumout ;
wire \ALLPASS|Add0~37_sumout ;
wire \ALLPASS|Add2~1_sumout ;
wire \ALLPASS|Add0~21_sumout ;
wire \ALLPASS|Add0~17_sumout ;
wire \ALLPASS|Add0~25_sumout ;
wire \ALLPASS|Add0~1_sumout ;
wire \ALLPASS|Add0~5_sumout ;
wire \ALLPASS|Add0~9_sumout ;
wire \ALLPASS|Add0~14 ;
wire \ALLPASS|Add0~10 ;
wire \ALLPASS|Add0~6 ;
wire \ALLPASS|Add0~2 ;
wire \ALLPASS|Add0~26 ;
wire \ALLPASS|Add0~18 ;
wire \ALLPASS|Add0~22 ;
wire \ALLPASS|Add0~29_sumout ;
wire \ALLPASS|Add2~2 ;
wire \ALLPASS|Add2~9_sumout ;
wire \ALLPASS|Add0~30 ;
wire \ALLPASS|Add0~38 ;
wire \ALLPASS|Add0~33_sumout ;
wire \ALLPASS|Add2~10 ;
wire \ALLPASS|Add2~5_sumout ;
wire \ALLPASS|data_out[9]~0_combout ;
wire \SPI_DAC|shift_reg[11]~feeder_combout ;
wire \SPI_DAC|shift_reg[10]~feeder_combout ;
wire \SPI_DAC|shift_reg[9]~feeder_combout ;
wire \SPI_DAC|shift_reg[8]~feeder_combout ;
wire \SPI_DAC|shift_reg[7]~feeder_combout ;
wire \SPI_DAC|shift_reg[6]~feeder_combout ;
wire \SPI_DAC|shift_reg[5]~feeder_combout ;
wire \SPI_DAC|shift_reg[4]~feeder_combout ;
wire \SPI_DAC|shift_reg[3]~feeder_combout ;
wire \ALLPASS|Add0~13_sumout ;
wire \SPI_DAC|shift_reg~4_combout ;
wire \SPI_DAC|always3~0_combout ;
wire \SPI_DAC|shift_reg~3_combout ;
wire \SPI_DAC|shift_reg~2_combout ;
wire \SPI_DAC|shift_reg~1_combout ;
wire \SPI_DAC|shift_reg~0_combout ;
wire \SPI_DAC|dac_sck~combout ;
wire \SPI_DAC|Equal2~0_combout ;
wire \SPI_DAC|dac_ld~q ;
wire \SPI_ADC|Selector6~0_combout ;
wire \SPI_ADC|adc_din~q ;
wire \SPI_ADC|adc_sck~combout ;
wire \PWM_DC|count[0]~0_combout ;
wire \PWM_DC|Add0~9_sumout ;
wire \PWM_DC|Add0~10 ;
wire \PWM_DC|Add0~5_sumout ;
wire \PWM_DC|Add0~6 ;
wire \PWM_DC|Add0~1_sumout ;
wire \PWM_DC|Add0~2 ;
wire \PWM_DC|Add0~25_sumout ;
wire \PWM_DC|Add0~26 ;
wire \PWM_DC|Add0~13_sumout ;
wire \PWM_DC|Add0~14 ;
wire \PWM_DC|Add0~21_sumout ;
wire \PWM_DC|Add0~22 ;
wire \PWM_DC|Add0~17_sumout ;
wire \PWM_DC|Add0~18 ;
wire \PWM_DC|Add0~33_sumout ;
wire \PWM_DC|Add0~34 ;
wire \PWM_DC|Add0~29_sumout ;
wire \PWM_DC|LessThan0~7_combout ;
wire \PWM_DC|LessThan0~2_combout ;
wire \PWM_DC|LessThan0~3_combout ;
wire \PWM_DC|LessThan0~4_combout ;
wire \PWM_DC|LessThan0~5_combout ;
wire \PWM_DC|LessThan0~6_combout ;
wire \PWM_DC|LessThan0~0_combout ;
wire \PWM_DC|LessThan0~1_combout ;
wire \PWM_DC|LessThan0~8_combout ;
wire \PWM_DC|pwm_out~q ;
wire [9:0] \SPI_ADC|shift_reg ;
wire [15:0] \GEN_10K|count ;
wire [4:0] \SPI_ADC|ctr ;
wire [15:0] \SPI_DAC|shift_reg ;
wire [8:0] \ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b ;
wire [4:0] \SPI_ADC|state ;
wire [4:0] \SPI_DAC|state ;
wire [9:0] \SPI_ADC|data_from_adc ;
wire [9:0] \PWM_DC|count ;
wire [9:0] \PWM_DC|d ;
wire [9:0] \ALLPASS|data_out ;
wire [12:0] \ALLPASS|counter|count ;

wire [0:0] \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;

assign \ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [3] = \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [2] = \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [1] = \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [0] = \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [5] = \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [6] = \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [4] = \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [7] = \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [8] = \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\SEG0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\SEG0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\SEG0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\SEG0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\SEG0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\SEG0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\SEG0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\SEG1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\SEG1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\SEG1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\SEG1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\SEG1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\SEG1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\SEG1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\SEG2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\SEG2|Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\SEG2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\SPI_ADC|data_from_adc [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\SEG2|Decoder0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\SPI_ADC|data_from_adc [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \DAC_SDI~output (
	.i(\SPI_DAC|shift_reg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SDI),
	.obar());
// synopsys translate_off
defparam \DAC_SDI~output .bus_hold = "false";
defparam \DAC_SDI~output .open_drain_output = "false";
defparam \DAC_SDI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \DAC_SCK~output (
	.i(!\SPI_DAC|dac_sck~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SCK),
	.obar());
// synopsys translate_off
defparam \DAC_SCK~output .bus_hold = "false";
defparam \DAC_SCK~output .open_drain_output = "false";
defparam \DAC_SCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \DAC_CS~output (
	.i(!\SPI_DAC|dac_cs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_CS),
	.obar());
// synopsys translate_off
defparam \DAC_CS~output .bus_hold = "false";
defparam \DAC_CS~output .open_drain_output = "false";
defparam \DAC_CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \DAC_LD~output (
	.i(\SPI_DAC|dac_ld~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_LD),
	.obar());
// synopsys translate_off
defparam \DAC_LD~output .bus_hold = "false";
defparam \DAC_LD~output .open_drain_output = "false";
defparam \DAC_LD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \ADC_SDI~output (
	.i(\SPI_ADC|adc_din~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SDI),
	.obar());
// synopsys translate_off
defparam \ADC_SDI~output .bus_hold = "false";
defparam \ADC_SDI~output .open_drain_output = "false";
defparam \ADC_SDI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \ADC_SCK~output (
	.i(!\SPI_ADC|adc_sck~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCK),
	.obar());
// synopsys translate_off
defparam \ADC_SCK~output .bus_hold = "false";
defparam \ADC_SCK~output .open_drain_output = "false";
defparam \ADC_SCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \ADC_CS~output (
	.i(!\SPI_ADC|adc_cs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CS),
	.obar());
// synopsys translate_off
defparam \ADC_CS~output .bus_hold = "false";
defparam \ADC_CS~output .open_drain_output = "false";
defparam \ADC_CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \PWM_OUT~output (
	.i(\PWM_DC|pwm_out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWM_OUT),
	.obar());
// synopsys translate_off
defparam \PWM_OUT~output .bus_hold = "false";
defparam \PWM_OUT~output .open_drain_output = "false";
defparam \PWM_OUT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N9
cyclonev_lcell_comb \SPI_ADC|clk_1MHz~0 (
// Equation(s):
// \SPI_ADC|clk_1MHz~0_combout  = ( !\SPI_ADC|clk_1MHz~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|clk_1MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|clk_1MHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz~0 .extended_lut = "off";
defparam \SPI_ADC|clk_1MHz~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \SPI_ADC|clk_1MHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X65_Y2_N28
dffeas \SPI_ADC|ctr[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N18
cyclonev_lcell_comb \SPI_ADC|ctr~1 (
// Equation(s):
// \SPI_ADC|ctr~1_combout  = ( !\SPI_ADC|ctr [0] & ( \SPI_ADC|ctr [2] ) ) # ( !\SPI_ADC|ctr [0] & ( !\SPI_ADC|ctr [2] & ( ((\SPI_ADC|ctr[1]~DUPLICATE_q ) # (\SPI_ADC|ctr [4])) # (\SPI_ADC|ctr [3]) ) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|ctr [3]),
	.datac(!\SPI_ADC|ctr [4]),
	.datad(!\SPI_ADC|ctr[1]~DUPLICATE_q ),
	.datae(!\SPI_ADC|ctr [0]),
	.dataf(!\SPI_ADC|ctr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|ctr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|ctr~1 .extended_lut = "off";
defparam \SPI_ADC|ctr~1 .lut_mask = 64'h3FFF0000FFFF0000;
defparam \SPI_ADC|ctr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N19
dffeas \SPI_ADC|ctr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[0] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N30
cyclonev_lcell_comb \SPI_ADC|Add0~0 (
// Equation(s):
// \SPI_ADC|Add0~0_combout  = ( \SPI_ADC|ctr [4] & ( \SPI_ADC|ctr [0] ) ) # ( \SPI_ADC|ctr [4] & ( !\SPI_ADC|ctr [0] & ( ((\SPI_ADC|ctr [2]) # (\SPI_ADC|ctr [1])) # (\SPI_ADC|ctr [3]) ) ) ) # ( !\SPI_ADC|ctr [4] & ( !\SPI_ADC|ctr [0] & ( (!\SPI_ADC|ctr [3] & 
// (!\SPI_ADC|ctr [1] & !\SPI_ADC|ctr [2])) ) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|ctr [3]),
	.datac(!\SPI_ADC|ctr [1]),
	.datad(!\SPI_ADC|ctr [2]),
	.datae(!\SPI_ADC|ctr [4]),
	.dataf(!\SPI_ADC|ctr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Add0~0 .extended_lut = "off";
defparam \SPI_ADC|Add0~0 .lut_mask = 64'hC0003FFF0000FFFF;
defparam \SPI_ADC|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N31
dffeas \SPI_ADC|ctr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[4] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N15
cyclonev_lcell_comb \SPI_ADC|ctr~0 (
// Equation(s):
// \SPI_ADC|ctr~0_combout  = ( \SPI_ADC|ctr [2] & ( \SPI_ADC|ctr [0] ) ) # ( \SPI_ADC|ctr [2] & ( !\SPI_ADC|ctr [0] & ( \SPI_ADC|ctr[1]~DUPLICATE_q  ) ) ) # ( !\SPI_ADC|ctr [2] & ( !\SPI_ADC|ctr [0] & ( (!\SPI_ADC|ctr[1]~DUPLICATE_q  & ((\SPI_ADC|ctr [4]) # 
// (\SPI_ADC|ctr [3]))) ) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|ctr [3]),
	.datac(!\SPI_ADC|ctr[1]~DUPLICATE_q ),
	.datad(!\SPI_ADC|ctr [4]),
	.datae(!\SPI_ADC|ctr [2]),
	.dataf(!\SPI_ADC|ctr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|ctr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|ctr~0 .extended_lut = "off";
defparam \SPI_ADC|ctr~0 .lut_mask = 64'h30F00F0F0000FFFF;
defparam \SPI_ADC|ctr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N17
dffeas \SPI_ADC|ctr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[2] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N6
cyclonev_lcell_comb \SPI_ADC|Add0~1 (
// Equation(s):
// \SPI_ADC|Add0~1_combout  = ( \SPI_ADC|ctr [3] & ( \SPI_ADC|ctr [0] ) ) # ( \SPI_ADC|ctr [3] & ( !\SPI_ADC|ctr [0] & ( (\SPI_ADC|ctr [2]) # (\SPI_ADC|ctr [1]) ) ) ) # ( !\SPI_ADC|ctr [3] & ( !\SPI_ADC|ctr [0] & ( (!\SPI_ADC|ctr [1] & !\SPI_ADC|ctr [2]) ) ) 
// )

	.dataa(!\SPI_ADC|ctr [1]),
	.datab(!\SPI_ADC|ctr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SPI_ADC|ctr [3]),
	.dataf(!\SPI_ADC|ctr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Add0~1 .extended_lut = "off";
defparam \SPI_ADC|Add0~1 .lut_mask = 64'h888877770000FFFF;
defparam \SPI_ADC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N8
dffeas \SPI_ADC|ctr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[3] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N27
cyclonev_lcell_comb \SPI_ADC|ctr~2 (
// Equation(s):
// \SPI_ADC|ctr~2_combout  = ( \SPI_ADC|ctr [1] & ( \SPI_ADC|ctr [0] ) ) # ( !\SPI_ADC|ctr [1] & ( !\SPI_ADC|ctr [0] & ( ((\SPI_ADC|ctr [4]) # (\SPI_ADC|ctr [2])) # (\SPI_ADC|ctr [3]) ) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|ctr [3]),
	.datac(!\SPI_ADC|ctr [2]),
	.datad(!\SPI_ADC|ctr [4]),
	.datae(!\SPI_ADC|ctr [1]),
	.dataf(!\SPI_ADC|ctr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|ctr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|ctr~2 .extended_lut = "off";
defparam \SPI_ADC|ctr~2 .lut_mask = 64'h3FFF00000000FFFF;
defparam \SPI_ADC|ctr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N29
dffeas \SPI_ADC|ctr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|ctr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[1] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N0
cyclonev_lcell_comb \SPI_DAC|Equal0~0 (
// Equation(s):
// \SPI_DAC|Equal0~0_combout  = ( !\SPI_ADC|ctr [0] & ( (!\SPI_ADC|ctr [1] & (!\SPI_ADC|ctr [3] & (!\SPI_ADC|ctr [4] & !\SPI_ADC|ctr [2]))) ) )

	.dataa(!\SPI_ADC|ctr [1]),
	.datab(!\SPI_ADC|ctr [3]),
	.datac(!\SPI_ADC|ctr [4]),
	.datad(!\SPI_ADC|ctr [2]),
	.datae(gnd),
	.dataf(!\SPI_ADC|ctr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Equal0~0 .extended_lut = "off";
defparam \SPI_DAC|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \SPI_DAC|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N8
dffeas \SPI_ADC|clk_1MHz (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\SPI_ADC|clk_1MHz~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_DAC|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|clk_1MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz .is_wysiwyg = "true";
defparam \SPI_ADC|clk_1MHz .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \ADC_SDO~input (
	.i(ADC_SDO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_SDO~input_o ));
// synopsys translate_off
defparam \ADC_SDO~input .bus_hold = "false";
defparam \ADC_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N0
cyclonev_lcell_comb \GEN_10K|Add0~9 (
// Equation(s):
// \GEN_10K|Add0~9_sumout  = SUM(( \GEN_10K|count [0] ) + ( VCC ) + ( !VCC ))
// \GEN_10K|Add0~10  = CARRY(( \GEN_10K|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~9_sumout ),
	.cout(\GEN_10K|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~9 .extended_lut = "off";
defparam \GEN_10K|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N2
dffeas \GEN_10K|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[0] .is_wysiwyg = "true";
defparam \GEN_10K|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N3
cyclonev_lcell_comb \GEN_10K|Add0~13 (
// Equation(s):
// \GEN_10K|Add0~13_sumout  = SUM(( \GEN_10K|count [1] ) + ( VCC ) + ( \GEN_10K|Add0~10  ))
// \GEN_10K|Add0~14  = CARRY(( \GEN_10K|count [1] ) + ( VCC ) + ( \GEN_10K|Add0~10  ))

	.dataa(!\GEN_10K|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~13_sumout ),
	.cout(\GEN_10K|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~13 .extended_lut = "off";
defparam \GEN_10K|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N5
dffeas \GEN_10K|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[1] .is_wysiwyg = "true";
defparam \GEN_10K|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N6
cyclonev_lcell_comb \GEN_10K|Add0~17 (
// Equation(s):
// \GEN_10K|Add0~17_sumout  = SUM(( \GEN_10K|count [2] ) + ( VCC ) + ( \GEN_10K|Add0~14  ))
// \GEN_10K|Add0~18  = CARRY(( \GEN_10K|count [2] ) + ( VCC ) + ( \GEN_10K|Add0~14  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~17_sumout ),
	.cout(\GEN_10K|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~17 .extended_lut = "off";
defparam \GEN_10K|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N8
dffeas \GEN_10K|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[2] .is_wysiwyg = "true";
defparam \GEN_10K|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N9
cyclonev_lcell_comb \GEN_10K|Add0~61 (
// Equation(s):
// \GEN_10K|Add0~61_sumout  = SUM(( \GEN_10K|count [3] ) + ( VCC ) + ( \GEN_10K|Add0~18  ))
// \GEN_10K|Add0~62  = CARRY(( \GEN_10K|count [3] ) + ( VCC ) + ( \GEN_10K|Add0~18  ))

	.dataa(!\GEN_10K|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~61_sumout ),
	.cout(\GEN_10K|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~61 .extended_lut = "off";
defparam \GEN_10K|Add0~61 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N10
dffeas \GEN_10K|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[3] .is_wysiwyg = "true";
defparam \GEN_10K|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N12
cyclonev_lcell_comb \GEN_10K|Add0~33 (
// Equation(s):
// \GEN_10K|Add0~33_sumout  = SUM(( \GEN_10K|count [4] ) + ( VCC ) + ( \GEN_10K|Add0~62  ))
// \GEN_10K|Add0~34  = CARRY(( \GEN_10K|count [4] ) + ( VCC ) + ( \GEN_10K|Add0~62  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~33_sumout ),
	.cout(\GEN_10K|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~33 .extended_lut = "off";
defparam \GEN_10K|Add0~33 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N14
dffeas \GEN_10K|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[4] .is_wysiwyg = "true";
defparam \GEN_10K|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N15
cyclonev_lcell_comb \GEN_10K|Add0~37 (
// Equation(s):
// \GEN_10K|Add0~37_sumout  = SUM(( \GEN_10K|count [5] ) + ( VCC ) + ( \GEN_10K|Add0~34  ))
// \GEN_10K|Add0~38  = CARRY(( \GEN_10K|count [5] ) + ( VCC ) + ( \GEN_10K|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~37_sumout ),
	.cout(\GEN_10K|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~37 .extended_lut = "off";
defparam \GEN_10K|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N16
dffeas \GEN_10K|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[5] .is_wysiwyg = "true";
defparam \GEN_10K|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N18
cyclonev_lcell_comb \GEN_10K|Add0~41 (
// Equation(s):
// \GEN_10K|Add0~41_sumout  = SUM(( \GEN_10K|count [6] ) + ( VCC ) + ( \GEN_10K|Add0~38  ))
// \GEN_10K|Add0~42  = CARRY(( \GEN_10K|count [6] ) + ( VCC ) + ( \GEN_10K|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GEN_10K|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~41_sumout ),
	.cout(\GEN_10K|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~41 .extended_lut = "off";
defparam \GEN_10K|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \GEN_10K|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N20
dffeas \GEN_10K|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[6] .is_wysiwyg = "true";
defparam \GEN_10K|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N21
cyclonev_lcell_comb \GEN_10K|Add0~21 (
// Equation(s):
// \GEN_10K|Add0~21_sumout  = SUM(( \GEN_10K|count [7] ) + ( VCC ) + ( \GEN_10K|Add0~42  ))
// \GEN_10K|Add0~22  = CARRY(( \GEN_10K|count [7] ) + ( VCC ) + ( \GEN_10K|Add0~42  ))

	.dataa(!\GEN_10K|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~21_sumout ),
	.cout(\GEN_10K|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~21 .extended_lut = "off";
defparam \GEN_10K|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N23
dffeas \GEN_10K|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[7] .is_wysiwyg = "true";
defparam \GEN_10K|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N24
cyclonev_lcell_comb \GEN_10K|Add0~25 (
// Equation(s):
// \GEN_10K|Add0~25_sumout  = SUM(( \GEN_10K|count [8] ) + ( VCC ) + ( \GEN_10K|Add0~22  ))
// \GEN_10K|Add0~26  = CARRY(( \GEN_10K|count [8] ) + ( VCC ) + ( \GEN_10K|Add0~22  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~25_sumout ),
	.cout(\GEN_10K|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~25 .extended_lut = "off";
defparam \GEN_10K|Add0~25 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N25
dffeas \GEN_10K|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[8] .is_wysiwyg = "true";
defparam \GEN_10K|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N27
cyclonev_lcell_comb \GEN_10K|Add0~1 (
// Equation(s):
// \GEN_10K|Add0~1_sumout  = SUM(( \GEN_10K|count [9] ) + ( VCC ) + ( \GEN_10K|Add0~26  ))
// \GEN_10K|Add0~2  = CARRY(( \GEN_10K|count [9] ) + ( VCC ) + ( \GEN_10K|Add0~26  ))

	.dataa(!\GEN_10K|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~1_sumout ),
	.cout(\GEN_10K|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~1 .extended_lut = "off";
defparam \GEN_10K|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N29
dffeas \GEN_10K|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[9] .is_wysiwyg = "true";
defparam \GEN_10K|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N30
cyclonev_lcell_comb \GEN_10K|Add0~45 (
// Equation(s):
// \GEN_10K|Add0~45_sumout  = SUM(( \GEN_10K|count [10] ) + ( VCC ) + ( \GEN_10K|Add0~2  ))
// \GEN_10K|Add0~46  = CARRY(( \GEN_10K|count [10] ) + ( VCC ) + ( \GEN_10K|Add0~2  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~45_sumout ),
	.cout(\GEN_10K|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~45 .extended_lut = "off";
defparam \GEN_10K|Add0~45 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N32
dffeas \GEN_10K|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[10] .is_wysiwyg = "true";
defparam \GEN_10K|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N33
cyclonev_lcell_comb \GEN_10K|Add0~5 (
// Equation(s):
// \GEN_10K|Add0~5_sumout  = SUM(( \GEN_10K|count [11] ) + ( VCC ) + ( \GEN_10K|Add0~46  ))
// \GEN_10K|Add0~6  = CARRY(( \GEN_10K|count [11] ) + ( VCC ) + ( \GEN_10K|Add0~46  ))

	.dataa(!\GEN_10K|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~5_sumout ),
	.cout(\GEN_10K|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~5 .extended_lut = "off";
defparam \GEN_10K|Add0~5 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N35
dffeas \GEN_10K|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[11] .is_wysiwyg = "true";
defparam \GEN_10K|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N36
cyclonev_lcell_comb \GEN_10K|Add0~29 (
// Equation(s):
// \GEN_10K|Add0~29_sumout  = SUM(( \GEN_10K|count [12] ) + ( VCC ) + ( \GEN_10K|Add0~6  ))
// \GEN_10K|Add0~30  = CARRY(( \GEN_10K|count [12] ) + ( VCC ) + ( \GEN_10K|Add0~6  ))

	.dataa(!\GEN_10K|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~29_sumout ),
	.cout(\GEN_10K|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~29 .extended_lut = "off";
defparam \GEN_10K|Add0~29 .lut_mask = 64'h0000000000005555;
defparam \GEN_10K|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N38
dffeas \GEN_10K|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[12] .is_wysiwyg = "true";
defparam \GEN_10K|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N54
cyclonev_lcell_comb \GEN_10K|Equal0~1 (
// Equation(s):
// \GEN_10K|Equal0~1_combout  = ( !\GEN_10K|count [12] & ( !\GEN_10K|count [10] & ( (!\GEN_10K|count [5] & (!\GEN_10K|count [6] & !\GEN_10K|count [4])) ) ) )

	.dataa(gnd),
	.datab(!\GEN_10K|count [5]),
	.datac(!\GEN_10K|count [6]),
	.datad(!\GEN_10K|count [4]),
	.datae(!\GEN_10K|count [12]),
	.dataf(!\GEN_10K|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Equal0~1 .extended_lut = "off";
defparam \GEN_10K|Equal0~1 .lut_mask = 64'hC000000000000000;
defparam \GEN_10K|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N39
cyclonev_lcell_comb \GEN_10K|Add0~49 (
// Equation(s):
// \GEN_10K|Add0~49_sumout  = SUM(( \GEN_10K|count [13] ) + ( VCC ) + ( \GEN_10K|Add0~30  ))
// \GEN_10K|Add0~50  = CARRY(( \GEN_10K|count [13] ) + ( VCC ) + ( \GEN_10K|Add0~30  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~49_sumout ),
	.cout(\GEN_10K|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~49 .extended_lut = "off";
defparam \GEN_10K|Add0~49 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N41
dffeas \GEN_10K|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[13] .is_wysiwyg = "true";
defparam \GEN_10K|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N42
cyclonev_lcell_comb \GEN_10K|Add0~53 (
// Equation(s):
// \GEN_10K|Add0~53_sumout  = SUM(( VCC ) + ( \GEN_10K|count [14] ) + ( \GEN_10K|Add0~50  ))
// \GEN_10K|Add0~54  = CARRY(( VCC ) + ( \GEN_10K|count [14] ) + ( \GEN_10K|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\GEN_10K|count [14]),
	.datag(gnd),
	.cin(\GEN_10K|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~53_sumout ),
	.cout(\GEN_10K|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~53 .extended_lut = "off";
defparam \GEN_10K|Add0~53 .lut_mask = 64'h0000FF000000FFFF;
defparam \GEN_10K|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N44
dffeas \GEN_10K|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[14] .is_wysiwyg = "true";
defparam \GEN_10K|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N45
cyclonev_lcell_comb \GEN_10K|Add0~57 (
// Equation(s):
// \GEN_10K|Add0~57_sumout  = SUM(( \GEN_10K|count [15] ) + ( VCC ) + ( \GEN_10K|Add0~54  ))

	.dataa(gnd),
	.datab(!\GEN_10K|count [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\GEN_10K|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\GEN_10K|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Add0~57 .extended_lut = "off";
defparam \GEN_10K|Add0~57 .lut_mask = 64'h0000000000003333;
defparam \GEN_10K|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N47
dffeas \GEN_10K|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\GEN_10K|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|count[15] .is_wysiwyg = "true";
defparam \GEN_10K|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \GEN_10K|Equal0~2 (
// Equation(s):
// \GEN_10K|Equal0~2_combout  = ( !\GEN_10K|count [3] & ( !\GEN_10K|count [13] & ( (!\GEN_10K|count [14] & !\GEN_10K|count [15]) ) ) )

	.dataa(gnd),
	.datab(!\GEN_10K|count [14]),
	.datac(!\GEN_10K|count [15]),
	.datad(gnd),
	.datae(!\GEN_10K|count [3]),
	.dataf(!\GEN_10K|count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Equal0~2 .extended_lut = "off";
defparam \GEN_10K|Equal0~2 .lut_mask = 64'hC0C0000000000000;
defparam \GEN_10K|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N48
cyclonev_lcell_comb \GEN_10K|Equal0~0 (
// Equation(s):
// \GEN_10K|Equal0~0_combout  = ( !\GEN_10K|count [0] & ( !\GEN_10K|count [2] & ( (!\GEN_10K|count [1] & (!\GEN_10K|count [8] & !\GEN_10K|count [7])) ) ) )

	.dataa(!\GEN_10K|count [1]),
	.datab(!\GEN_10K|count [8]),
	.datac(!\GEN_10K|count [7]),
	.datad(gnd),
	.datae(!\GEN_10K|count [0]),
	.dataf(!\GEN_10K|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Equal0~0 .extended_lut = "off";
defparam \GEN_10K|Equal0~0 .lut_mask = 64'h8080000000000000;
defparam \GEN_10K|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N9
cyclonev_lcell_comb \GEN_10K|Equal0~3 (
// Equation(s):
// \GEN_10K|Equal0~3_combout  = ( \GEN_10K|Equal0~0_combout  & ( !\GEN_10K|count [11] & ( (!\GEN_10K|count [9] & (\GEN_10K|Equal0~1_combout  & \GEN_10K|Equal0~2_combout )) ) ) )

	.dataa(!\GEN_10K|count [9]),
	.datab(!\GEN_10K|Equal0~1_combout ),
	.datac(!\GEN_10K|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\GEN_10K|Equal0~0_combout ),
	.dataf(!\GEN_10K|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|Equal0~3 .extended_lut = "off";
defparam \GEN_10K|Equal0~3 .lut_mask = 64'h0000020200000000;
defparam \GEN_10K|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N33
cyclonev_lcell_comb \GEN_10K|tick~feeder (
// Equation(s):
// \GEN_10K|tick~feeder_combout  = ( \GEN_10K|Equal0~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\GEN_10K|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\GEN_10K|tick~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \GEN_10K|tick~feeder .extended_lut = "off";
defparam \GEN_10K|tick~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \GEN_10K|tick~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N35
dffeas \GEN_10K|tick (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\GEN_10K|tick~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|tick .is_wysiwyg = "true";
defparam \GEN_10K|tick .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N51
cyclonev_lcell_comb \SPI_ADC|Selector2~0 (
// Equation(s):
// \SPI_ADC|Selector2~0_combout  = ( \SPI_ADC|sr_state.IDLE~q  & ( \SPI_ADC|adc_cs~q  ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|adc_cs~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|sr_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector2~0 .extended_lut = "off";
defparam \SPI_ADC|Selector2~0 .lut_mask = 64'h0000000033333333;
defparam \SPI_ADC|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N52
dffeas \SPI_ADC|sr_state.WAIT_CSB_HIGH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.WAIT_CSB_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.WAIT_CSB_HIGH .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.WAIT_CSB_HIGH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \SPI_ADC|Selector0~0 (
// Equation(s):
// \SPI_ADC|Selector0~0_combout  = ( \SPI_ADC|sr_state.WAIT_CSB_HIGH~q  & ( (\SPI_ADC|adc_cs~q  & ((\SPI_ADC|sr_state.IDLE~q ) # (\GEN_10K|tick~q ))) ) ) # ( !\SPI_ADC|sr_state.WAIT_CSB_HIGH~q  & ( (\SPI_ADC|sr_state.IDLE~q ) # (\GEN_10K|tick~q ) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|adc_cs~q ),
	.datac(!\GEN_10K|tick~q ),
	.datad(!\SPI_ADC|sr_state.IDLE~q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|sr_state.WAIT_CSB_HIGH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector0~0 .extended_lut = "off";
defparam \SPI_ADC|Selector0~0 .lut_mask = 64'h0FFF0FFF03330333;
defparam \SPI_ADC|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N50
dffeas \SPI_ADC|sr_state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.IDLE .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N45
cyclonev_lcell_comb \SPI_ADC|Selector1~0 (
// Equation(s):
// \SPI_ADC|Selector1~0_combout  = ( \SPI_ADC|sr_state.IDLE~q  & ( (!\SPI_ADC|adc_cs~q  & \SPI_ADC|sr_state.WAIT_CSB_FALL~q ) ) ) # ( !\SPI_ADC|sr_state.IDLE~q  & ( ((!\SPI_ADC|adc_cs~q  & \SPI_ADC|sr_state.WAIT_CSB_FALL~q )) # (\GEN_10K|tick~q ) ) )

	.dataa(!\GEN_10K|tick~q ),
	.datab(!\SPI_ADC|adc_cs~q ),
	.datac(gnd),
	.datad(!\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|sr_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector1~0 .extended_lut = "off";
defparam \SPI_ADC|Selector1~0 .lut_mask = 64'h55DD55DD00CC00CC;
defparam \SPI_ADC|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N46
dffeas \SPI_ADC|sr_state.WAIT_CSB_FALL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.WAIT_CSB_FALL .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.WAIT_CSB_FALL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N42
cyclonev_lcell_comb \SPI_ADC|adc_start~0 (
// Equation(s):
// \SPI_ADC|adc_start~0_combout  = ( \SPI_ADC|sr_state.IDLE~q  & ( (\SPI_ADC|adc_start~q  & ((\SPI_ADC|sr_state.WAIT_CSB_FALL~q ) # (\SPI_ADC|adc_cs~q ))) ) ) # ( !\SPI_ADC|sr_state.IDLE~q  & ( (\SPI_ADC|adc_start~q ) # (\GEN_10K|tick~q ) ) )

	.dataa(!\GEN_10K|tick~q ),
	.datab(!\SPI_ADC|adc_cs~q ),
	.datac(!\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.datad(!\SPI_ADC|adc_start~q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|sr_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|adc_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|adc_start~0 .extended_lut = "off";
defparam \SPI_ADC|adc_start~0 .lut_mask = 64'h55FF55FF003F003F;
defparam \SPI_ADC|adc_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N43
dffeas \SPI_ADC|adc_start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_ADC|adc_start~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_start .is_wysiwyg = "true";
defparam \SPI_ADC|adc_start .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N28
dffeas \SPI_ADC|state[2] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|state[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[2] .is_wysiwyg = "true";
defparam \SPI_ADC|state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N46
dffeas \SPI_ADC|state[1] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|state[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[1] .is_wysiwyg = "true";
defparam \SPI_ADC|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N36
cyclonev_lcell_comb \SPI_ADC|state[3]~3 (
// Equation(s):
// \SPI_ADC|state[3]~3_combout  = ( \SPI_ADC|state [3] & ( (!\SPI_ADC|state [0]) # ((!\SPI_ADC|state [2]) # (!\SPI_ADC|state [1])) ) ) # ( !\SPI_ADC|state [3] & ( (\SPI_ADC|state [0] & (\SPI_ADC|state [2] & \SPI_ADC|state [1])) ) )

	.dataa(!\SPI_ADC|state [0]),
	.datab(!\SPI_ADC|state [2]),
	.datac(!\SPI_ADC|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|state[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|state[3]~3 .extended_lut = "off";
defparam \SPI_ADC|state[3]~3 .lut_mask = 64'h01010101FEFEFEFE;
defparam \SPI_ADC|state[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N44
dffeas \SPI_ADC|state[3] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|state[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[3] .is_wysiwyg = "true";
defparam \SPI_ADC|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N0
cyclonev_lcell_comb \SPI_ADC|state~0 (
// Equation(s):
// \SPI_ADC|state~0_combout  = ( \SPI_ADC|state[1]~DUPLICATE_q  & ( \SPI_ADC|state [0] & ( !\SPI_ADC|state [4] $ (((!\SPI_ADC|state[2]~DUPLICATE_q ) # (!\SPI_ADC|state [3]))) ) ) ) # ( !\SPI_ADC|state[1]~DUPLICATE_q  & ( \SPI_ADC|state [0] & ( \SPI_ADC|state 
// [4] ) ) ) # ( \SPI_ADC|state[1]~DUPLICATE_q  & ( !\SPI_ADC|state [0] & ( \SPI_ADC|state [4] ) ) ) # ( !\SPI_ADC|state[1]~DUPLICATE_q  & ( !\SPI_ADC|state [0] & ( (\SPI_ADC|state [4] & ((\SPI_ADC|state [3]) # (\SPI_ADC|state[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\SPI_ADC|state [4]),
	.datab(gnd),
	.datac(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datad(!\SPI_ADC|state [3]),
	.datae(!\SPI_ADC|state[1]~DUPLICATE_q ),
	.dataf(!\SPI_ADC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|state~0 .extended_lut = "off";
defparam \SPI_ADC|state~0 .lut_mask = 64'h055555555555555A;
defparam \SPI_ADC|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N38
dffeas \SPI_ADC|state[4] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[4] .is_wysiwyg = "true";
defparam \SPI_ADC|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \SPI_ADC|Selector5~0 (
// Equation(s):
// \SPI_ADC|Selector5~0_combout  = ( \SPI_ADC|state [3] & ( !\SPI_ADC|state [0] ) ) # ( !\SPI_ADC|state [3] & ( !\SPI_ADC|state [0] & ( (((\SPI_ADC|adc_start~q  & !\SPI_ADC|state [4])) # (\SPI_ADC|state[1]~DUPLICATE_q )) # (\SPI_ADC|state[2]~DUPLICATE_q ) ) 
// ) )

	.dataa(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datab(!\SPI_ADC|adc_start~q ),
	.datac(!\SPI_ADC|state [4]),
	.datad(!\SPI_ADC|state[1]~DUPLICATE_q ),
	.datae(!\SPI_ADC|state [3]),
	.dataf(!\SPI_ADC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector5~0 .extended_lut = "off";
defparam \SPI_ADC|Selector5~0 .lut_mask = 64'h75FFFFFF00000000;
defparam \SPI_ADC|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N35
dffeas \SPI_ADC|state[0] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[0] .is_wysiwyg = "true";
defparam \SPI_ADC|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \SPI_ADC|state[1]~1 (
// Equation(s):
// \SPI_ADC|state[1]~1_combout  = ( \SPI_ADC|state [0] & ( !\SPI_ADC|state[1]~DUPLICATE_q  ) ) # ( !\SPI_ADC|state [0] & ( \SPI_ADC|state[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|state[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|state[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|state[1]~1 .extended_lut = "off";
defparam \SPI_ADC|state[1]~1 .lut_mask = 64'h33333333CCCCCCCC;
defparam \SPI_ADC|state[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N47
dffeas \SPI_ADC|state[1]~DUPLICATE (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|state[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[1]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|state[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N39
cyclonev_lcell_comb \SPI_ADC|state[2]~2 (
// Equation(s):
// \SPI_ADC|state[2]~2_combout  = ( \SPI_ADC|state [0] & ( !\SPI_ADC|state[1]~DUPLICATE_q  $ (!\SPI_ADC|state[2]~DUPLICATE_q ) ) ) # ( !\SPI_ADC|state [0] & ( \SPI_ADC|state[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|state[1]~DUPLICATE_q ),
	.datad(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|state[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|state[2]~2 .extended_lut = "off";
defparam \SPI_ADC|state[2]~2 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \SPI_ADC|state[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N29
dffeas \SPI_ADC|state[2]~DUPLICATE (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|state[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N24
cyclonev_lcell_comb \SPI_ADC|Selector4~0 (
// Equation(s):
// \SPI_ADC|Selector4~0_combout  = ( \SPI_ADC|state[1]~DUPLICATE_q  & ( \SPI_ADC|state [0] ) ) # ( !\SPI_ADC|state[1]~DUPLICATE_q  & ( \SPI_ADC|state [0] ) ) # ( \SPI_ADC|state[1]~DUPLICATE_q  & ( !\SPI_ADC|state [0] ) ) # ( !\SPI_ADC|state[1]~DUPLICATE_q  & 
// ( !\SPI_ADC|state [0] & ( (((\SPI_ADC|adc_start~q  & !\SPI_ADC|state [4])) # (\SPI_ADC|state [3])) # (\SPI_ADC|state[2]~DUPLICATE_q ) ) ) )

	.dataa(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datab(!\SPI_ADC|adc_start~q ),
	.datac(!\SPI_ADC|state [4]),
	.datad(!\SPI_ADC|state [3]),
	.datae(!\SPI_ADC|state[1]~DUPLICATE_q ),
	.dataf(!\SPI_ADC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector4~0 .extended_lut = "off";
defparam \SPI_ADC|Selector4~0 .lut_mask = 64'h75FFFFFFFFFFFFFF;
defparam \SPI_ADC|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N26
dffeas \SPI_ADC|adc_cs (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_cs .is_wysiwyg = "true";
defparam \SPI_ADC|adc_cs .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N57
cyclonev_lcell_comb \SPI_ADC|WideOr0~0 (
// Equation(s):
// \SPI_ADC|WideOr0~0_combout  = ( \SPI_ADC|state [0] & ( ((!\SPI_ADC|state [3] & ((\SPI_ADC|state[2]~DUPLICATE_q ))) # (\SPI_ADC|state [3] & ((!\SPI_ADC|state[1]~DUPLICATE_q ) # (!\SPI_ADC|state[2]~DUPLICATE_q )))) # (\SPI_ADC|state [4]) ) ) # ( 
// !\SPI_ADC|state [0] & ( (((\SPI_ADC|state [4] & \SPI_ADC|state[1]~DUPLICATE_q )) # (\SPI_ADC|state[2]~DUPLICATE_q )) # (\SPI_ADC|state [3]) ) )

	.dataa(!\SPI_ADC|state [4]),
	.datab(!\SPI_ADC|state [3]),
	.datac(!\SPI_ADC|state[1]~DUPLICATE_q ),
	.datad(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|WideOr0~0 .extended_lut = "off";
defparam \SPI_ADC|WideOr0~0 .lut_mask = 64'h37FF37FF77FD77FD;
defparam \SPI_ADC|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N59
dffeas \SPI_ADC|shift_ena (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_ena .is_wysiwyg = "true";
defparam \SPI_ADC|shift_ena .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N18
cyclonev_lcell_comb \SPI_ADC|always3~0 (
// Equation(s):
// \SPI_ADC|always3~0_combout  = ( \SPI_ADC|shift_ena~q  & ( \SPI_ADC|adc_cs~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|adc_cs~q ),
	.datad(gnd),
	.datae(!\SPI_ADC|shift_ena~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|always3~0 .extended_lut = "off";
defparam \SPI_ADC|always3~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \SPI_ADC|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N32
dffeas \SPI_ADC|shift_reg[0] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\ADC_SDO~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[0] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N34
dffeas \SPI_ADC|shift_reg[1] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[1] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N6
cyclonev_lcell_comb \SPI_ADC|shift_reg[2]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[2]~feeder_combout  = ( \SPI_ADC|shift_reg [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|shift_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[2]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N8
dffeas \SPI_ADC|shift_reg[2] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[2] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N54
cyclonev_lcell_comb \SPI_ADC|Decoder0~0 (
// Equation(s):
// \SPI_ADC|Decoder0~0_combout  = ( \SPI_ADC|state [0] & ( (!\SPI_ADC|state [4] & (\SPI_ADC|state [3] & (\SPI_ADC|state[2]~DUPLICATE_q  & \SPI_ADC|state[1]~DUPLICATE_q ))) ) )

	.dataa(!\SPI_ADC|state [4]),
	.datab(!\SPI_ADC|state [3]),
	.datac(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datad(!\SPI_ADC|state[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\SPI_ADC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Decoder0~0 .extended_lut = "off";
defparam \SPI_ADC|Decoder0~0 .lut_mask = 64'h0000000000020002;
defparam \SPI_ADC|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N56
dffeas \SPI_ADC|adc_done (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_done .is_wysiwyg = "true";
defparam \SPI_ADC|adc_done .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N50
dffeas \SPI_ADC|data_from_adc[2] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[2] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N50
dffeas \SPI_ADC|data_from_adc[1] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[1] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N9
cyclonev_lcell_comb \SPI_ADC|shift_reg[3]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[3]~feeder_combout  = ( \SPI_ADC|shift_reg [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|shift_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[3]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N11
dffeas \SPI_ADC|shift_reg[3] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[3] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N47
dffeas \SPI_ADC|data_from_adc[3] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[3] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N44
dffeas \SPI_ADC|data_from_adc[0] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[0] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N54
cyclonev_lcell_comb \SEG0|WideOr6~0 (
// Equation(s):
// \SEG0|WideOr6~0_combout  = ( \SPI_ADC|data_from_adc [0] & ( (!\SPI_ADC|data_from_adc [2] & (!\SPI_ADC|data_from_adc [1] $ (\SPI_ADC|data_from_adc [3]))) # (\SPI_ADC|data_from_adc [2] & (!\SPI_ADC|data_from_adc [1] & \SPI_ADC|data_from_adc [3])) ) ) # ( 
// !\SPI_ADC|data_from_adc [0] & ( (\SPI_ADC|data_from_adc [2] & (!\SPI_ADC|data_from_adc [1] & !\SPI_ADC|data_from_adc [3])) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|data_from_adc [2]),
	.datac(!\SPI_ADC|data_from_adc [1]),
	.datad(!\SPI_ADC|data_from_adc [3]),
	.datae(gnd),
	.dataf(!\SPI_ADC|data_from_adc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0|WideOr6~0 .extended_lut = "off";
defparam \SEG0|WideOr6~0 .lut_mask = 64'h30003000C03CC03C;
defparam \SEG0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N57
cyclonev_lcell_comb \SEG0|WideOr5~0 (
// Equation(s):
// \SEG0|WideOr5~0_combout  = ( \SPI_ADC|data_from_adc [0] & ( (!\SPI_ADC|data_from_adc [1] & (\SPI_ADC|data_from_adc [2] & !\SPI_ADC|data_from_adc [3])) # (\SPI_ADC|data_from_adc [1] & ((\SPI_ADC|data_from_adc [3]))) ) ) # ( !\SPI_ADC|data_from_adc [0] & ( 
// (\SPI_ADC|data_from_adc [2] & ((\SPI_ADC|data_from_adc [3]) # (\SPI_ADC|data_from_adc [1]))) ) )

	.dataa(!\SPI_ADC|data_from_adc [1]),
	.datab(!\SPI_ADC|data_from_adc [2]),
	.datac(!\SPI_ADC|data_from_adc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|data_from_adc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0|WideOr5~0 .extended_lut = "off";
defparam \SEG0|WideOr5~0 .lut_mask = 64'h1313131325252525;
defparam \SEG0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N46
dffeas \SPI_ADC|data_from_adc[3]~DUPLICATE (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[3]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N51
cyclonev_lcell_comb \SEG0|WideOr4~0 (
// Equation(s):
// \SEG0|WideOr4~0_combout  = ( \SPI_ADC|data_from_adc [1] & ( (!\SPI_ADC|data_from_adc[3]~DUPLICATE_q  & (!\SPI_ADC|data_from_adc [2] & !\SPI_ADC|data_from_adc [0])) # (\SPI_ADC|data_from_adc[3]~DUPLICATE_q  & (\SPI_ADC|data_from_adc [2])) ) ) # ( 
// !\SPI_ADC|data_from_adc [1] & ( (\SPI_ADC|data_from_adc[3]~DUPLICATE_q  & (\SPI_ADC|data_from_adc [2] & !\SPI_ADC|data_from_adc [0])) ) )

	.dataa(!\SPI_ADC|data_from_adc[3]~DUPLICATE_q ),
	.datab(!\SPI_ADC|data_from_adc [2]),
	.datac(!\SPI_ADC|data_from_adc [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|data_from_adc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0|WideOr4~0 .extended_lut = "off";
defparam \SEG0|WideOr4~0 .lut_mask = 64'h1010101091919191;
defparam \SEG0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \SEG0|WideOr3~0 (
// Equation(s):
// \SEG0|WideOr3~0_combout  = ( \SPI_ADC|data_from_adc [0] & ( \SPI_ADC|data_from_adc [1] & ( \SPI_ADC|data_from_adc [2] ) ) ) # ( !\SPI_ADC|data_from_adc [0] & ( \SPI_ADC|data_from_adc [1] & ( (!\SPI_ADC|data_from_adc [2] & 
// \SPI_ADC|data_from_adc[3]~DUPLICATE_q ) ) ) ) # ( \SPI_ADC|data_from_adc [0] & ( !\SPI_ADC|data_from_adc [1] & ( !\SPI_ADC|data_from_adc [2] ) ) ) # ( !\SPI_ADC|data_from_adc [0] & ( !\SPI_ADC|data_from_adc [1] & ( (\SPI_ADC|data_from_adc [2] & 
// !\SPI_ADC|data_from_adc[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|data_from_adc [2]),
	.datac(!\SPI_ADC|data_from_adc[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\SPI_ADC|data_from_adc [0]),
	.dataf(!\SPI_ADC|data_from_adc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0|WideOr3~0 .extended_lut = "off";
defparam \SEG0|WideOr3~0 .lut_mask = 64'h3030CCCC0C0C3333;
defparam \SEG0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N48
cyclonev_lcell_comb \SEG0|WideOr2~0 (
// Equation(s):
// \SEG0|WideOr2~0_combout  = ( \SPI_ADC|data_from_adc [0] & ( (!\SPI_ADC|data_from_adc[3]~DUPLICATE_q ) # ((!\SPI_ADC|data_from_adc [2] & !\SPI_ADC|data_from_adc [1])) ) ) # ( !\SPI_ADC|data_from_adc [0] & ( (!\SPI_ADC|data_from_adc[3]~DUPLICATE_q  & 
// (\SPI_ADC|data_from_adc [2] & !\SPI_ADC|data_from_adc [1])) ) )

	.dataa(!\SPI_ADC|data_from_adc[3]~DUPLICATE_q ),
	.datab(!\SPI_ADC|data_from_adc [2]),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [1]),
	.datae(gnd),
	.dataf(!\SPI_ADC|data_from_adc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0|WideOr2~0 .extended_lut = "off";
defparam \SEG0|WideOr2~0 .lut_mask = 64'h22002200EEAAEEAA;
defparam \SEG0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N30
cyclonev_lcell_comb \SEG0|WideOr1~0 (
// Equation(s):
// \SEG0|WideOr1~0_combout  = (!\SPI_ADC|data_from_adc [1] & (\SPI_ADC|data_from_adc [0] & (!\SPI_ADC|data_from_adc[3]~DUPLICATE_q  $ (\SPI_ADC|data_from_adc [2])))) # (\SPI_ADC|data_from_adc [1] & (!\SPI_ADC|data_from_adc[3]~DUPLICATE_q  & 
// ((!\SPI_ADC|data_from_adc [2]) # (\SPI_ADC|data_from_adc [0]))))

	.dataa(!\SPI_ADC|data_from_adc[3]~DUPLICATE_q ),
	.datab(!\SPI_ADC|data_from_adc [1]),
	.datac(!\SPI_ADC|data_from_adc [0]),
	.datad(!\SPI_ADC|data_from_adc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0|WideOr1~0 .extended_lut = "off";
defparam \SEG0|WideOr1~0 .lut_mask = 64'h2A062A062A062A06;
defparam \SEG0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N36
cyclonev_lcell_comb \SEG0|WideOr0~0 (
// Equation(s):
// \SEG0|WideOr0~0_combout  = ( \SPI_ADC|data_from_adc [0] & ( (!\SPI_ADC|data_from_adc [1] $ (!\SPI_ADC|data_from_adc [2])) # (\SPI_ADC|data_from_adc[3]~DUPLICATE_q ) ) ) # ( !\SPI_ADC|data_from_adc [0] & ( (!\SPI_ADC|data_from_adc[3]~DUPLICATE_q  $ 
// (!\SPI_ADC|data_from_adc [2])) # (\SPI_ADC|data_from_adc [1]) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|data_from_adc [1]),
	.datac(!\SPI_ADC|data_from_adc[3]~DUPLICATE_q ),
	.datad(!\SPI_ADC|data_from_adc [2]),
	.datae(gnd),
	.dataf(!\SPI_ADC|data_from_adc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0|WideOr0~0 .extended_lut = "off";
defparam \SEG0|WideOr0~0 .lut_mask = 64'h3FF33FF33FCF3FCF;
defparam \SEG0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N42
cyclonev_lcell_comb \SPI_ADC|shift_reg[4]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[4]~feeder_combout  = ( \SPI_ADC|shift_reg [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|shift_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[4]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N43
dffeas \SPI_ADC|shift_reg[4] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[4] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N41
dffeas \SPI_ADC|data_from_adc[4] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[4] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N45
cyclonev_lcell_comb \SPI_ADC|shift_reg[5]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[5]~feeder_combout  = ( \SPI_ADC|shift_reg [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|shift_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[5]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N47
dffeas \SPI_ADC|shift_reg[5] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[5] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N14
dffeas \SPI_ADC|data_from_adc[5] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[5] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N20
dffeas \SPI_ADC|shift_reg[6]~DUPLICATE (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N21
cyclonev_lcell_comb \SPI_ADC|shift_reg[7]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[7]~feeder_combout  = ( \SPI_ADC|shift_reg[6]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|shift_reg[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|shift_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[7]~feeder .extended_lut = "off";
defparam \SPI_ADC|shift_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_ADC|shift_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N23
dffeas \SPI_ADC|shift_reg[7] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|shift_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[7] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N28
dffeas \SPI_ADC|data_from_adc[7] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[7] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N19
dffeas \SPI_ADC|shift_reg[6] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[6] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N50
dffeas \SPI_ADC|data_from_adc[6] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[6] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N12
cyclonev_lcell_comb \SEG1|WideOr6~0 (
// Equation(s):
// \SEG1|WideOr6~0_combout  = ( \SPI_ADC|data_from_adc [6] & ( (!\SPI_ADC|data_from_adc [5] & (!\SPI_ADC|data_from_adc [4] $ (\SPI_ADC|data_from_adc [7]))) ) ) # ( !\SPI_ADC|data_from_adc [6] & ( (\SPI_ADC|data_from_adc [4] & (!\SPI_ADC|data_from_adc [5] $ 
// (\SPI_ADC|data_from_adc [7]))) ) )

	.dataa(!\SPI_ADC|data_from_adc [4]),
	.datab(!\SPI_ADC|data_from_adc [5]),
	.datac(!\SPI_ADC|data_from_adc [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|data_from_adc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1|WideOr6~0 .extended_lut = "off";
defparam \SEG1|WideOr6~0 .lut_mask = 64'h4141414184848484;
defparam \SEG1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N15
cyclonev_lcell_comb \SEG1|WideOr5~0 (
// Equation(s):
// \SEG1|WideOr5~0_combout  = ( \SPI_ADC|data_from_adc [6] & ( (!\SPI_ADC|data_from_adc [4] & ((\SPI_ADC|data_from_adc [7]) # (\SPI_ADC|data_from_adc [5]))) # (\SPI_ADC|data_from_adc [4] & (!\SPI_ADC|data_from_adc [5] $ (\SPI_ADC|data_from_adc [7]))) ) ) # ( 
// !\SPI_ADC|data_from_adc [6] & ( (\SPI_ADC|data_from_adc [4] & (\SPI_ADC|data_from_adc [5] & \SPI_ADC|data_from_adc [7])) ) )

	.dataa(!\SPI_ADC|data_from_adc [4]),
	.datab(!\SPI_ADC|data_from_adc [5]),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [7]),
	.datae(gnd),
	.dataf(!\SPI_ADC|data_from_adc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1|WideOr5~0 .extended_lut = "off";
defparam \SEG1|WideOr5~0 .lut_mask = 64'h0011001166BB66BB;
defparam \SEG1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N51
cyclonev_lcell_comb \SEG1|WideOr4~0 (
// Equation(s):
// \SEG1|WideOr4~0_combout  = ( \SPI_ADC|data_from_adc [6] & ( (\SPI_ADC|data_from_adc [7] & ((!\SPI_ADC|data_from_adc [4]) # (\SPI_ADC|data_from_adc [5]))) ) ) # ( !\SPI_ADC|data_from_adc [6] & ( (!\SPI_ADC|data_from_adc [4] & (\SPI_ADC|data_from_adc [5] & 
// !\SPI_ADC|data_from_adc [7])) ) )

	.dataa(!\SPI_ADC|data_from_adc [4]),
	.datab(gnd),
	.datac(!\SPI_ADC|data_from_adc [5]),
	.datad(!\SPI_ADC|data_from_adc [7]),
	.datae(gnd),
	.dataf(!\SPI_ADC|data_from_adc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1|WideOr4~0 .extended_lut = "off";
defparam \SEG1|WideOr4~0 .lut_mask = 64'h0A000A0000AF00AF;
defparam \SEG1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N51
cyclonev_lcell_comb \SEG1|WideOr3~0 (
// Equation(s):
// \SEG1|WideOr3~0_combout  = ( \SPI_ADC|data_from_adc [6] & ( (!\SPI_ADC|data_from_adc [4] & (!\SPI_ADC|data_from_adc [7] & !\SPI_ADC|data_from_adc [5])) # (\SPI_ADC|data_from_adc [4] & ((\SPI_ADC|data_from_adc [5]))) ) ) # ( !\SPI_ADC|data_from_adc [6] & ( 
// (!\SPI_ADC|data_from_adc [4] & (\SPI_ADC|data_from_adc [7] & \SPI_ADC|data_from_adc [5])) # (\SPI_ADC|data_from_adc [4] & ((!\SPI_ADC|data_from_adc [5]))) ) )

	.dataa(!\SPI_ADC|data_from_adc [7]),
	.datab(!\SPI_ADC|data_from_adc [4]),
	.datac(!\SPI_ADC|data_from_adc [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|data_from_adc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1|WideOr3~0 .extended_lut = "off";
defparam \SEG1|WideOr3~0 .lut_mask = 64'h3434343483838383;
defparam \SEG1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N12
cyclonev_lcell_comb \SEG1|WideOr2~0 (
// Equation(s):
// \SEG1|WideOr2~0_combout  = ( \SPI_ADC|data_from_adc [6] & ( (!\SPI_ADC|data_from_adc [7] & ((!\SPI_ADC|data_from_adc [5]) # (\SPI_ADC|data_from_adc [4]))) ) ) # ( !\SPI_ADC|data_from_adc [6] & ( (\SPI_ADC|data_from_adc [4] & ((!\SPI_ADC|data_from_adc [7]) 
// # (!\SPI_ADC|data_from_adc [5]))) ) )

	.dataa(gnd),
	.datab(!\SPI_ADC|data_from_adc [4]),
	.datac(!\SPI_ADC|data_from_adc [7]),
	.datad(!\SPI_ADC|data_from_adc [5]),
	.datae(gnd),
	.dataf(!\SPI_ADC|data_from_adc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1|WideOr2~0 .extended_lut = "off";
defparam \SEG1|WideOr2~0 .lut_mask = 64'h33303330F030F030;
defparam \SEG1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N48
cyclonev_lcell_comb \SEG1|WideOr1~0 (
// Equation(s):
// \SEG1|WideOr1~0_combout  = ( \SPI_ADC|data_from_adc [5] & ( (!\SPI_ADC|data_from_adc [7] & ((!\SPI_ADC|data_from_adc [6]) # (\SPI_ADC|data_from_adc [4]))) ) ) # ( !\SPI_ADC|data_from_adc [5] & ( (\SPI_ADC|data_from_adc [4] & (!\SPI_ADC|data_from_adc [7] $ 
// (\SPI_ADC|data_from_adc [6]))) ) )

	.dataa(!\SPI_ADC|data_from_adc [7]),
	.datab(!\SPI_ADC|data_from_adc [4]),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [6]),
	.datae(gnd),
	.dataf(!\SPI_ADC|data_from_adc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1|WideOr1~0 .extended_lut = "off";
defparam \SEG1|WideOr1~0 .lut_mask = 64'h22112211AA22AA22;
defparam \SEG1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N39
cyclonev_lcell_comb \SEG1|WideOr0~0 (
// Equation(s):
// \SEG1|WideOr0~0_combout  = ( \SPI_ADC|data_from_adc [5] & ( (!\SPI_ADC|data_from_adc [6]) # ((!\SPI_ADC|data_from_adc [4]) # (\SPI_ADC|data_from_adc [7])) ) ) # ( !\SPI_ADC|data_from_adc [5] & ( (!\SPI_ADC|data_from_adc [6] & ((\SPI_ADC|data_from_adc 
// [7]))) # (\SPI_ADC|data_from_adc [6] & ((!\SPI_ADC|data_from_adc [7]) # (\SPI_ADC|data_from_adc [4]))) ) )

	.dataa(!\SPI_ADC|data_from_adc [6]),
	.datab(gnd),
	.datac(!\SPI_ADC|data_from_adc [4]),
	.datad(!\SPI_ADC|data_from_adc [7]),
	.datae(gnd),
	.dataf(!\SPI_ADC|data_from_adc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1|WideOr0~0 .extended_lut = "off";
defparam \SEG1|WideOr0~0 .lut_mask = 64'h55AF55AFFAFFFAFF;
defparam \SEG1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N56
dffeas \SPI_ADC|shift_reg[8] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[8] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N58
dffeas \SPI_ADC|shift_reg[9] (
	.clk(!\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[9] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N26
dffeas \SPI_ADC|data_from_adc[9] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[9] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N17
dffeas \SPI_ADC|data_from_adc[8] (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[8] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N0
cyclonev_lcell_comb \SEG2|Decoder0~0 (
// Equation(s):
// \SEG2|Decoder0~0_combout  = ( \SPI_ADC|data_from_adc [8] & ( !\SPI_ADC|data_from_adc [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|data_from_adc [9]),
	.datad(gnd),
	.datae(!\SPI_ADC|data_from_adc [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG2|Decoder0~0 .extended_lut = "off";
defparam \SEG2|Decoder0~0 .lut_mask = 64'h0000F0F00000F0F0;
defparam \SEG2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N15
cyclonev_lcell_comb \SEG2|Decoder0~1 (
// Equation(s):
// \SEG2|Decoder0~1_combout  = (\SPI_ADC|data_from_adc [9] & !\SPI_ADC|data_from_adc [8])

	.dataa(!\SPI_ADC|data_from_adc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG2|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG2|Decoder0~1 .extended_lut = "off";
defparam \SEG2|Decoder0~1 .lut_mask = 64'h5500550055005500;
defparam \SEG2|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N0
cyclonev_lcell_comb \SEG2|Decoder0~2 (
// Equation(s):
// \SEG2|Decoder0~2_combout  = ( \SPI_ADC|data_from_adc [8] ) # ( !\SPI_ADC|data_from_adc [8] & ( \SPI_ADC|data_from_adc [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|data_from_adc [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_ADC|data_from_adc [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG2|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG2|Decoder0~2 .extended_lut = "off";
defparam \SEG2|Decoder0~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \SEG2|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N39
cyclonev_lcell_comb \SPI_DAC|clk_1MHz~0 (
// Equation(s):
// \SPI_DAC|clk_1MHz~0_combout  = ( !\SPI_DAC|clk_1MHz~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|clk_1MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|clk_1MHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|clk_1MHz~0 .extended_lut = "off";
defparam \SPI_DAC|clk_1MHz~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \SPI_DAC|clk_1MHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N23
dffeas \SPI_DAC|clk_1MHz (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\SPI_DAC|clk_1MHz~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_DAC|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|clk_1MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|clk_1MHz .is_wysiwyg = "true";
defparam \SPI_DAC|clk_1MHz .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N54
cyclonev_lcell_comb \SPI_DAC|Selector7~0 (
// Equation(s):
// \SPI_DAC|Selector7~0_combout  = ( !\SPI_DAC|state [1] & ( \SPI_DAC|state [0] ) ) # ( \SPI_DAC|state [1] & ( !\SPI_DAC|state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SPI_DAC|state [1]),
	.dataf(!\SPI_DAC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector7~0 .extended_lut = "off";
defparam \SPI_DAC|Selector7~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SPI_DAC|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N37
dffeas \SPI_DAC|state[1] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_DAC|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[1] .is_wysiwyg = "true";
defparam \SPI_DAC|state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N18
cyclonev_lcell_comb \SPI_DAC|Selector5~0 (
// Equation(s):
// \SPI_DAC|Selector5~0_combout  = ( \SPI_DAC|state [3] & ( (!\SPI_DAC|state [2]) # ((!\SPI_DAC|state [0]) # (!\SPI_DAC|state [1])) ) ) # ( !\SPI_DAC|state [3] & ( (\SPI_DAC|state [2] & (\SPI_DAC|state [0] & \SPI_DAC|state [1])) ) )

	.dataa(!\SPI_DAC|state [2]),
	.datab(!\SPI_DAC|state [0]),
	.datac(gnd),
	.datad(!\SPI_DAC|state [1]),
	.datae(gnd),
	.dataf(!\SPI_DAC|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector5~0 .extended_lut = "off";
defparam \SPI_DAC|Selector5~0 .lut_mask = 64'h00110011FFEEFFEE;
defparam \SPI_DAC|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N31
dffeas \SPI_DAC|state[3] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_DAC|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[3] .is_wysiwyg = "true";
defparam \SPI_DAC|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N3
cyclonev_lcell_comb \SPI_DAC|Selector4~0 (
// Equation(s):
// \SPI_DAC|Selector4~0_combout  = ( \SPI_DAC|state [2] & ( !\SPI_DAC|state [4] $ (((!\SPI_DAC|state [0]) # ((!\SPI_DAC|state [1]) # (!\SPI_DAC|state [3])))) ) ) # ( !\SPI_DAC|state [2] & ( (\SPI_DAC|state [4] & (((\SPI_DAC|state [3]) # (\SPI_DAC|state [1])) 
// # (\SPI_DAC|state [0]))) ) )

	.dataa(!\SPI_DAC|state [0]),
	.datab(!\SPI_DAC|state [4]),
	.datac(!\SPI_DAC|state [1]),
	.datad(!\SPI_DAC|state [3]),
	.datae(gnd),
	.dataf(!\SPI_DAC|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector4~0 .extended_lut = "off";
defparam \SPI_DAC|Selector4~0 .lut_mask = 64'h1333133333363336;
defparam \SPI_DAC|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N24
cyclonev_lcell_comb \SPI_DAC|state[4]~feeder (
// Equation(s):
// \SPI_DAC|state[4]~feeder_combout  = ( \SPI_DAC|Selector4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|state[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|state[4]~feeder .extended_lut = "off";
defparam \SPI_DAC|state[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_DAC|state[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N26
dffeas \SPI_DAC|state[4] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|state[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[4] .is_wysiwyg = "true";
defparam \SPI_DAC|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N33
cyclonev_lcell_comb \SPI_DAC|Selector2~0 (
// Equation(s):
// \SPI_DAC|Selector2~0_combout  = ( \SPI_DAC|sr_state.IDLE~q  & ( \SPI_DAC|dac_cs~q  ) )

	.dataa(gnd),
	.datab(!\SPI_DAC|dac_cs~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|sr_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector2~0 .extended_lut = "off";
defparam \SPI_DAC|Selector2~0 .lut_mask = 64'h0000000033333333;
defparam \SPI_DAC|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N35
dffeas \SPI_DAC|sr_state.WAIT_CSB_HIGH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.WAIT_CSB_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.WAIT_CSB_HIGH .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.WAIT_CSB_HIGH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N30
cyclonev_lcell_comb \SPI_DAC|Selector0~0 (
// Equation(s):
// \SPI_DAC|Selector0~0_combout  = ( \GEN_10K|tick~q  & ( (!\SPI_DAC|sr_state.WAIT_CSB_HIGH~q ) # (\SPI_DAC|dac_cs~q ) ) ) # ( !\GEN_10K|tick~q  & ( (\SPI_DAC|sr_state.IDLE~q  & ((!\SPI_DAC|sr_state.WAIT_CSB_HIGH~q ) # (\SPI_DAC|dac_cs~q ))) ) )

	.dataa(gnd),
	.datab(!\SPI_DAC|dac_cs~q ),
	.datac(!\SPI_DAC|sr_state.WAIT_CSB_HIGH~q ),
	.datad(!\SPI_DAC|sr_state.IDLE~q ),
	.datae(gnd),
	.dataf(!\GEN_10K|tick~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector0~0 .extended_lut = "off";
defparam \SPI_DAC|Selector0~0 .lut_mask = 64'h00F300F3F3F3F3F3;
defparam \SPI_DAC|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N31
dffeas \SPI_DAC|sr_state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.IDLE .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N3
cyclonev_lcell_comb \SPI_DAC|Selector1~0 (
// Equation(s):
// \SPI_DAC|Selector1~0_combout  = ( \SPI_DAC|dac_cs~q  & ( (!\SPI_DAC|sr_state.IDLE~q  & \GEN_10K|tick~q ) ) ) # ( !\SPI_DAC|dac_cs~q  & ( ((!\SPI_DAC|sr_state.IDLE~q  & \GEN_10K|tick~q )) # (\SPI_DAC|sr_state.WAIT_CSB_FALL~q ) ) )

	.dataa(!\SPI_DAC|sr_state.IDLE~q ),
	.datab(gnd),
	.datac(!\GEN_10K|tick~q ),
	.datad(!\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datae(gnd),
	.dataf(!\SPI_DAC|dac_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector1~0 .extended_lut = "off";
defparam \SPI_DAC|Selector1~0 .lut_mask = 64'h0AFF0AFF0A0A0A0A;
defparam \SPI_DAC|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N5
dffeas \SPI_DAC|sr_state.WAIT_CSB_FALL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N0
cyclonev_lcell_comb \SPI_DAC|dac_start~0 (
// Equation(s):
// \SPI_DAC|dac_start~0_combout  = ( \SPI_DAC|dac_cs~q  & ( ((!\SPI_DAC|sr_state.IDLE~q  & \GEN_10K|tick~q )) # (\SPI_DAC|dac_start~q ) ) ) # ( !\SPI_DAC|dac_cs~q  & ( (!\SPI_DAC|sr_state.IDLE~q  & (((\SPI_DAC|dac_start~q )) # (\GEN_10K|tick~q ))) # 
// (\SPI_DAC|sr_state.IDLE~q  & (((\SPI_DAC|sr_state.WAIT_CSB_FALL~q  & \SPI_DAC|dac_start~q )))) ) )

	.dataa(!\SPI_DAC|sr_state.IDLE~q ),
	.datab(!\GEN_10K|tick~q ),
	.datac(!\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datad(!\SPI_DAC|dac_start~q ),
	.datae(gnd),
	.dataf(!\SPI_DAC|dac_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|dac_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|dac_start~0 .extended_lut = "off";
defparam \SPI_DAC|dac_start~0 .lut_mask = 64'h22AF22AF22FF22FF;
defparam \SPI_DAC|dac_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N1
dffeas \SPI_DAC|dac_start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\SPI_DAC|dac_start~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|dac_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|dac_start .is_wysiwyg = "true";
defparam \SPI_DAC|dac_start .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N48
cyclonev_lcell_comb \SPI_DAC|Selector8~0 (
// Equation(s):
// \SPI_DAC|Selector8~0_combout  = ( \SPI_DAC|state [3] & ( \SPI_DAC|dac_start~q  & ( !\SPI_DAC|state [0] ) ) ) # ( !\SPI_DAC|state [3] & ( \SPI_DAC|dac_start~q  & ( (!\SPI_DAC|state [0] & (((!\SPI_DAC|state [4]) # (\SPI_DAC|state [1])) # (\SPI_DAC|state 
// [2]))) ) ) ) # ( \SPI_DAC|state [3] & ( !\SPI_DAC|dac_start~q  & ( !\SPI_DAC|state [0] ) ) ) # ( !\SPI_DAC|state [3] & ( !\SPI_DAC|dac_start~q  & ( (!\SPI_DAC|state [0] & ((\SPI_DAC|state [1]) # (\SPI_DAC|state [2]))) ) ) )

	.dataa(!\SPI_DAC|state [2]),
	.datab(!\SPI_DAC|state [1]),
	.datac(!\SPI_DAC|state [4]),
	.datad(!\SPI_DAC|state [0]),
	.datae(!\SPI_DAC|state [3]),
	.dataf(!\SPI_DAC|dac_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector8~0 .extended_lut = "off";
defparam \SPI_DAC|Selector8~0 .lut_mask = 64'h7700FF00F700FF00;
defparam \SPI_DAC|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N2
dffeas \SPI_DAC|state[0] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_DAC|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[0] .is_wysiwyg = "true";
defparam \SPI_DAC|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N21
cyclonev_lcell_comb \SPI_DAC|Selector6~0 (
// Equation(s):
// \SPI_DAC|Selector6~0_combout  = !\SPI_DAC|state [2] $ (((!\SPI_DAC|state [0]) # (!\SPI_DAC|state [1])))

	.dataa(!\SPI_DAC|state [2]),
	.datab(!\SPI_DAC|state [0]),
	.datac(gnd),
	.datad(!\SPI_DAC|state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector6~0 .extended_lut = "off";
defparam \SPI_DAC|Selector6~0 .lut_mask = 64'h5566556655665566;
defparam \SPI_DAC|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N13
dffeas \SPI_DAC|state[2] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_DAC|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[2] .is_wysiwyg = "true";
defparam \SPI_DAC|state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N6
cyclonev_lcell_comb \SPI_DAC|Selector9~0 (
// Equation(s):
// \SPI_DAC|Selector9~0_combout  = ( \SPI_DAC|state [3] & ( \SPI_DAC|dac_start~q  ) ) # ( !\SPI_DAC|state [3] & ( \SPI_DAC|dac_start~q  & ( (((!\SPI_DAC|state [4]) # (\SPI_DAC|state [0])) # (\SPI_DAC|state [1])) # (\SPI_DAC|state [2]) ) ) ) # ( 
// \SPI_DAC|state [3] & ( !\SPI_DAC|dac_start~q  ) ) # ( !\SPI_DAC|state [3] & ( !\SPI_DAC|dac_start~q  & ( ((\SPI_DAC|state [0]) # (\SPI_DAC|state [1])) # (\SPI_DAC|state [2]) ) ) )

	.dataa(!\SPI_DAC|state [2]),
	.datab(!\SPI_DAC|state [1]),
	.datac(!\SPI_DAC|state [4]),
	.datad(!\SPI_DAC|state [0]),
	.datae(!\SPI_DAC|state [3]),
	.dataf(!\SPI_DAC|dac_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Selector9~0 .extended_lut = "off";
defparam \SPI_DAC|Selector9~0 .lut_mask = 64'h77FFFFFFF7FFFFFF;
defparam \SPI_DAC|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N8
dffeas \SPI_DAC|dac_cs (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|dac_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|dac_cs .is_wysiwyg = "true";
defparam \SPI_DAC|dac_cs .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \ALLPASS|pg|state.IDLE~0 (
// Equation(s):
// \ALLPASS|pg|state.IDLE~0_combout  = !\SPI_ADC|adc_cs~q 

	.dataa(gnd),
	.datab(!\SPI_ADC|adc_cs~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALLPASS|pg|state.IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|pg|state.IDLE~0 .extended_lut = "off";
defparam \ALLPASS|pg|state.IDLE~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \ALLPASS|pg|state.IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N56
dffeas \ALLPASS|pg|state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ALLPASS|pg|state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|pg|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|pg|state.IDLE .is_wysiwyg = "true";
defparam \ALLPASS|pg|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N57
cyclonev_lcell_comb \ALLPASS|pg|pulse~1 (
// Equation(s):
// \ALLPASS|pg|pulse~1_combout  = (!\ALLPASS|pg|state.IDLE~q  & !\SPI_ADC|adc_cs~q )

	.dataa(!\ALLPASS|pg|state.IDLE~q ),
	.datab(!\SPI_ADC|adc_cs~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALLPASS|pg|pulse~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|pg|pulse~1 .extended_lut = "off";
defparam \ALLPASS|pg|pulse~1 .lut_mask = 64'h8888888888888888;
defparam \ALLPASS|pg|pulse~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N58
dffeas \ALLPASS|pg|pulse (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ALLPASS|pg|pulse~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|pg|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|pg|pulse .is_wysiwyg = "true";
defparam \ALLPASS|pg|pulse .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N33
cyclonev_lcell_comb \ALLPASS|counter|count[0]~0 (
// Equation(s):
// \ALLPASS|counter|count[0]~0_combout  = ( !\ALLPASS|counter|count [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALLPASS|counter|count [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALLPASS|counter|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|count[0]~0 .extended_lut = "off";
defparam \ALLPASS|counter|count[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \ALLPASS|counter|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \ALLPASS|counter|count[0]~feeder (
// Equation(s):
// \ALLPASS|counter|count[0]~feeder_combout  = ( \ALLPASS|counter|count[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALLPASS|counter|count[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALLPASS|counter|count[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|count[0]~feeder .extended_lut = "off";
defparam \ALLPASS|counter|count[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ALLPASS|counter|count[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N31
dffeas \ALLPASS|counter|count[0] (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|count[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[0] .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N0
cyclonev_lcell_comb \ALLPASS|Add1~1 (
// Equation(s):
// \ALLPASS|Add1~1_sumout  = SUM(( \ALLPASS|counter|count [0] ) + ( VCC ) + ( !VCC ))
// \ALLPASS|Add1~2  = CARRY(( \ALLPASS|counter|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\ALLPASS|counter|count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add1~1_sumout ),
	.cout(\ALLPASS|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add1~1 .extended_lut = "off";
defparam \ALLPASS|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \ALLPASS|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N0
cyclonev_lcell_comb \ALLPASS|counter|Add0~1 (
// Equation(s):
// \ALLPASS|counter|Add0~1_sumout  = SUM(( \ALLPASS|counter|count [1] ) + ( \ALLPASS|counter|count [0] ) + ( !VCC ))
// \ALLPASS|counter|Add0~2  = CARRY(( \ALLPASS|counter|count [1] ) + ( \ALLPASS|counter|count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\ALLPASS|counter|count [0]),
	.datac(!\ALLPASS|counter|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|counter|Add0~1_sumout ),
	.cout(\ALLPASS|counter|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|Add0~1 .extended_lut = "off";
defparam \ALLPASS|counter|Add0~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \ALLPASS|counter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N1
dffeas \ALLPASS|counter|count[1] (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[1] .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N3
cyclonev_lcell_comb \ALLPASS|Add1~5 (
// Equation(s):
// \ALLPASS|Add1~5_sumout  = SUM(( \ALLPASS|counter|count [1] ) + ( GND ) + ( \ALLPASS|Add1~2  ))
// \ALLPASS|Add1~6  = CARRY(( \ALLPASS|counter|count [1] ) + ( GND ) + ( \ALLPASS|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|counter|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add1~5_sumout ),
	.cout(\ALLPASS|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add1~5 .extended_lut = "off";
defparam \ALLPASS|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ALLPASS|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N5
dffeas \ALLPASS|counter|count[2] (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[2] .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N3
cyclonev_lcell_comb \ALLPASS|counter|Add0~5 (
// Equation(s):
// \ALLPASS|counter|Add0~5_sumout  = SUM(( \ALLPASS|counter|count [2] ) + ( GND ) + ( \ALLPASS|counter|Add0~2  ))
// \ALLPASS|counter|Add0~6  = CARRY(( \ALLPASS|counter|count [2] ) + ( GND ) + ( \ALLPASS|counter|Add0~2  ))

	.dataa(!\ALLPASS|counter|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|counter|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|counter|Add0~5_sumout ),
	.cout(\ALLPASS|counter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|Add0~5 .extended_lut = "off";
defparam \ALLPASS|counter|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \ALLPASS|counter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N4
dffeas \ALLPASS|counter|count[2]~DUPLICATE (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N6
cyclonev_lcell_comb \ALLPASS|Add1~9 (
// Equation(s):
// \ALLPASS|Add1~9_sumout  = SUM(( \ALLPASS|counter|count[2]~DUPLICATE_q  ) + ( GND ) + ( \ALLPASS|Add1~6  ))
// \ALLPASS|Add1~10  = CARRY(( \ALLPASS|counter|count[2]~DUPLICATE_q  ) + ( GND ) + ( \ALLPASS|Add1~6  ))

	.dataa(gnd),
	.datab(!\ALLPASS|counter|count[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add1~9_sumout ),
	.cout(\ALLPASS|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add1~9 .extended_lut = "off";
defparam \ALLPASS|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \ALLPASS|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N6
cyclonev_lcell_comb \ALLPASS|counter|Add0~9 (
// Equation(s):
// \ALLPASS|counter|Add0~9_sumout  = SUM(( \ALLPASS|counter|count [3] ) + ( GND ) + ( \ALLPASS|counter|Add0~6  ))
// \ALLPASS|counter|Add0~10  = CARRY(( \ALLPASS|counter|count [3] ) + ( GND ) + ( \ALLPASS|counter|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|counter|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|counter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|counter|Add0~9_sumout ),
	.cout(\ALLPASS|counter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|Add0~9 .extended_lut = "off";
defparam \ALLPASS|counter|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ALLPASS|counter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N7
dffeas \ALLPASS|counter|count[3] (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[3] .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N9
cyclonev_lcell_comb \ALLPASS|Add1~13 (
// Equation(s):
// \ALLPASS|Add1~13_sumout  = SUM(( \ALLPASS|counter|count [3] ) + ( \SW[0]~input_o  ) + ( \ALLPASS|Add1~10  ))
// \ALLPASS|Add1~14  = CARRY(( \ALLPASS|counter|count [3] ) + ( \SW[0]~input_o  ) + ( \ALLPASS|Add1~10  ))

	.dataa(!\ALLPASS|counter|count [3]),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add1~13_sumout ),
	.cout(\ALLPASS|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add1~13 .extended_lut = "off";
defparam \ALLPASS|Add1~13 .lut_mask = 64'h0000F0F000005555;
defparam \ALLPASS|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N9
cyclonev_lcell_comb \ALLPASS|counter|Add0~13 (
// Equation(s):
// \ALLPASS|counter|Add0~13_sumout  = SUM(( \ALLPASS|counter|count [4] ) + ( GND ) + ( \ALLPASS|counter|Add0~10  ))
// \ALLPASS|counter|Add0~14  = CARRY(( \ALLPASS|counter|count [4] ) + ( GND ) + ( \ALLPASS|counter|Add0~10  ))

	.dataa(!\ALLPASS|counter|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|counter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|counter|Add0~13_sumout ),
	.cout(\ALLPASS|counter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|Add0~13 .extended_lut = "off";
defparam \ALLPASS|counter|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \ALLPASS|counter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N10
dffeas \ALLPASS|counter|count[4] (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[4] .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N12
cyclonev_lcell_comb \ALLPASS|Add1~17 (
// Equation(s):
// \ALLPASS|Add1~17_sumout  = SUM(( \ALLPASS|counter|count [4] ) + ( \SW[1]~input_o  ) + ( \ALLPASS|Add1~14  ))
// \ALLPASS|Add1~18  = CARRY(( \ALLPASS|counter|count [4] ) + ( \SW[1]~input_o  ) + ( \ALLPASS|Add1~14  ))

	.dataa(gnd),
	.datab(!\ALLPASS|counter|count [4]),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add1~17_sumout ),
	.cout(\ALLPASS|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add1~17 .extended_lut = "off";
defparam \ALLPASS|Add1~17 .lut_mask = 64'h0000F0F000003333;
defparam \ALLPASS|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N14
dffeas \ALLPASS|counter|count[5] (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[5] .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N12
cyclonev_lcell_comb \ALLPASS|counter|Add0~17 (
// Equation(s):
// \ALLPASS|counter|Add0~17_sumout  = SUM(( \ALLPASS|counter|count [5] ) + ( GND ) + ( \ALLPASS|counter|Add0~14  ))
// \ALLPASS|counter|Add0~18  = CARRY(( \ALLPASS|counter|count [5] ) + ( GND ) + ( \ALLPASS|counter|Add0~14  ))

	.dataa(gnd),
	.datab(!\ALLPASS|counter|count [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|counter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|counter|Add0~17_sumout ),
	.cout(\ALLPASS|counter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|Add0~17 .extended_lut = "off";
defparam \ALLPASS|counter|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \ALLPASS|counter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N13
dffeas \ALLPASS|counter|count[5]~DUPLICATE (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N15
cyclonev_lcell_comb \ALLPASS|Add1~21 (
// Equation(s):
// \ALLPASS|Add1~21_sumout  = SUM(( \ALLPASS|counter|count[5]~DUPLICATE_q  ) + ( \SW[2]~input_o  ) + ( \ALLPASS|Add1~18  ))
// \ALLPASS|Add1~22  = CARRY(( \ALLPASS|counter|count[5]~DUPLICATE_q  ) + ( \SW[2]~input_o  ) + ( \ALLPASS|Add1~18  ))

	.dataa(!\ALLPASS|counter|count[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add1~21_sumout ),
	.cout(\ALLPASS|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add1~21 .extended_lut = "off";
defparam \ALLPASS|Add1~21 .lut_mask = 64'h0000F0F000005555;
defparam \ALLPASS|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N16
dffeas \ALLPASS|counter|count[6]~DUPLICATE (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N15
cyclonev_lcell_comb \ALLPASS|counter|Add0~21 (
// Equation(s):
// \ALLPASS|counter|Add0~21_sumout  = SUM(( \ALLPASS|counter|count[6]~DUPLICATE_q  ) + ( GND ) + ( \ALLPASS|counter|Add0~18  ))
// \ALLPASS|counter|Add0~22  = CARRY(( \ALLPASS|counter|count[6]~DUPLICATE_q  ) + ( GND ) + ( \ALLPASS|counter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|counter|count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|counter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|counter|Add0~21_sumout ),
	.cout(\ALLPASS|counter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|Add0~21 .extended_lut = "off";
defparam \ALLPASS|counter|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ALLPASS|counter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N17
dffeas \ALLPASS|counter|count[6] (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[6] .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N18
cyclonev_lcell_comb \ALLPASS|Add1~25 (
// Equation(s):
// \ALLPASS|Add1~25_sumout  = SUM(( \ALLPASS|counter|count [6] ) + ( \SW[3]~input_o  ) + ( \ALLPASS|Add1~22  ))
// \ALLPASS|Add1~26  = CARRY(( \ALLPASS|counter|count [6] ) + ( \SW[3]~input_o  ) + ( \ALLPASS|Add1~22  ))

	.dataa(gnd),
	.datab(!\ALLPASS|counter|count [6]),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add1~25_sumout ),
	.cout(\ALLPASS|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add1~25 .extended_lut = "off";
defparam \ALLPASS|Add1~25 .lut_mask = 64'h0000F0F000003333;
defparam \ALLPASS|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \ALLPASS|counter|Add0~25 (
// Equation(s):
// \ALLPASS|counter|Add0~25_sumout  = SUM(( \ALLPASS|counter|count [7] ) + ( GND ) + ( \ALLPASS|counter|Add0~22  ))
// \ALLPASS|counter|Add0~26  = CARRY(( \ALLPASS|counter|count [7] ) + ( GND ) + ( \ALLPASS|counter|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|counter|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|counter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|counter|Add0~25_sumout ),
	.cout(\ALLPASS|counter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|Add0~25 .extended_lut = "off";
defparam \ALLPASS|counter|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ALLPASS|counter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N19
dffeas \ALLPASS|counter|count[7] (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[7] .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N21
cyclonev_lcell_comb \ALLPASS|Add1~29 (
// Equation(s):
// \ALLPASS|Add1~29_sumout  = SUM(( \ALLPASS|counter|count [7] ) + ( \SW[4]~input_o  ) + ( \ALLPASS|Add1~26  ))
// \ALLPASS|Add1~30  = CARRY(( \ALLPASS|counter|count [7] ) + ( \SW[4]~input_o  ) + ( \ALLPASS|Add1~26  ))

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\ALLPASS|counter|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add1~29_sumout ),
	.cout(\ALLPASS|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add1~29 .extended_lut = "off";
defparam \ALLPASS|Add1~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ALLPASS|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N21
cyclonev_lcell_comb \ALLPASS|counter|Add0~29 (
// Equation(s):
// \ALLPASS|counter|Add0~29_sumout  = SUM(( \ALLPASS|counter|count [8] ) + ( GND ) + ( \ALLPASS|counter|Add0~26  ))
// \ALLPASS|counter|Add0~30  = CARRY(( \ALLPASS|counter|count [8] ) + ( GND ) + ( \ALLPASS|counter|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|counter|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|counter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|counter|Add0~29_sumout ),
	.cout(\ALLPASS|counter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|Add0~29 .extended_lut = "off";
defparam \ALLPASS|counter|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ALLPASS|counter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N22
dffeas \ALLPASS|counter|count[8] (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[8] .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N24
cyclonev_lcell_comb \ALLPASS|Add1~33 (
// Equation(s):
// \ALLPASS|Add1~33_sumout  = SUM(( \ALLPASS|counter|count [8] ) + ( \SW[5]~input_o  ) + ( \ALLPASS|Add1~30  ))
// \ALLPASS|Add1~34  = CARRY(( \ALLPASS|counter|count [8] ) + ( \SW[5]~input_o  ) + ( \ALLPASS|Add1~30  ))

	.dataa(gnd),
	.datab(!\ALLPASS|counter|count [8]),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add1~33_sumout ),
	.cout(\ALLPASS|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add1~33 .extended_lut = "off";
defparam \ALLPASS|Add1~33 .lut_mask = 64'h0000F0F000003333;
defparam \ALLPASS|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \ALLPASS|counter|Add0~33 (
// Equation(s):
// \ALLPASS|counter|Add0~33_sumout  = SUM(( \ALLPASS|counter|count [9] ) + ( GND ) + ( \ALLPASS|counter|Add0~30  ))
// \ALLPASS|counter|Add0~34  = CARRY(( \ALLPASS|counter|count [9] ) + ( GND ) + ( \ALLPASS|counter|Add0~30  ))

	.dataa(gnd),
	.datab(!\ALLPASS|counter|count [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|counter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|counter|Add0~33_sumout ),
	.cout(\ALLPASS|counter|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|Add0~33 .extended_lut = "off";
defparam \ALLPASS|counter|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \ALLPASS|counter|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N25
dffeas \ALLPASS|counter|count[9] (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[9] .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N27
cyclonev_lcell_comb \ALLPASS|Add1~37 (
// Equation(s):
// \ALLPASS|Add1~37_sumout  = SUM(( \ALLPASS|counter|count [9] ) + ( \SW[6]~input_o  ) + ( \ALLPASS|Add1~34  ))
// \ALLPASS|Add1~38  = CARRY(( \ALLPASS|counter|count [9] ) + ( \SW[6]~input_o  ) + ( \ALLPASS|Add1~34  ))

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(!\ALLPASS|counter|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add1~37_sumout ),
	.cout(\ALLPASS|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add1~37 .extended_lut = "off";
defparam \ALLPASS|Add1~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ALLPASS|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N27
cyclonev_lcell_comb \ALLPASS|counter|Add0~37 (
// Equation(s):
// \ALLPASS|counter|Add0~37_sumout  = SUM(( \ALLPASS|counter|count [10] ) + ( GND ) + ( \ALLPASS|counter|Add0~34  ))
// \ALLPASS|counter|Add0~38  = CARRY(( \ALLPASS|counter|count [10] ) + ( GND ) + ( \ALLPASS|counter|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|counter|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|counter|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|counter|Add0~37_sumout ),
	.cout(\ALLPASS|counter|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|Add0~37 .extended_lut = "off";
defparam \ALLPASS|counter|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ALLPASS|counter|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N28
dffeas \ALLPASS|counter|count[10] (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[10] .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N30
cyclonev_lcell_comb \ALLPASS|Add1~41 (
// Equation(s):
// \ALLPASS|Add1~41_sumout  = SUM(( \SW[7]~input_o  ) + ( \ALLPASS|counter|count [10] ) + ( \ALLPASS|Add1~38  ))
// \ALLPASS|Add1~42  = CARRY(( \SW[7]~input_o  ) + ( \ALLPASS|counter|count [10] ) + ( \ALLPASS|Add1~38  ))

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALLPASS|counter|count [10]),
	.datag(gnd),
	.cin(\ALLPASS|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add1~41_sumout ),
	.cout(\ALLPASS|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add1~41 .extended_lut = "off";
defparam \ALLPASS|Add1~41 .lut_mask = 64'h0000FF0000003333;
defparam \ALLPASS|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N30
cyclonev_lcell_comb \ALLPASS|counter|Add0~41 (
// Equation(s):
// \ALLPASS|counter|Add0~41_sumout  = SUM(( \ALLPASS|counter|count [11] ) + ( GND ) + ( \ALLPASS|counter|Add0~38  ))
// \ALLPASS|counter|Add0~42  = CARRY(( \ALLPASS|counter|count [11] ) + ( GND ) + ( \ALLPASS|counter|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|counter|count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|counter|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|counter|Add0~41_sumout ),
	.cout(\ALLPASS|counter|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|Add0~41 .extended_lut = "off";
defparam \ALLPASS|counter|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ALLPASS|counter|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N31
dffeas \ALLPASS|counter|count[11] (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[11] .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N33
cyclonev_lcell_comb \ALLPASS|Add1~45 (
// Equation(s):
// \ALLPASS|Add1~45_sumout  = SUM(( \ALLPASS|counter|count [11] ) + ( \SW[8]~input_o  ) + ( \ALLPASS|Add1~42  ))
// \ALLPASS|Add1~46  = CARRY(( \ALLPASS|counter|count [11] ) + ( \SW[8]~input_o  ) + ( \ALLPASS|Add1~42  ))

	.dataa(!\SW[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALLPASS|counter|count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add1~45_sumout ),
	.cout(\ALLPASS|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add1~45 .extended_lut = "off";
defparam \ALLPASS|Add1~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \ALLPASS|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N33
cyclonev_lcell_comb \ALLPASS|counter|Add0~45 (
// Equation(s):
// \ALLPASS|counter|Add0~45_sumout  = SUM(( \ALLPASS|counter|count [12] ) + ( GND ) + ( \ALLPASS|counter|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|counter|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|counter|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|counter|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|counter|Add0~45 .extended_lut = "off";
defparam \ALLPASS|counter|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ALLPASS|counter|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N34
dffeas \ALLPASS|counter|count[12] (
	.clk(\SPI_ADC|adc_cs~q ),
	.d(\ALLPASS|counter|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|counter|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|counter|count[12] .is_wysiwyg = "true";
defparam \ALLPASS|counter|count[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N36
cyclonev_lcell_comb \ALLPASS|Add1~49 (
// Equation(s):
// \ALLPASS|Add1~49_sumout  = SUM(( \ALLPASS|counter|count [12] ) + ( \SW[9]~input_o  ) + ( \ALLPASS|Add1~46  ))

	.dataa(gnd),
	.datab(!\ALLPASS|counter|count [12]),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add1~49 .extended_lut = "off";
defparam \ALLPASS|Add1~49 .lut_mask = 64'h0000F0F000003333;
defparam \ALLPASS|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\ALLPASS|pg|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ALLPASS|pg|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ALLPASS|Add2~5_sumout }),
	.portaaddr({\ALLPASS|Add1~49_sumout ,\ALLPASS|Add1~45_sumout ,\ALLPASS|Add1~41_sumout ,\ALLPASS|Add1~37_sumout ,\ALLPASS|Add1~33_sumout ,\ALLPASS|Add1~29_sumout ,\ALLPASS|Add1~25_sumout ,\ALLPASS|Add1~21_sumout ,\ALLPASS|Add1~17_sumout ,\ALLPASS|Add1~13_sumout ,
\ALLPASS|Add1~9_sumout ,\ALLPASS|Add1~5_sumout ,\ALLPASS|Add1~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ALLPASS|counter|count [12],\ALLPASS|counter|count [11],\ALLPASS|counter|count [10],\ALLPASS|counter|count [9],\ALLPASS|counter|count [8],\ALLPASS|counter|count [7],\ALLPASS|counter|count[6]~DUPLICATE_q ,\ALLPASS|counter|count[5]~DUPLICATE_q ,\ALLPASS|counter|count [4],
\ALLPASS|counter|count [3],\ALLPASS|counter|count[2]~DUPLICATE_q ,\ALLPASS|counter|count [1],\ALLPASS|counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "processor:ALLPASS|RAM:ram_echo|altsyncram:altsyncram_component|altsyncram_ip02:auto_generated|ALTSYNCRAM";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N24
cyclonev_lcell_comb \ALLPASS|Add0~37 (
// Equation(s):
// \ALLPASS|Add0~37_sumout  = SUM(( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [8] ) + ( \SPI_ADC|data_from_adc [8] ) + ( \ALLPASS|Add0~30  ))
// \ALLPASS|Add0~38  = CARRY(( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [8] ) + ( \SPI_ADC|data_from_adc [8] ) + ( \ALLPASS|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|data_from_adc [8]),
	.datad(!\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add0~37_sumout ),
	.cout(\ALLPASS|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add0~37 .extended_lut = "off";
defparam \ALLPASS|Add0~37 .lut_mask = 64'h0000F0F00000FF00;
defparam \ALLPASS|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N30
cyclonev_lcell_comb \ALLPASS|Add2~1 (
// Equation(s):
// \ALLPASS|Add2~1_sumout  = SUM(( \ALLPASS|Add0~29_sumout  ) + ( VCC ) + ( !VCC ))
// \ALLPASS|Add2~2  = CARRY(( \ALLPASS|Add0~29_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add2~1_sumout ),
	.cout(\ALLPASS|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add2~1 .extended_lut = "off";
defparam \ALLPASS|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \ALLPASS|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\ALLPASS|pg|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ALLPASS|pg|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ALLPASS|Add2~1_sumout }),
	.portaaddr({\ALLPASS|Add1~49_sumout ,\ALLPASS|Add1~45_sumout ,\ALLPASS|Add1~41_sumout ,\ALLPASS|Add1~37_sumout ,\ALLPASS|Add1~33_sumout ,\ALLPASS|Add1~29_sumout ,\ALLPASS|Add1~25_sumout ,\ALLPASS|Add1~21_sumout ,\ALLPASS|Add1~17_sumout ,\ALLPASS|Add1~13_sumout ,
\ALLPASS|Add1~9_sumout ,\ALLPASS|Add1~5_sumout ,\ALLPASS|Add1~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ALLPASS|counter|count [12],\ALLPASS|counter|count [11],\ALLPASS|counter|count [10],\ALLPASS|counter|count [9],\ALLPASS|counter|count [8],\ALLPASS|counter|count [7],\ALLPASS|counter|count [6],\ALLPASS|counter|count[5]~DUPLICATE_q ,\ALLPASS|counter|count [4],\ALLPASS|counter|count [3],
\ALLPASS|counter|count[2]~DUPLICATE_q ,\ALLPASS|counter|count [1],\ALLPASS|counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "processor:ALLPASS|RAM:ram_echo|altsyncram:altsyncram_component|altsyncram_ip02:auto_generated|ALTSYNCRAM";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \ALLPASS|Add0~21 (
// Equation(s):
// \ALLPASS|Add0~21_sumout  = SUM(( \SPI_ADC|data_from_adc [6] ) + ( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [6] ) + ( \ALLPASS|Add0~18  ))
// \ALLPASS|Add0~22  = CARRY(( \SPI_ADC|data_from_adc [6] ) + ( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [6] ) + ( \ALLPASS|Add0~18  ))

	.dataa(gnd),
	.datab(!\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(!\SPI_ADC|data_from_adc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add0~21_sumout ),
	.cout(\ALLPASS|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add0~21 .extended_lut = "off";
defparam \ALLPASS|Add0~21 .lut_mask = 64'h00003333000000FF;
defparam \ALLPASS|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\ALLPASS|pg|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ALLPASS|pg|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ALLPASS|Add0~21_sumout }),
	.portaaddr({\ALLPASS|Add1~49_sumout ,\ALLPASS|Add1~45_sumout ,\ALLPASS|Add1~41_sumout ,\ALLPASS|Add1~37_sumout ,\ALLPASS|Add1~33_sumout ,\ALLPASS|Add1~29_sumout ,\ALLPASS|Add1~25_sumout ,\ALLPASS|Add1~21_sumout ,\ALLPASS|Add1~17_sumout ,\ALLPASS|Add1~13_sumout ,
\ALLPASS|Add1~9_sumout ,\ALLPASS|Add1~5_sumout ,\ALLPASS|Add1~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ALLPASS|counter|count [12],\ALLPASS|counter|count [11],\ALLPASS|counter|count [10],\ALLPASS|counter|count [9],\ALLPASS|counter|count [8],\ALLPASS|counter|count [7],\ALLPASS|counter|count[6]~DUPLICATE_q ,\ALLPASS|counter|count[5]~DUPLICATE_q ,\ALLPASS|counter|count [4],
\ALLPASS|counter|count [3],\ALLPASS|counter|count[2]~DUPLICATE_q ,\ALLPASS|counter|count [1],\ALLPASS|counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "processor:ALLPASS|RAM:ram_echo|altsyncram:altsyncram_component|altsyncram_ip02:auto_generated|ALTSYNCRAM";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N15
cyclonev_lcell_comb \ALLPASS|Add0~17 (
// Equation(s):
// \ALLPASS|Add0~17_sumout  = SUM(( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [5] ) + ( \SPI_ADC|data_from_adc [5] ) + ( \ALLPASS|Add0~26  ))
// \ALLPASS|Add0~18  = CARRY(( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [5] ) + ( \SPI_ADC|data_from_adc [5] ) + ( \ALLPASS|Add0~26  ))

	.dataa(!\SPI_ADC|data_from_adc [5]),
	.datab(gnd),
	.datac(!\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add0~17_sumout ),
	.cout(\ALLPASS|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add0~17 .extended_lut = "off";
defparam \ALLPASS|Add0~17 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \ALLPASS|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\ALLPASS|pg|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ALLPASS|pg|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ALLPASS|Add0~17_sumout }),
	.portaaddr({\ALLPASS|Add1~49_sumout ,\ALLPASS|Add1~45_sumout ,\ALLPASS|Add1~41_sumout ,\ALLPASS|Add1~37_sumout ,\ALLPASS|Add1~33_sumout ,\ALLPASS|Add1~29_sumout ,\ALLPASS|Add1~25_sumout ,\ALLPASS|Add1~21_sumout ,\ALLPASS|Add1~17_sumout ,\ALLPASS|Add1~13_sumout ,
\ALLPASS|Add1~9_sumout ,\ALLPASS|Add1~5_sumout ,\ALLPASS|Add1~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ALLPASS|counter|count [12],\ALLPASS|counter|count [11],\ALLPASS|counter|count [10],\ALLPASS|counter|count [9],\ALLPASS|counter|count [8],\ALLPASS|counter|count [7],\ALLPASS|counter|count[6]~DUPLICATE_q ,\ALLPASS|counter|count[5]~DUPLICATE_q ,\ALLPASS|counter|count [4],
\ALLPASS|counter|count [3],\ALLPASS|counter|count[2]~DUPLICATE_q ,\ALLPASS|counter|count [1],\ALLPASS|counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "processor:ALLPASS|RAM:ram_echo|altsyncram:altsyncram_component|altsyncram_ip02:auto_generated|ALTSYNCRAM";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N12
cyclonev_lcell_comb \ALLPASS|Add0~25 (
// Equation(s):
// \ALLPASS|Add0~25_sumout  = SUM(( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [4] ) + ( \SPI_ADC|data_from_adc [4] ) + ( \ALLPASS|Add0~2  ))
// \ALLPASS|Add0~26  = CARRY(( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [4] ) + ( \SPI_ADC|data_from_adc [4] ) + ( \ALLPASS|Add0~2  ))

	.dataa(gnd),
	.datab(!\SPI_ADC|data_from_adc [4]),
	.datac(!\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add0~25_sumout ),
	.cout(\ALLPASS|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add0~25 .extended_lut = "off";
defparam \ALLPASS|Add0~25 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \ALLPASS|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\ALLPASS|pg|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ALLPASS|pg|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ALLPASS|Add0~25_sumout }),
	.portaaddr({\ALLPASS|Add1~49_sumout ,\ALLPASS|Add1~45_sumout ,\ALLPASS|Add1~41_sumout ,\ALLPASS|Add1~37_sumout ,\ALLPASS|Add1~33_sumout ,\ALLPASS|Add1~29_sumout ,\ALLPASS|Add1~25_sumout ,\ALLPASS|Add1~21_sumout ,\ALLPASS|Add1~17_sumout ,\ALLPASS|Add1~13_sumout ,
\ALLPASS|Add1~9_sumout ,\ALLPASS|Add1~5_sumout ,\ALLPASS|Add1~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ALLPASS|counter|count [12],\ALLPASS|counter|count [11],\ALLPASS|counter|count [10],\ALLPASS|counter|count [9],\ALLPASS|counter|count [8],\ALLPASS|counter|count [7],\ALLPASS|counter|count[6]~DUPLICATE_q ,\ALLPASS|counter|count[5]~DUPLICATE_q ,\ALLPASS|counter|count [4],
\ALLPASS|counter|count [3],\ALLPASS|counter|count[2]~DUPLICATE_q ,\ALLPASS|counter|count [1],\ALLPASS|counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "processor:ALLPASS|RAM:ram_echo|altsyncram:altsyncram_component|altsyncram_ip02:auto_generated|ALTSYNCRAM";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N9
cyclonev_lcell_comb \ALLPASS|Add0~1 (
// Equation(s):
// \ALLPASS|Add0~1_sumout  = SUM(( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [3] ) + ( \SPI_ADC|data_from_adc[3]~DUPLICATE_q  ) + ( \ALLPASS|Add0~6  ))
// \ALLPASS|Add0~2  = CARRY(( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [3] ) + ( \SPI_ADC|data_from_adc[3]~DUPLICATE_q  ) + ( \ALLPASS|Add0~6  ))

	.dataa(!\SPI_ADC|data_from_adc[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add0~1_sumout ),
	.cout(\ALLPASS|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add0~1 .extended_lut = "off";
defparam \ALLPASS|Add0~1 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \ALLPASS|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\ALLPASS|pg|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ALLPASS|pg|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ALLPASS|Add0~1_sumout }),
	.portaaddr({\ALLPASS|Add1~49_sumout ,\ALLPASS|Add1~45_sumout ,\ALLPASS|Add1~41_sumout ,\ALLPASS|Add1~37_sumout ,\ALLPASS|Add1~33_sumout ,\ALLPASS|Add1~29_sumout ,\ALLPASS|Add1~25_sumout ,\ALLPASS|Add1~21_sumout ,\ALLPASS|Add1~17_sumout ,\ALLPASS|Add1~13_sumout ,
\ALLPASS|Add1~9_sumout ,\ALLPASS|Add1~5_sumout ,\ALLPASS|Add1~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ALLPASS|counter|count [12],\ALLPASS|counter|count [11],\ALLPASS|counter|count [10],\ALLPASS|counter|count [9],\ALLPASS|counter|count [8],\ALLPASS|counter|count [7],\ALLPASS|counter|count [6],\ALLPASS|counter|count[5]~DUPLICATE_q ,\ALLPASS|counter|count [4],\ALLPASS|counter|count [3],
\ALLPASS|counter|count[2]~DUPLICATE_q ,\ALLPASS|counter|count [1],\ALLPASS|counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "processor:ALLPASS|RAM:ram_echo|altsyncram:altsyncram_component|altsyncram_ip02:auto_generated|ALTSYNCRAM";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N6
cyclonev_lcell_comb \ALLPASS|Add0~5 (
// Equation(s):
// \ALLPASS|Add0~5_sumout  = SUM(( \SPI_ADC|data_from_adc [2] ) + ( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [2] ) + ( \ALLPASS|Add0~10  ))
// \ALLPASS|Add0~6  = CARRY(( \SPI_ADC|data_from_adc [2] ) + ( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [2] ) + ( \ALLPASS|Add0~10  ))

	.dataa(gnd),
	.datab(!\SPI_ADC|data_from_adc [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(\ALLPASS|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add0~5_sumout ),
	.cout(\ALLPASS|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add0~5 .extended_lut = "off";
defparam \ALLPASS|Add0~5 .lut_mask = 64'h000000FF00003333;
defparam \ALLPASS|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\ALLPASS|pg|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ALLPASS|pg|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ALLPASS|Add0~5_sumout }),
	.portaaddr({\ALLPASS|Add1~49_sumout ,\ALLPASS|Add1~45_sumout ,\ALLPASS|Add1~41_sumout ,\ALLPASS|Add1~37_sumout ,\ALLPASS|Add1~33_sumout ,\ALLPASS|Add1~29_sumout ,\ALLPASS|Add1~25_sumout ,\ALLPASS|Add1~21_sumout ,\ALLPASS|Add1~17_sumout ,\ALLPASS|Add1~13_sumout ,
\ALLPASS|Add1~9_sumout ,\ALLPASS|Add1~5_sumout ,\ALLPASS|Add1~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ALLPASS|counter|count [12],\ALLPASS|counter|count [11],\ALLPASS|counter|count [10],\ALLPASS|counter|count [9],\ALLPASS|counter|count [8],\ALLPASS|counter|count [7],\ALLPASS|counter|count[6]~DUPLICATE_q ,\ALLPASS|counter|count[5]~DUPLICATE_q ,\ALLPASS|counter|count [4],
\ALLPASS|counter|count [3],\ALLPASS|counter|count[2]~DUPLICATE_q ,\ALLPASS|counter|count [1],\ALLPASS|counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "processor:ALLPASS|RAM:ram_echo|altsyncram:altsyncram_component|altsyncram_ip02:auto_generated|ALTSYNCRAM";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N3
cyclonev_lcell_comb \ALLPASS|Add0~9 (
// Equation(s):
// \ALLPASS|Add0~9_sumout  = SUM(( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [1] ) + ( \SPI_ADC|data_from_adc [1] ) + ( \ALLPASS|Add0~14  ))
// \ALLPASS|Add0~10  = CARRY(( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [1] ) + ( \SPI_ADC|data_from_adc [1] ) + ( \ALLPASS|Add0~14  ))

	.dataa(!\SPI_ADC|data_from_adc [1]),
	.datab(gnd),
	.datac(!\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add0~9_sumout ),
	.cout(\ALLPASS|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add0~9 .extended_lut = "off";
defparam \ALLPASS|Add0~9 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \ALLPASS|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ALLPASS|pg|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ALLPASS|pg|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ALLPASS|Add0~9_sumout }),
	.portaaddr({\ALLPASS|Add1~49_sumout ,\ALLPASS|Add1~45_sumout ,\ALLPASS|Add1~41_sumout ,\ALLPASS|Add1~37_sumout ,\ALLPASS|Add1~33_sumout ,\ALLPASS|Add1~29_sumout ,\ALLPASS|Add1~25_sumout ,\ALLPASS|Add1~21_sumout ,\ALLPASS|Add1~17_sumout ,\ALLPASS|Add1~13_sumout ,
\ALLPASS|Add1~9_sumout ,\ALLPASS|Add1~5_sumout ,\ALLPASS|Add1~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ALLPASS|counter|count [12],\ALLPASS|counter|count [11],\ALLPASS|counter|count [10],\ALLPASS|counter|count [9],\ALLPASS|counter|count [8],\ALLPASS|counter|count [7],\ALLPASS|counter|count[6]~DUPLICATE_q ,\ALLPASS|counter|count[5]~DUPLICATE_q ,\ALLPASS|counter|count [4],
\ALLPASS|counter|count [3],\ALLPASS|counter|count[2]~DUPLICATE_q ,\ALLPASS|counter|count [1],\ALLPASS|counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "processor:ALLPASS|RAM:ram_echo|altsyncram:altsyncram_component|altsyncram_ip02:auto_generated|ALTSYNCRAM";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \ALLPASS|Add0~13 (
// Equation(s):
// \ALLPASS|Add0~13_sumout  = SUM(( \SPI_ADC|data_from_adc [0] ) + ( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [0] ) + ( !VCC ))
// \ALLPASS|Add0~14  = CARRY(( \SPI_ADC|data_from_adc [0] ) + ( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\SPI_ADC|data_from_adc [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add0~13_sumout ),
	.cout(\ALLPASS|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add0~13 .extended_lut = "off";
defparam \ALLPASS|Add0~13 .lut_mask = 64'h000000FF00003333;
defparam \ALLPASS|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N21
cyclonev_lcell_comb \ALLPASS|Add0~29 (
// Equation(s):
// \ALLPASS|Add0~29_sumout  = SUM(( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [7] ) + ( \SPI_ADC|data_from_adc [7] ) + ( \ALLPASS|Add0~22  ))
// \ALLPASS|Add0~30  = CARRY(( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [7] ) + ( \SPI_ADC|data_from_adc [7] ) + ( \ALLPASS|Add0~22  ))

	.dataa(!\SPI_ADC|data_from_adc [7]),
	.datab(gnd),
	.datac(!\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add0~29_sumout ),
	.cout(\ALLPASS|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add0~29 .extended_lut = "off";
defparam \ALLPASS|Add0~29 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \ALLPASS|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N33
cyclonev_lcell_comb \ALLPASS|Add2~9 (
// Equation(s):
// \ALLPASS|Add2~9_sumout  = SUM(( \ALLPASS|Add0~37_sumout  ) + ( GND ) + ( \ALLPASS|Add2~2  ))
// \ALLPASS|Add2~10  = CARRY(( \ALLPASS|Add0~37_sumout  ) + ( GND ) + ( \ALLPASS|Add2~2  ))

	.dataa(!\ALLPASS|Add0~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add2~9_sumout ),
	.cout(\ALLPASS|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add2~9 .extended_lut = "off";
defparam \ALLPASS|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \ALLPASS|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\ALLPASS|pg|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ALLPASS|pg|pulse~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ALLPASS|Add2~9_sumout }),
	.portaaddr({\ALLPASS|Add1~49_sumout ,\ALLPASS|Add1~45_sumout ,\ALLPASS|Add1~41_sumout ,\ALLPASS|Add1~37_sumout ,\ALLPASS|Add1~33_sumout ,\ALLPASS|Add1~29_sumout ,\ALLPASS|Add1~25_sumout ,\ALLPASS|Add1~21_sumout ,\ALLPASS|Add1~17_sumout ,\ALLPASS|Add1~13_sumout ,
\ALLPASS|Add1~9_sumout ,\ALLPASS|Add1~5_sumout ,\ALLPASS|Add1~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ALLPASS|counter|count [12],\ALLPASS|counter|count [11],\ALLPASS|counter|count [10],\ALLPASS|counter|count [9],\ALLPASS|counter|count [8],\ALLPASS|counter|count [7],\ALLPASS|counter|count [6],\ALLPASS|counter|count[5]~DUPLICATE_q ,\ALLPASS|counter|count [4],\ALLPASS|counter|count [3],
\ALLPASS|counter|count[2]~DUPLICATE_q ,\ALLPASS|counter|count [1],\ALLPASS|counter|count [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "processor:ALLPASS|RAM:ram_echo|altsyncram:altsyncram_component|altsyncram_ip02:auto_generated|ALTSYNCRAM";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 9;
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \ALLPASS|ram_echo|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N27
cyclonev_lcell_comb \ALLPASS|Add0~33 (
// Equation(s):
// \ALLPASS|Add0~33_sumout  = SUM(( !\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [8] ) + ( \SPI_ADC|data_from_adc [9] ) + ( \ALLPASS|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_ADC|data_from_adc [9]),
	.datad(!\ALLPASS|ram_echo|altsyncram_component|auto_generated|q_b [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add0~33 .extended_lut = "off";
defparam \ALLPASS|Add0~33 .lut_mask = 64'h0000F0F00000FF00;
defparam \ALLPASS|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \ALLPASS|Add2~5 (
// Equation(s):
// \ALLPASS|Add2~5_sumout  = SUM(( \ALLPASS|Add0~33_sumout  ) + ( VCC ) + ( \ALLPASS|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALLPASS|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALLPASS|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|Add2~5 .extended_lut = "off";
defparam \ALLPASS|Add2~5 .lut_mask = 64'h0000000000000F0F;
defparam \ALLPASS|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N30
cyclonev_lcell_comb \ALLPASS|data_out[9]~0 (
// Equation(s):
// \ALLPASS|data_out[9]~0_combout  = ( !\ALLPASS|Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALLPASS|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALLPASS|data_out[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALLPASS|data_out[9]~0 .extended_lut = "off";
defparam \ALLPASS|data_out[9]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ALLPASS|data_out[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N32
dffeas \ALLPASS|data_out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ALLPASS|data_out[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|data_out[9] .is_wysiwyg = "true";
defparam \ALLPASS|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N33
cyclonev_lcell_comb \SPI_DAC|shift_reg[11]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[11]~feeder_combout  = ( \ALLPASS|data_out [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALLPASS|data_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[11]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_DAC|shift_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N35
dffeas \ALLPASS|data_out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ALLPASS|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|data_out[8] .is_wysiwyg = "true";
defparam \ALLPASS|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N30
cyclonev_lcell_comb \SPI_DAC|shift_reg[10]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[10]~feeder_combout  = \ALLPASS|data_out [8]

	.dataa(gnd),
	.datab(!\ALLPASS|data_out [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[10]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \SPI_DAC|shift_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N32
dffeas \ALLPASS|data_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ALLPASS|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|data_out[7] .is_wysiwyg = "true";
defparam \ALLPASS|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N36
cyclonev_lcell_comb \SPI_DAC|shift_reg[9]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[9]~feeder_combout  = \ALLPASS|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|data_out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[9]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SPI_DAC|shift_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N20
dffeas \ALLPASS|data_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ALLPASS|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|data_out[6] .is_wysiwyg = "true";
defparam \ALLPASS|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N39
cyclonev_lcell_comb \SPI_DAC|shift_reg[8]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[8]~feeder_combout  = \ALLPASS|data_out [6]

	.dataa(!\ALLPASS|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[8]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \SPI_DAC|shift_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N17
dffeas \ALLPASS|data_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ALLPASS|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|data_out[5] .is_wysiwyg = "true";
defparam \ALLPASS|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N42
cyclonev_lcell_comb \SPI_DAC|shift_reg[7]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[7]~feeder_combout  = \ALLPASS|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|data_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[7]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SPI_DAC|shift_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N14
dffeas \ALLPASS|data_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ALLPASS|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|data_out[4] .is_wysiwyg = "true";
defparam \ALLPASS|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N45
cyclonev_lcell_comb \SPI_DAC|shift_reg[6]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[6]~feeder_combout  = \ALLPASS|data_out [4]

	.dataa(!\ALLPASS|data_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[6]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \SPI_DAC|shift_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N11
dffeas \ALLPASS|data_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ALLPASS|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|data_out[3] .is_wysiwyg = "true";
defparam \ALLPASS|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N48
cyclonev_lcell_comb \SPI_DAC|shift_reg[5]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[5]~feeder_combout  = \ALLPASS|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|data_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[5]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SPI_DAC|shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N8
dffeas \ALLPASS|data_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ALLPASS|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|data_out[2] .is_wysiwyg = "true";
defparam \ALLPASS|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N51
cyclonev_lcell_comb \SPI_DAC|shift_reg[4]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[4]~feeder_combout  = \ALLPASS|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALLPASS|data_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[4]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \SPI_DAC|shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N5
dffeas \ALLPASS|data_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ALLPASS|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|data_out[1] .is_wysiwyg = "true";
defparam \ALLPASS|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N54
cyclonev_lcell_comb \SPI_DAC|shift_reg[3]~feeder (
// Equation(s):
// \SPI_DAC|shift_reg[3]~feeder_combout  = ( \ALLPASS|data_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALLPASS|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg[3]~feeder .extended_lut = "off";
defparam \SPI_DAC|shift_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SPI_DAC|shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N1
dffeas \ALLPASS|data_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ALLPASS|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALLPASS|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALLPASS|data_out[0] .is_wysiwyg = "true";
defparam \ALLPASS|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N3
cyclonev_lcell_comb \SPI_DAC|shift_reg~4 (
// Equation(s):
// \SPI_DAC|shift_reg~4_combout  = ( \SPI_DAC|dac_start~q  & ( (!\SPI_DAC|dac_cs~q  & \ALLPASS|data_out [0]) ) )

	.dataa(gnd),
	.datab(!\SPI_DAC|dac_cs~q ),
	.datac(!\ALLPASS|data_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|dac_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~4 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~4 .lut_mask = 64'h000000000C0C0C0C;
defparam \SPI_DAC|shift_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N4
dffeas \SPI_DAC|shift_reg[2] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[2] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N15
cyclonev_lcell_comb \SPI_DAC|always3~0 (
// Equation(s):
// \SPI_DAC|always3~0_combout  = ( \SPI_DAC|dac_start~q  & ( \SPI_DAC|dac_cs~q  ) ) # ( !\SPI_DAC|dac_start~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SPI_DAC|dac_cs~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|dac_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|always3~0 .extended_lut = "off";
defparam \SPI_DAC|always3~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \SPI_DAC|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N56
dffeas \SPI_DAC|shift_reg[3] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[3]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[3] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N53
dffeas \SPI_DAC|shift_reg[4] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[4]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[4] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N50
dffeas \SPI_DAC|shift_reg[5] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[5]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[5] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N47
dffeas \SPI_DAC|shift_reg[6] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[6]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[6] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N43
dffeas \SPI_DAC|shift_reg[7] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[7]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[7] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N41
dffeas \SPI_DAC|shift_reg[8] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[8]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[8] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N38
dffeas \SPI_DAC|shift_reg[9] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[9]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[9] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N31
dffeas \SPI_DAC|shift_reg[10] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[10]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[10] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N35
dffeas \SPI_DAC|shift_reg[11] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg[11]~feeder_combout ),
	.asdata(\SPI_DAC|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SPI_DAC|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[11] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N24
cyclonev_lcell_comb \SPI_DAC|shift_reg~3 (
// Equation(s):
// \SPI_DAC|shift_reg~3_combout  = ( \SPI_DAC|dac_start~q  & ( (!\SPI_DAC|dac_cs~q ) # (\SPI_DAC|shift_reg [11]) ) ) # ( !\SPI_DAC|dac_start~q  & ( \SPI_DAC|shift_reg [11] ) )

	.dataa(gnd),
	.datab(!\SPI_DAC|dac_cs~q ),
	.datac(!\SPI_DAC|shift_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|dac_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~3 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~3 .lut_mask = 64'h0F0F0F0FCFCFCFCF;
defparam \SPI_DAC|shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N26
dffeas \SPI_DAC|shift_reg[12] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[12] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N39
cyclonev_lcell_comb \SPI_DAC|shift_reg~2 (
// Equation(s):
// \SPI_DAC|shift_reg~2_combout  = ( \SPI_DAC|dac_start~q  & ( (!\SPI_DAC|dac_cs~q ) # (\SPI_DAC|shift_reg [12]) ) ) # ( !\SPI_DAC|dac_start~q  & ( \SPI_DAC|shift_reg [12] ) )

	.dataa(gnd),
	.datab(!\SPI_DAC|shift_reg [12]),
	.datac(!\SPI_DAC|dac_cs~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|dac_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~2 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~2 .lut_mask = 64'h33333333F3F3F3F3;
defparam \SPI_DAC|shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N40
dffeas \SPI_DAC|shift_reg[13] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[13] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N18
cyclonev_lcell_comb \SPI_DAC|shift_reg~1 (
// Equation(s):
// \SPI_DAC|shift_reg~1_combout  = ( \SPI_DAC|dac_start~q  & ( (!\SPI_DAC|dac_cs~q ) # (\SPI_DAC|shift_reg [13]) ) ) # ( !\SPI_DAC|dac_start~q  & ( \SPI_DAC|shift_reg [13] ) )

	.dataa(gnd),
	.datab(!\SPI_DAC|dac_cs~q ),
	.datac(!\SPI_DAC|shift_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|dac_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~1 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~1 .lut_mask = 64'h0F0F0F0FCFCFCFCF;
defparam \SPI_DAC|shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N20
dffeas \SPI_DAC|shift_reg[14] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(gnd),
	.asdata(\SPI_DAC|shift_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[14] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N33
cyclonev_lcell_comb \SPI_DAC|shift_reg~0 (
// Equation(s):
// \SPI_DAC|shift_reg~0_combout  = ( \SPI_DAC|dac_start~q  & ( (\SPI_DAC|shift_reg [14] & \SPI_DAC|dac_cs~q ) ) ) # ( !\SPI_DAC|dac_start~q  & ( \SPI_DAC|shift_reg [14] ) )

	.dataa(!\SPI_DAC|shift_reg [14]),
	.datab(gnd),
	.datac(!\SPI_DAC|dac_cs~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|dac_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~0 .extended_lut = "off";
defparam \SPI_DAC|shift_reg~0 .lut_mask = 64'h5555555505050505;
defparam \SPI_DAC|shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N34
dffeas \SPI_DAC|shift_reg[15] (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[15] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N0
cyclonev_lcell_comb \SPI_DAC|dac_sck (
// Equation(s):
// \SPI_DAC|dac_sck~combout  = ( \SPI_DAC|dac_cs~q  & ( \SPI_DAC|clk_1MHz~q  ) ) # ( !\SPI_DAC|dac_cs~q  )

	.dataa(gnd),
	.datab(!\SPI_DAC|clk_1MHz~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SPI_DAC|dac_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|dac_sck~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|dac_sck .extended_lut = "off";
defparam \SPI_DAC|dac_sck .lut_mask = 64'hFFFFFFFF33333333;
defparam \SPI_DAC|dac_sck .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N42
cyclonev_lcell_comb \SPI_DAC|Equal2~0 (
// Equation(s):
// \SPI_DAC|Equal2~0_combout  = ( \SPI_DAC|state [3] & ( \SPI_DAC|state [0] ) ) # ( !\SPI_DAC|state [3] & ( \SPI_DAC|state [0] ) ) # ( \SPI_DAC|state [3] & ( !\SPI_DAC|state [0] ) ) # ( !\SPI_DAC|state [3] & ( !\SPI_DAC|state [0] & ( ((!\SPI_DAC|state [4]) # 
// (\SPI_DAC|state [1])) # (\SPI_DAC|state [2]) ) ) )

	.dataa(!\SPI_DAC|state [2]),
	.datab(!\SPI_DAC|state [1]),
	.datac(!\SPI_DAC|state [4]),
	.datad(gnd),
	.datae(!\SPI_DAC|state [3]),
	.dataf(!\SPI_DAC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_DAC|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_DAC|Equal2~0 .extended_lut = "off";
defparam \SPI_DAC|Equal2~0 .lut_mask = 64'hF7F7FFFFFFFFFFFF;
defparam \SPI_DAC|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N43
dffeas \SPI_DAC|dac_ld (
	.clk(\SPI_DAC|clk_1MHz~q ),
	.d(\SPI_DAC|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|dac_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|dac_ld .is_wysiwyg = "true";
defparam \SPI_DAC|dac_ld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \SPI_ADC|Selector6~0 (
// Equation(s):
// \SPI_ADC|Selector6~0_combout  = ( \SPI_ADC|state[1]~DUPLICATE_q  & ( \SPI_ADC|state [0] & ( (!\SPI_ADC|state[2]~DUPLICATE_q  & (!\SPI_ADC|state [4] & !\SPI_ADC|state [3])) ) ) ) # ( !\SPI_ADC|state[1]~DUPLICATE_q  & ( \SPI_ADC|state [0] & ( 
// (!\SPI_ADC|state[2]~DUPLICATE_q  & (!\SPI_ADC|state [4] & !\SPI_ADC|state [3])) ) ) ) # ( \SPI_ADC|state[1]~DUPLICATE_q  & ( !\SPI_ADC|state [0] & ( (!\SPI_ADC|state[2]~DUPLICATE_q  & (!\SPI_ADC|state [4] & !\SPI_ADC|state [3])) ) ) ) # ( 
// !\SPI_ADC|state[1]~DUPLICATE_q  & ( !\SPI_ADC|state [0] & ( (!\SPI_ADC|state[2]~DUPLICATE_q  & (\SPI_ADC|adc_start~q  & (!\SPI_ADC|state [4] & !\SPI_ADC|state [3]))) ) ) )

	.dataa(!\SPI_ADC|state[2]~DUPLICATE_q ),
	.datab(!\SPI_ADC|adc_start~q ),
	.datac(!\SPI_ADC|state [4]),
	.datad(!\SPI_ADC|state [3]),
	.datae(!\SPI_ADC|state[1]~DUPLICATE_q ),
	.dataf(!\SPI_ADC|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|Selector6~0 .extended_lut = "off";
defparam \SPI_ADC|Selector6~0 .lut_mask = 64'h2000A000A000A000;
defparam \SPI_ADC|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N31
dffeas \SPI_ADC|adc_din (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_din~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_din .is_wysiwyg = "true";
defparam \SPI_ADC|adc_din .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N39
cyclonev_lcell_comb \SPI_ADC|adc_sck (
// Equation(s):
// \SPI_ADC|adc_sck~combout  = ( \SPI_ADC|clk_1MHz~q  & ( \SPI_ADC|adc_cs~q  ) ) # ( \SPI_ADC|clk_1MHz~q  & ( !\SPI_ADC|adc_cs~q  ) ) # ( !\SPI_ADC|clk_1MHz~q  & ( !\SPI_ADC|adc_cs~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SPI_ADC|clk_1MHz~q ),
	.dataf(!\SPI_ADC|adc_cs~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_ADC|adc_sck~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_ADC|adc_sck .extended_lut = "off";
defparam \SPI_ADC|adc_sck .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \SPI_ADC|adc_sck .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N0
cyclonev_lcell_comb \PWM_DC|count[0]~0 (
// Equation(s):
// \PWM_DC|count[0]~0_combout  = ( !\PWM_DC|count [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PWM_DC|count [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|count[0]~0 .extended_lut = "off";
defparam \PWM_DC|count[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \PWM_DC|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N1
dffeas \PWM_DC|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[0] .is_wysiwyg = "true";
defparam \PWM_DC|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N0
cyclonev_lcell_comb \PWM_DC|Add0~9 (
// Equation(s):
// \PWM_DC|Add0~9_sumout  = SUM(( \PWM_DC|count [1] ) + ( \PWM_DC|count [0] ) + ( !VCC ))
// \PWM_DC|Add0~10  = CARRY(( \PWM_DC|count [1] ) + ( \PWM_DC|count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PWM_DC|count [0]),
	.datad(!\PWM_DC|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~9_sumout ),
	.cout(\PWM_DC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~9 .extended_lut = "off";
defparam \PWM_DC|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \PWM_DC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N2
dffeas \PWM_DC|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[1] .is_wysiwyg = "true";
defparam \PWM_DC|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N3
cyclonev_lcell_comb \PWM_DC|Add0~5 (
// Equation(s):
// \PWM_DC|Add0~5_sumout  = SUM(( \PWM_DC|count [2] ) + ( GND ) + ( \PWM_DC|Add0~10  ))
// \PWM_DC|Add0~6  = CARRY(( \PWM_DC|count [2] ) + ( GND ) + ( \PWM_DC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~5_sumout ),
	.cout(\PWM_DC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~5 .extended_lut = "off";
defparam \PWM_DC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N5
dffeas \PWM_DC|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[2] .is_wysiwyg = "true";
defparam \PWM_DC|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N6
cyclonev_lcell_comb \PWM_DC|Add0~1 (
// Equation(s):
// \PWM_DC|Add0~1_sumout  = SUM(( \PWM_DC|count [3] ) + ( GND ) + ( \PWM_DC|Add0~6  ))
// \PWM_DC|Add0~2  = CARRY(( \PWM_DC|count [3] ) + ( GND ) + ( \PWM_DC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~1_sumout ),
	.cout(\PWM_DC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~1 .extended_lut = "off";
defparam \PWM_DC|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N7
dffeas \PWM_DC|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[3] .is_wysiwyg = "true";
defparam \PWM_DC|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N9
cyclonev_lcell_comb \PWM_DC|Add0~25 (
// Equation(s):
// \PWM_DC|Add0~25_sumout  = SUM(( \PWM_DC|count [4] ) + ( GND ) + ( \PWM_DC|Add0~2  ))
// \PWM_DC|Add0~26  = CARRY(( \PWM_DC|count [4] ) + ( GND ) + ( \PWM_DC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~25_sumout ),
	.cout(\PWM_DC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~25 .extended_lut = "off";
defparam \PWM_DC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N10
dffeas \PWM_DC|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[4] .is_wysiwyg = "true";
defparam \PWM_DC|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N12
cyclonev_lcell_comb \PWM_DC|Add0~13 (
// Equation(s):
// \PWM_DC|Add0~13_sumout  = SUM(( \PWM_DC|count [5] ) + ( GND ) + ( \PWM_DC|Add0~26  ))
// \PWM_DC|Add0~14  = CARRY(( \PWM_DC|count [5] ) + ( GND ) + ( \PWM_DC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~13_sumout ),
	.cout(\PWM_DC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~13 .extended_lut = "off";
defparam \PWM_DC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N13
dffeas \PWM_DC|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[5] .is_wysiwyg = "true";
defparam \PWM_DC|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N15
cyclonev_lcell_comb \PWM_DC|Add0~21 (
// Equation(s):
// \PWM_DC|Add0~21_sumout  = SUM(( \PWM_DC|count [6] ) + ( GND ) + ( \PWM_DC|Add0~14  ))
// \PWM_DC|Add0~22  = CARRY(( \PWM_DC|count [6] ) + ( GND ) + ( \PWM_DC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~21_sumout ),
	.cout(\PWM_DC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~21 .extended_lut = "off";
defparam \PWM_DC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N17
dffeas \PWM_DC|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[6] .is_wysiwyg = "true";
defparam \PWM_DC|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N18
cyclonev_lcell_comb \PWM_DC|Add0~17 (
// Equation(s):
// \PWM_DC|Add0~17_sumout  = SUM(( \PWM_DC|count [7] ) + ( GND ) + ( \PWM_DC|Add0~22  ))
// \PWM_DC|Add0~18  = CARRY(( \PWM_DC|count [7] ) + ( GND ) + ( \PWM_DC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~17_sumout ),
	.cout(\PWM_DC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~17 .extended_lut = "off";
defparam \PWM_DC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N20
dffeas \PWM_DC|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[7] .is_wysiwyg = "true";
defparam \PWM_DC|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N21
cyclonev_lcell_comb \PWM_DC|Add0~33 (
// Equation(s):
// \PWM_DC|Add0~33_sumout  = SUM(( \PWM_DC|count [8] ) + ( GND ) + ( \PWM_DC|Add0~18  ))
// \PWM_DC|Add0~34  = CARRY(( \PWM_DC|count [8] ) + ( GND ) + ( \PWM_DC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~33_sumout ),
	.cout(\PWM_DC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~33 .extended_lut = "off";
defparam \PWM_DC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N22
dffeas \PWM_DC|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[8] .is_wysiwyg = "true";
defparam \PWM_DC|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N24
cyclonev_lcell_comb \PWM_DC|Add0~29 (
// Equation(s):
// \PWM_DC|Add0~29_sumout  = SUM(( \PWM_DC|count [9] ) + ( GND ) + ( \PWM_DC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PWM_DC|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PWM_DC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PWM_DC|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|Add0~29 .extended_lut = "off";
defparam \PWM_DC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \PWM_DC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N26
dffeas \PWM_DC|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[9] .is_wysiwyg = "true";
defparam \PWM_DC|count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N58
dffeas \PWM_DC|d[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALLPASS|data_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[8] .is_wysiwyg = "true";
defparam \PWM_DC|d[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N55
dffeas \PWM_DC|d[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALLPASS|data_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[9] .is_wysiwyg = "true";
defparam \PWM_DC|d[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N54
cyclonev_lcell_comb \PWM_DC|LessThan0~7 (
// Equation(s):
// \PWM_DC|LessThan0~7_combout  = (!\PWM_DC|count [9] & (\PWM_DC|count [8] & (!\PWM_DC|d [8] & !\PWM_DC|d [9]))) # (\PWM_DC|count [9] & ((!\PWM_DC|d [9]) # ((\PWM_DC|count [8] & !\PWM_DC|d [8]))))

	.dataa(!\PWM_DC|count [9]),
	.datab(!\PWM_DC|count [8]),
	.datac(!\PWM_DC|d [8]),
	.datad(!\PWM_DC|d [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~7 .extended_lut = "off";
defparam \PWM_DC|LessThan0~7 .lut_mask = 64'h7510751075107510;
defparam \PWM_DC|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N8
dffeas \PWM_DC|d[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALLPASS|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[5] .is_wysiwyg = "true";
defparam \PWM_DC|d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N53
dffeas \PWM_DC|d[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALLPASS|data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[7] .is_wysiwyg = "true";
defparam \PWM_DC|d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N49
dffeas \PWM_DC|d[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALLPASS|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[6] .is_wysiwyg = "true";
defparam \PWM_DC|d[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N48
cyclonev_lcell_comb \PWM_DC|LessThan0~2 (
// Equation(s):
// \PWM_DC|LessThan0~2_combout  = (!\PWM_DC|count [7] & (!\PWM_DC|d [7] & (!\PWM_DC|count [6] $ (\PWM_DC|d [6])))) # (\PWM_DC|count [7] & (\PWM_DC|d [7] & (!\PWM_DC|count [6] $ (\PWM_DC|d [6]))))

	.dataa(!\PWM_DC|count [7]),
	.datab(!\PWM_DC|count [6]),
	.datac(!\PWM_DC|d [7]),
	.datad(!\PWM_DC|d [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~2 .extended_lut = "off";
defparam \PWM_DC|LessThan0~2 .lut_mask = 64'h8421842184218421;
defparam \PWM_DC|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N14
dffeas \PWM_DC|d[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALLPASS|data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[4] .is_wysiwyg = "true";
defparam \PWM_DC|d[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N12
cyclonev_lcell_comb \PWM_DC|LessThan0~3 (
// Equation(s):
// \PWM_DC|LessThan0~3_combout  = ( \PWM_DC|count [4] & ( (\PWM_DC|LessThan0~2_combout  & (\PWM_DC|d [4] & (!\PWM_DC|d [5] $ (\PWM_DC|count [5])))) ) ) # ( !\PWM_DC|count [4] & ( (\PWM_DC|LessThan0~2_combout  & (!\PWM_DC|d [4] & (!\PWM_DC|d [5] $ 
// (\PWM_DC|count [5])))) ) )

	.dataa(!\PWM_DC|d [5]),
	.datab(!\PWM_DC|LessThan0~2_combout ),
	.datac(!\PWM_DC|count [5]),
	.datad(!\PWM_DC|d [4]),
	.datae(gnd),
	.dataf(!\PWM_DC|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~3 .extended_lut = "off";
defparam \PWM_DC|LessThan0~3 .lut_mask = 64'h2100210000210021;
defparam \PWM_DC|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N51
cyclonev_lcell_comb \PWM_DC|LessThan0~4 (
// Equation(s):
// \PWM_DC|LessThan0~4_combout  = (!\PWM_DC|count [7] & (\PWM_DC|count [6] & (!\PWM_DC|d [6] & !\PWM_DC|d [7]))) # (\PWM_DC|count [7] & ((!\PWM_DC|d [7]) # ((\PWM_DC|count [6] & !\PWM_DC|d [6]))))

	.dataa(!\PWM_DC|count [7]),
	.datab(!\PWM_DC|count [6]),
	.datac(!\PWM_DC|d [6]),
	.datad(!\PWM_DC|d [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~4 .extended_lut = "off";
defparam \PWM_DC|LessThan0~4 .lut_mask = 64'h7510751075107510;
defparam \PWM_DC|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N6
cyclonev_lcell_comb \PWM_DC|LessThan0~5 (
// Equation(s):
// \PWM_DC|LessThan0~5_combout  = ( \PWM_DC|d [5] & ( \PWM_DC|count [4] & ( (!\PWM_DC|LessThan0~4_combout  & (((!\PWM_DC|count [5]) # (!\PWM_DC|LessThan0~2_combout )) # (\PWM_DC|d [4]))) ) ) ) # ( !\PWM_DC|d [5] & ( \PWM_DC|count [4] & ( 
// (!\PWM_DC|LessThan0~4_combout  & ((!\PWM_DC|LessThan0~2_combout ) # ((\PWM_DC|d [4] & !\PWM_DC|count [5])))) ) ) ) # ( \PWM_DC|d [5] & ( !\PWM_DC|count [4] & ( !\PWM_DC|LessThan0~4_combout  ) ) ) # ( !\PWM_DC|d [5] & ( !\PWM_DC|count [4] & ( 
// (!\PWM_DC|LessThan0~4_combout  & ((!\PWM_DC|count [5]) # (!\PWM_DC|LessThan0~2_combout ))) ) ) )

	.dataa(!\PWM_DC|LessThan0~4_combout ),
	.datab(!\PWM_DC|d [4]),
	.datac(!\PWM_DC|count [5]),
	.datad(!\PWM_DC|LessThan0~2_combout ),
	.datae(!\PWM_DC|d [5]),
	.dataf(!\PWM_DC|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~5 .extended_lut = "off";
defparam \PWM_DC|LessThan0~5 .lut_mask = 64'hAAA0AAAAAA20AAA2;
defparam \PWM_DC|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N57
cyclonev_lcell_comb \PWM_DC|LessThan0~6 (
// Equation(s):
// \PWM_DC|LessThan0~6_combout  = (!\PWM_DC|count [9] & (!\PWM_DC|d [9] & (!\PWM_DC|count [8] $ (\PWM_DC|d [8])))) # (\PWM_DC|count [9] & (\PWM_DC|d [9] & (!\PWM_DC|count [8] $ (\PWM_DC|d [8]))))

	.dataa(!\PWM_DC|count [9]),
	.datab(!\PWM_DC|count [8]),
	.datac(!\PWM_DC|d [9]),
	.datad(!\PWM_DC|d [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~6 .extended_lut = "off";
defparam \PWM_DC|LessThan0~6 .lut_mask = 64'h8421842184218421;
defparam \PWM_DC|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N41
dffeas \PWM_DC|d[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALLPASS|data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[0] .is_wysiwyg = "true";
defparam \PWM_DC|d[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N44
dffeas \PWM_DC|d[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALLPASS|data_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[1] .is_wysiwyg = "true";
defparam \PWM_DC|d[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N42
cyclonev_lcell_comb \PWM_DC|LessThan0~0 (
// Equation(s):
// \PWM_DC|LessThan0~0_combout  = ( \PWM_DC|d [1] & ( (\PWM_DC|count [1] & (!\PWM_DC|d [0] & \PWM_DC|count [0])) ) ) # ( !\PWM_DC|d [1] & ( ((!\PWM_DC|d [0] & \PWM_DC|count [0])) # (\PWM_DC|count [1]) ) )

	.dataa(!\PWM_DC|count [1]),
	.datab(!\PWM_DC|d [0]),
	.datac(!\PWM_DC|count [0]),
	.datad(gnd),
	.datae(!\PWM_DC|d [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~0 .extended_lut = "off";
defparam \PWM_DC|LessThan0~0 .lut_mask = 64'h5D5D04045D5D0404;
defparam \PWM_DC|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N47
dffeas \PWM_DC|d[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALLPASS|data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[2] .is_wysiwyg = "true";
defparam \PWM_DC|d[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N38
dffeas \PWM_DC|d[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALLPASS|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\GEN_10K|tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[3] .is_wysiwyg = "true";
defparam \PWM_DC|d[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N36
cyclonev_lcell_comb \PWM_DC|LessThan0~1 (
// Equation(s):
// \PWM_DC|LessThan0~1_combout  = ( \PWM_DC|d [3] & ( (\PWM_DC|count [3] & ((!\PWM_DC|LessThan0~0_combout  & (\PWM_DC|count [2] & !\PWM_DC|d [2])) # (\PWM_DC|LessThan0~0_combout  & ((!\PWM_DC|d [2]) # (\PWM_DC|count [2]))))) ) ) # ( !\PWM_DC|d [3] & ( 
// ((!\PWM_DC|LessThan0~0_combout  & (\PWM_DC|count [2] & !\PWM_DC|d [2])) # (\PWM_DC|LessThan0~0_combout  & ((!\PWM_DC|d [2]) # (\PWM_DC|count [2])))) # (\PWM_DC|count [3]) ) )

	.dataa(!\PWM_DC|count [3]),
	.datab(!\PWM_DC|LessThan0~0_combout ),
	.datac(!\PWM_DC|count [2]),
	.datad(!\PWM_DC|d [2]),
	.datae(!\PWM_DC|d [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~1 .extended_lut = "off";
defparam \PWM_DC|LessThan0~1 .lut_mask = 64'h7F5715017F571501;
defparam \PWM_DC|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N33
cyclonev_lcell_comb \PWM_DC|LessThan0~8 (
// Equation(s):
// \PWM_DC|LessThan0~8_combout  = ( \PWM_DC|LessThan0~1_combout  & ( (!\PWM_DC|LessThan0~7_combout  & ((!\PWM_DC|LessThan0~6_combout ) # ((!\PWM_DC|LessThan0~3_combout  & \PWM_DC|LessThan0~5_combout )))) ) ) # ( !\PWM_DC|LessThan0~1_combout  & ( 
// (!\PWM_DC|LessThan0~7_combout  & ((!\PWM_DC|LessThan0~6_combout ) # (\PWM_DC|LessThan0~5_combout ))) ) )

	.dataa(!\PWM_DC|LessThan0~7_combout ),
	.datab(!\PWM_DC|LessThan0~3_combout ),
	.datac(!\PWM_DC|LessThan0~5_combout ),
	.datad(!\PWM_DC|LessThan0~6_combout ),
	.datae(gnd),
	.dataf(!\PWM_DC|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PWM_DC|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~8 .extended_lut = "off";
defparam \PWM_DC|LessThan0~8 .lut_mask = 64'hAA0AAA0AAA08AA08;
defparam \PWM_DC|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N34
dffeas \PWM_DC|pwm_out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\PWM_DC|LessThan0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|pwm_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|pwm_out .is_wysiwyg = "true";
defparam \PWM_DC|pwm_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y40_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
